Timing Analyzer report for DE0_Nano
Wed Jul 24 12:46:22 2024
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'SPI_CLK'
 15. Slow 1200mV 85C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 16. Slow 1200mV 85C Model Setup: 'CLK50M'
 17. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'SPI_CLK'
 20. Slow 1200mV 85C Model Hold: 'CLK50M'
 21. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 23. Slow 1200mV 85C Model Recovery: 'SPI_CLK'
 24. Slow 1200mV 85C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 25. Slow 1200mV 85C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 26. Slow 1200mV 85C Model Recovery: 'CLK50M'
 27. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 28. Slow 1200mV 85C Model Removal: 'CLK50M'
 29. Slow 1200mV 85C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 30. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 31. Slow 1200mV 85C Model Removal: 'SPI_CLK'
 32. Slow 1200mV 85C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 33. Slow 1200mV 85C Model Metastability Summary
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 41. Slow 1200mV 0C Model Setup: 'SPI_CLK'
 42. Slow 1200mV 0C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 43. Slow 1200mV 0C Model Setup: 'CLK50M'
 44. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 45. Slow 1200mV 0C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 46. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 47. Slow 1200mV 0C Model Hold: 'CLK50M'
 48. Slow 1200mV 0C Model Hold: 'SPI_CLK'
 49. Slow 1200mV 0C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 50. Slow 1200mV 0C Model Recovery: 'SPI_CLK'
 51. Slow 1200mV 0C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 52. Slow 1200mV 0C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 53. Slow 1200mV 0C Model Recovery: 'CLK50M'
 54. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 55. Slow 1200mV 0C Model Removal: 'CLK50M'
 56. Slow 1200mV 0C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 57. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 58. Slow 1200mV 0C Model Removal: 'SPI_CLK'
 59. Slow 1200mV 0C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 60. Slow 1200mV 0C Model Metastability Summary
 61. Fast 1200mV 0C Model Setup Summary
 62. Fast 1200mV 0C Model Hold Summary
 63. Fast 1200mV 0C Model Recovery Summary
 64. Fast 1200mV 0C Model Removal Summary
 65. Fast 1200mV 0C Model Minimum Pulse Width Summary
 66. Fast 1200mV 0C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 67. Fast 1200mV 0C Model Setup: 'SPI_CLK'
 68. Fast 1200mV 0C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 69. Fast 1200mV 0C Model Setup: 'CLK50M'
 70. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 71. Fast 1200mV 0C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 72. Fast 1200mV 0C Model Hold: 'CLK50M'
 73. Fast 1200mV 0C Model Hold: 'SPI_CLK'
 74. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 75. Fast 1200mV 0C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 76. Fast 1200mV 0C Model Recovery: 'SPI_CLK'
 77. Fast 1200mV 0C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 78. Fast 1200mV 0C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 79. Fast 1200mV 0C Model Recovery: 'CLK50M'
 80. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 81. Fast 1200mV 0C Model Removal: 'CLK50M'
 82. Fast 1200mV 0C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[0]'
 83. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 84. Fast 1200mV 0C Model Removal: 'SPI_CLK'
 85. Fast 1200mV 0C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[1]'
 86. Fast 1200mV 0C Model Metastability Summary
 87. Multicorner Timing Analysis Summary
 88. Board Trace Model Assignments
 89. Input Transition Times
 90. Signal Integrity Metrics (Slow 1200mv 0c Model)
 91. Signal Integrity Metrics (Slow 1200mv 85c Model)
 92. Signal Integrity Metrics (Fast 1200mv 0c Model)
 93. Setup Transfers
 94. Hold Transfers
 95. Recovery Transfers
 96. Removal Transfers
 97. Report TCCS
 98. Report RSKM
 99. Unconstrained Paths Summary
100. Clock Status Summary
101. Unconstrained Input Ports
102. Unconstrained Output Ports
103. Unconstrained Input Ports
104. Unconstrained Output Ports
105. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; DE0_Nano                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.17        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  16.7%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                                                 ; Status ; Read at                  ;
+-------------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; de0_nano_system/synthesis/submodules/altera_reset_controller.sdc                                                              ; OK     ; Wed Jul 24 12:46:17 2024 ;
; de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc                                             ; OK     ; Wed Jul 24 12:46:17 2024 ;
; de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.sdc                                                              ; OK     ; Wed Jul 24 12:46:17 2024 ;
; DE0_Nano.SDC                                                                                                                  ; OK     ; Wed Jul 24 12:46:17 2024 ;
; c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Wed Jul 24 12:46:17 2024 ;
; c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_reset_controller.sdc                  ; OK     ; Wed Jul 24 12:46:17 2024 ;
; c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu.sdc                  ; OK     ; Wed Jul 24 12:46:17 2024 ;
+-------------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                               ;
+----------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------+--------------------------------------+
; Clock Name                       ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                             ; Targets                              ;
+----------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------+--------------------------------------+
; altera_reserved_tck              ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                    ; { altera_reserved_tck }              ;
; CLK50M                           ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                    ; { CLK50M }                           ;
; SPI_CLK                          ; Base      ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                    ; { SPI_CLK }                          ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLK50M ; u0_inst|altpll_0|sd1|pll7|inclk[0] ; { u0_inst|altpll_0|sd1|pll7|clk[0] } ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; Generated ; 6.250   ; 160.0 MHz ; 0.000 ; 3.125  ; 50.00      ; 5         ; 16          ;       ;        ;           ;            ; false    ; CLK50M ; u0_inst|altpll_0|sd1|pll7|inclk[0] ; { u0_inst|altpll_0|sd1|pll7|clk[1] } ;
+----------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                              ;
+------------+-----------------+----------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note                                                          ;
+------------+-----------------+----------------------------------+---------------------------------------------------------------+
; 117.4 MHz  ; 117.4 MHz       ; u0_inst|altpll_0|sd1|pll7|clk[0] ;                                                               ;
; 133.05 MHz ; 133.05 MHz      ; altera_reserved_tck              ;                                                               ;
; 232.56 MHz ; 232.56 MHz      ; u0_inst|altpll_0|sd1|pll7|clk[1] ;                                                               ;
; 249.19 MHz ; 249.19 MHz      ; CLK50M                           ;                                                               ;
; 326.05 MHz ; 250.0 MHz       ; SPI_CLK                          ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                       ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; u0_inst|altpll_0|sd1|pll7|clk[1] ; -2.924 ; -23.392       ;
; SPI_CLK                          ; -1.646 ; -6.070        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; -1.111 ; -5.107        ;
; CLK50M                           ; 15.987 ; 0.000         ;
; altera_reserved_tck              ; 46.242 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                       ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.300 ; 0.000         ;
; SPI_CLK                          ; 0.357 ; 0.000         ;
; CLK50M                           ; 0.358 ; 0.000         ;
; altera_reserved_tck              ; 0.358 ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.359 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; SPI_CLK                          ; -1.476 ; -17.632       ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.713  ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.591  ; 0.000         ;
; CLK50M                           ; 17.256 ; 0.000         ;
; altera_reserved_tck              ; 48.300 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                    ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; CLK50M                           ; 0.889 ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.907 ; 0.000         ;
; altera_reserved_tck              ; 1.028 ; 0.000         ;
; SPI_CLK                          ; 1.277 ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 3.108 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary         ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 2.872  ; 0.000         ;
; SPI_CLK                          ; 4.597  ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 4.741  ; 0.000         ;
; CLK50M                           ; 9.596  ; 0.000         ;
; altera_reserved_tck              ; 49.534 ; 0.000         ;
+----------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -2.924 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.991     ; 2.108      ;
; -2.924 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.991     ; 2.108      ;
; -2.924 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.991     ; 2.108      ;
; -2.924 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.991     ; 2.108      ;
; -2.924 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.991     ; 2.108      ;
; -2.924 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.991     ; 2.108      ;
; -2.924 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.991     ; 2.108      ;
; -2.924 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.991     ; 2.108      ;
; -2.795 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.990     ; 1.980      ;
; -2.795 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.990     ; 1.980      ;
; -2.795 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.990     ; 1.980      ;
; -2.795 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.990     ; 1.980      ;
; -2.795 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.990     ; 1.980      ;
; -2.795 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.990     ; 1.980      ;
; -2.795 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.990     ; 1.980      ;
; -2.795 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.990     ; 1.980      ;
; -2.685 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.990     ; 1.870      ;
; -2.685 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.990     ; 1.870      ;
; -2.685 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.990     ; 1.870      ;
; -2.685 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.990     ; 1.870      ;
; -2.685 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.990     ; 1.870      ;
; -2.685 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.990     ; 1.870      ;
; -2.685 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.990     ; 1.870      ;
; -2.685 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.990     ; 1.870      ;
; -2.678 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.991     ; 1.862      ;
; -2.678 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.991     ; 1.862      ;
; -2.678 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.991     ; 1.862      ;
; -2.678 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.991     ; 1.862      ;
; -2.678 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.991     ; 1.862      ;
; -2.678 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.991     ; 1.862      ;
; -2.678 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.991     ; 1.862      ;
; -2.678 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.991     ; 1.862      ;
; -1.518 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.992     ; 0.701      ;
; -1.518 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.992     ; 0.701      ;
; -1.516 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.992     ; 0.699      ;
; -1.515 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.992     ; 0.698      ;
; -1.515 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.992     ; 0.698      ;
; -1.514 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.992     ; 0.697      ;
; -1.514 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.992     ; 0.697      ;
; -1.504 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.992     ; 0.687      ;
; 1.950  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 4.234      ;
; 2.022  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 4.162      ;
; 2.190  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.994      ;
; 2.241  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.943      ;
; 2.285  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.899      ;
; 2.313  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.871      ;
; 2.481  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.703      ;
; 2.576  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.608      ;
; 2.596  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.588      ;
; 2.602  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.582      ;
; 2.639  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.062     ; 3.544      ;
; 2.758  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.426      ;
; 2.772  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 3.761      ;
; 2.772  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 3.761      ;
; 2.772  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 3.761      ;
; 2.772  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 3.761      ;
; 2.772  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 3.761      ;
; 2.772  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 3.761      ;
; 2.772  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 3.761      ;
; 2.772  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 3.761      ;
; 2.823  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.361      ;
; 2.824  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.360      ;
; 2.846  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 3.687      ;
; 2.846  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 3.687      ;
; 2.846  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 3.687      ;
; 2.846  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 3.687      ;
; 2.846  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 3.687      ;
; 2.846  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 3.687      ;
; 2.846  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 3.687      ;
; 2.846  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 3.687      ;
; 2.887  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.297      ;
; 2.895  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.289      ;
; 2.896  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.288      ;
; 2.926  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.062     ; 3.257      ;
; 3.063  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.121      ;
; 3.064  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.120      ;
; 3.158  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.026      ;
; 3.159  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.025      ;
; 3.173  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 3.011      ;
; 3.245  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 2.939      ;
; 3.340  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 2.844      ;
; 3.341  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 2.843      ;
; 3.410  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 2.774      ;
; 3.469  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 2.715      ;
; 3.470  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 2.714      ;
; 3.480  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 2.704      ;
; 3.489  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.062     ; 2.694      ;
; 3.492  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.062     ; 2.691      ;
; 3.508  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 2.676      ;
; 3.612  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 2.572      ;
; 3.643  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 2.541      ;
; 3.775  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 2.409      ;
; 3.791  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 2.393      ;
; 3.795  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 2.389      ;
; 3.819  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 2.365      ;
; 3.829  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.062     ; 2.354      ;
; 3.891  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 2.293      ;
; 3.896  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 2.288      ;
; 3.943  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 2.241      ;
; 4.059  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.061     ; 2.125      ;
+--------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SPI_CLK'                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -1.646 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.854      ; 4.655      ;
; -1.595 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.854      ; 4.604      ;
; -1.542 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.852      ; 4.549      ;
; -1.464 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.852      ; 4.471      ;
; -1.463 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.854      ; 4.472      ;
; -1.419 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.852      ; 4.426      ;
; -1.418 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.854      ; 4.427      ;
; -1.347 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.852      ; 4.354      ;
; 6.933  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 3.000      ;
; 6.992  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 2.941      ;
; 7.037  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.064     ; 2.894      ;
; 7.116  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 2.817      ;
; 7.119  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.064     ; 2.812      ;
; 7.158  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.064     ; 2.773      ;
; 7.220  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 2.713      ;
; 7.233  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.061     ; 2.701      ;
; 7.374  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.061     ; 2.560      ;
; 7.394  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.061     ; 2.540      ;
; 7.534  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.061     ; 2.400      ;
; 9.221  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.063     ; 0.711      ;
; 9.223  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.063     ; 0.709      ;
; 9.233  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 0.700      ;
; 9.233  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 0.700      ;
; 9.233  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 0.700      ;
; 9.234  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 0.699      ;
; 9.235  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 0.698      ;
; 9.235  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 0.698      ;
; 9.237  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.062     ; 0.696      ;
; 9.273  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.063     ; 0.659      ;
; 9.273  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.063     ; 0.659      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -1.111 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 2.207      ;
; -1.098 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.150     ; 2.193      ;
; -0.992 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 2.088      ;
; -0.982 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.150     ; 2.077      ;
; -0.979 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 2.075      ;
; -0.975 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 2.071      ;
; -0.946 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 2.042      ;
; -0.941 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 2.037      ;
; -0.939 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.150     ; 2.034      ;
; -0.931 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 2.027      ;
; -0.925 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 2.021      ;
; -0.908 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 2.004      ;
; -0.860 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.956      ;
; -0.855 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.150     ; 1.950      ;
; -0.844 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.940      ;
; -0.843 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.939      ;
; -0.842 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.938      ;
; -0.810 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.906      ;
; -0.807 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.903      ;
; -0.807 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.150     ; 1.902      ;
; -0.799 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.895      ;
; -0.784 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.150     ; 1.879      ;
; -0.775 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.871      ;
; -0.746 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.842      ;
; -0.740 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.150     ; 1.835      ;
; -0.699 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.150     ; 1.794      ;
; -0.698 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.151     ; 1.792      ;
; -0.695 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.791      ;
; -0.691 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.787      ;
; -0.683 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.779      ;
; -0.678 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.774      ;
; -0.670 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.766      ;
; -0.670 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.766      ;
; -0.656 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.752      ;
; -0.637 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.733      ;
; -0.629 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.150     ; 1.724      ;
; -0.617 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.713      ;
; -0.615 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.711      ;
; -0.603 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.699      ;
; -0.593 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.150     ; 1.688      ;
; -0.576 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.672      ;
; -0.573 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.669      ;
; -0.567 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.150     ; 1.662      ;
; -0.564 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.660      ;
; -0.559 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.655      ;
; -0.536 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.632      ;
; -0.535 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.150     ; 1.630      ;
; -0.534 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.630      ;
; -0.523 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.150     ; 1.618      ;
; -0.515 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.611      ;
; -0.474 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.570      ;
; -0.461 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.557      ;
; -0.426 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.522      ;
; -0.419 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.150     ; 1.514      ;
; -0.419 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.515      ;
; -0.404 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.500      ;
; -0.379 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.475      ;
; -0.349 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.150     ; 1.444      ;
; -0.344 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.440      ;
; -0.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.149     ; 1.405      ;
; 1.482  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 8.446      ;
; 1.493  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[22]                                                                 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 8.433      ;
; 1.497  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 8.419      ;
; 1.499  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[22]                                                                 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 8.415      ;
; 1.501  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[21]                                                                 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 8.425      ;
; 1.507  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[21]                                                                 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 8.407      ;
; 1.525  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 8.390      ;
; 1.526  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[22]                                                                 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 8.387      ;
; 1.528  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[24]                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 8.400      ;
; 1.530  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[23]                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 8.398      ;
; 1.534  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[24]                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 8.382      ;
; 1.534  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[21]                                                                 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 8.379      ;
; 1.536  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[23]                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 8.380      ;
; 1.551  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[22]                                                                 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 8.363      ;
; 1.555  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.379      ;
; 1.559  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[21]                                                                 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 8.355      ;
; 1.561  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[24]                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 8.354      ;
; 1.563  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[23]                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 8.352      ;
; 1.564  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.370      ;
; 1.570  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 8.352      ;
; 1.574  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[20]                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 8.354      ;
; 1.579  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 8.343      ;
; 1.580  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[20]                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 8.336      ;
; 1.586  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[24]                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 8.330      ;
; 1.588  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[23]                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 8.328      ;
; 1.598  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 8.323      ;
; 1.607  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 8.314      ;
; 1.607  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[20]                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 8.308      ;
; 1.610  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 8.306      ;
; 1.615  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 8.301      ;
; 1.628  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[22]                                                                 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[26] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 8.286      ;
; 1.632  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[20]                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 8.284      ;
; 1.634  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[25]                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 8.294      ;
; 1.636  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[21]                                                                 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[26] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 8.278      ;
; 1.638  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[22]                                                                 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 8.276      ;
; 1.638  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[3]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 8.284      ;
; 1.640  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[25]                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 8.276      ;
; 1.646  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[21]                                                                 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 8.268      ;
; 1.654  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[22]                                                                 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 8.260      ;
; 1.662  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[21]                                                                 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[1]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 8.252      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.987 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.061     ; 3.947      ;
; 16.190 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.056     ; 3.749      ;
; 16.190 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.056     ; 3.749      ;
; 16.440 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.061     ; 3.494      ;
; 16.672 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.067     ; 3.256      ;
; 16.715 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.061     ; 3.219      ;
; 16.762 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.090     ; 3.143      ;
; 16.806 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.063     ; 3.126      ;
; 16.806 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.063     ; 3.126      ;
; 16.870 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 3.063      ;
; 16.870 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 3.063      ;
; 16.893 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.063     ; 3.039      ;
; 16.893 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.063     ; 3.039      ;
; 16.923 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.056     ; 3.016      ;
; 16.923 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.056     ; 3.016      ;
; 16.964 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.090     ; 2.941      ;
; 16.983 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.090     ; 2.922      ;
; 17.033 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.067     ; 2.895      ;
; 17.048 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle    ; CLK50M       ; CLK50M      ; 20.000       ; -0.056     ; 2.891      ;
; 17.080 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.056     ; 2.859      ;
; 17.080 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.056     ; 2.859      ;
; 17.120 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.067     ; 2.808      ;
; 17.135 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle    ; CLK50M       ; CLK50M      ; 20.000       ; -0.056     ; 2.804      ;
; 17.157 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.773      ;
; 17.159 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.771      ;
; 17.162 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.768      ;
; 17.163 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.767      ;
; 17.182 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.063     ; 2.750      ;
; 17.182 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.063     ; 2.750      ;
; 17.238 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.692      ;
; 17.240 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.690      ;
; 17.273 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.657      ;
; 17.275 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.655      ;
; 17.275 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.655      ;
; 17.277 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.653      ;
; 17.278 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.652      ;
; 17.279 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.651      ;
; 17.281 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.649      ;
; 17.293 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.090     ; 2.612      ;
; 17.341 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.067     ; 2.587      ;
; 17.352 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.578      ;
; 17.354 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.576      ;
; 17.356 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.574      ;
; 17.387 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.543      ;
; 17.389 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.541      ;
; 17.390 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.540      ;
; 17.391 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.539      ;
; 17.391 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.539      ;
; 17.393 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.537      ;
; 17.393 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.537      ;
; 17.394 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.536      ;
; 17.395 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.535      ;
; 17.395 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.067     ; 2.533      ;
; 17.397 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.533      ;
; 17.424 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle    ; CLK50M       ; CLK50M      ; 20.000       ; -0.056     ; 2.515      ;
; 17.468 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.462      ;
; 17.470 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.460      ;
; 17.470 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.460      ;
; 17.472 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.458      ;
; 17.503 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.427      ;
; 17.503 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.427      ;
; 17.505 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.425      ;
; 17.506 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.424      ;
; 17.506 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.424      ;
; 17.506 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.427      ;
; 17.506 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.427      ;
; 17.507 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.423      ;
; 17.507 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.423      ;
; 17.509 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.421      ;
; 17.509 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.421      ;
; 17.509 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.421      ;
; 17.510 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.420      ;
; 17.511 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.419      ;
; 17.512 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.067     ; 2.416      ;
; 17.513 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.417      ;
; 17.518 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.069     ; 2.408      ;
; 17.518 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.069     ; 2.408      ;
; 17.584 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.346      ;
; 17.586 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.344      ;
; 17.586 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.344      ;
; 17.586 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.344      ;
; 17.588 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.342      ;
; 17.603 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.330      ;
; 17.603 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.330      ;
; 17.619 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.311      ;
; 17.619 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.311      ;
; 17.621 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.309      ;
; 17.621 ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.309      ;
; 17.622 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.308      ;
; 17.622 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.308      ;
; 17.623 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.307      ;
; 17.623 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.307      ;
; 17.625 ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.305      ;
; 17.625 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.305      ;
; 17.625 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.305      ;
; 17.625 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.305      ;
; 17.625 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.056     ; 2.314      ;
; 17.625 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.056     ; 2.314      ;
; 17.626 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.304      ;
; 17.627 ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.065     ; 2.303      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 3.921      ;
; 46.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 3.755      ;
; 46.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 3.480      ;
; 46.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 3.468      ;
; 46.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 3.400      ;
; 46.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 3.333      ;
; 46.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 3.271      ;
; 47.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 3.159      ;
; 47.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 2.939      ;
; 47.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 2.928      ;
; 47.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 2.932      ;
; 47.355 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 2.821      ;
; 47.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 2.239      ;
; 47.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 2.189      ;
; 48.032 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 2.145      ;
; 48.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 2.131      ;
; 48.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 2.122      ;
; 48.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 1.721      ;
; 49.335 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 0.859      ;
; 95.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[15]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.465      ;
; 95.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[17]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.257      ;
; 95.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[19]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.257      ;
; 95.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[20]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.257      ;
; 95.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[21]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.257      ;
; 95.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.257      ;
; 95.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[23]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.257      ;
; 95.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.257      ;
; 95.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[24]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.257      ;
; 95.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[18]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.257      ;
; 95.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[16]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.257      ;
; 95.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[17]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.129      ;
; 95.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[19]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.129      ;
; 95.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[20]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.129      ;
; 95.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[21]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.129      ;
; 95.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.129      ;
; 95.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[23]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.129      ;
; 95.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.129      ;
; 95.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[24]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.129      ;
; 95.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[18]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.129      ;
; 95.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[16]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.129      ;
; 95.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.938      ;
; 95.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.938      ;
; 95.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.938      ;
; 95.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.938      ;
; 95.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.938      ;
; 96.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.868      ;
; 96.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.868      ;
; 96.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.868      ;
; 96.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.868      ;
; 96.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.868      ;
; 96.120 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.802      ;
; 96.120 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.802      ;
; 96.120 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.802      ;
; 96.120 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.802      ;
; 96.120 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.802      ;
; 96.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.787      ;
; 96.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.787      ;
; 96.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.787      ;
; 96.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.787      ;
; 96.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.787      ;
; 96.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.779      ;
; 96.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.779      ;
; 96.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.758      ;
; 96.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.758      ;
; 96.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.758      ;
; 96.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.758      ;
; 96.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.758      ;
; 96.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[26]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.686      ;
; 96.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[27]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.686      ;
; 96.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[29]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.686      ;
; 96.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.686      ;
; 96.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[30]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.686      ;
; 96.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.686      ;
; 96.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[33]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.686      ;
; 96.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[34]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.686      ;
; 96.239 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.694      ;
; 96.239 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.694      ;
; 96.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.661      ;
; 96.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.661      ;
; 96.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.661      ;
; 96.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.661      ;
; 96.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.622      ;
; 96.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.622      ;
; 96.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.622      ;
; 96.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.622      ;
; 96.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.622      ;
; 96.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.626      ;
; 96.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.626      ;
; 96.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.626      ;
; 96.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.626      ;
; 96.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.626      ;
; 96.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.576      ;
; 96.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.576      ;
; 96.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.576      ;
; 96.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.576      ;
; 96.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.560      ;
; 96.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.560      ;
; 96.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.560      ;
; 96.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.560      ;
; 96.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.560      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                      ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.300 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.377      ; 0.864      ;
; 0.304 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.377      ; 0.868      ;
; 0.313 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.879      ;
; 0.318 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.883      ;
; 0.321 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.887      ;
; 0.328 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.893      ;
; 0.334 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.901      ;
; 0.334 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.377      ; 0.898      ;
; 0.335 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|writedata[18]                                                                                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a0~porta_datain_reg0 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 0.907      ;
; 0.346 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.912      ;
; 0.349 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.915      ;
; 0.355 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.920      ;
; 0.356 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.100000000                                                                                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.100000000                                                                                                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                                                         ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                                                         ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                                                         ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                                                         ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|wr_address                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|wr_address                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                                                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[3]                                                                                                                                                                                                                                                                                                                                         ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[3]                                                                                                                                                                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[1]                                                                                                                                                                                                                                                                                                                                         ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[1]                                                                                                                                                                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_key:key|edge_capture[1]                                                                                                                                                                                                                                                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_key:key|edge_capture[1]                                                                                                                                                                                                                                                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[0]                                                                                                                                                                                                                                                                                                                                         ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[0]                                                                                                                                                                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                                                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                                             ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|read                                                                                                                                                                                                                                              ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|read                                                                                                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|jtag_rd                                                                                                                                                             ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0]       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.593      ;
; 0.357 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                         ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|monitor_go                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|monitor_go                                                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SPI_CLK'                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.357 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.063      ; 0.577      ;
; 0.379 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 0.598      ;
; 0.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 0.601      ;
; 0.390 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.063      ; 0.610      ;
; 0.393 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.063      ; 0.613      ;
; 1.442 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.341      ; 4.030      ;
; 1.443 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.341      ; 4.031      ;
; 1.464 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.342      ; 4.053      ;
; 1.473 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.341      ; 4.061      ;
; 1.474 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.341      ; 4.062      ;
; 1.488 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.342      ; 4.077      ;
; 1.520 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.342      ; 4.109      ;
; 1.551 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.342      ; 4.140      ;
; 1.934 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.064      ; 2.155      ;
; 2.047 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.064      ; 2.268      ;
; 2.118 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.064      ; 2.339      ;
; 2.230 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.064      ; 2.451      ;
; 2.305 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.061      ; 2.523      ;
; 2.306 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.061      ; 2.524      ;
; 2.347 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.566      ;
; 2.383 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.602      ;
; 2.418 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.637      ;
; 2.460 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.061      ; 2.678      ;
; 2.517 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.062      ; 2.736      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.580      ;
; 0.373 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                       ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.061      ; 0.593      ;
; 0.378 ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[2]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.597      ;
; 0.379 ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[0]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.598      ;
; 0.411 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[5]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.630      ;
; 0.412 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.631      ;
; 0.478 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.061      ; 0.696      ;
; 0.481 ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[5]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.700      ;
; 0.491 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.061      ; 0.709      ;
; 0.516 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                       ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.735      ;
; 0.518 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.061      ; 0.736      ;
; 0.518 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLK50M       ; CLK50M      ; 0.000        ; 0.061      ; 0.736      ;
; 0.530 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[3]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.749      ;
; 0.530 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[1]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.749      ;
; 0.549 ; ledpwm:ledpwm_inst|r_counter[13]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[13]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; ledpwm:ledpwm_inst|r_counter[11]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[11]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.768      ;
; 0.550 ; ledpwm:ledpwm_inst|r_pwm_adj[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[4]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; ledpwm:ledpwm_inst|r_counter[14]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[14]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; ledpwm:ledpwm_inst|r_counter[12]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[12]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.769      ;
; 0.551 ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; ledpwm:ledpwm_inst|r_counter[16]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[16]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.770      ;
; 0.552 ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; ledpwm:ledpwm_inst|r_counter[15]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[15]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; ledpwm:ledpwm_inst|r_pwm_width[4]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[4]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; ledpwm:ledpwm_inst|r_pwm_adj[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; ledpwm:ledpwm_inst|r_pwm_width[5]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[5]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; ledpwm:ledpwm_inst|r_pwm_width[3]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[3]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.774      ;
; 0.558 ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.777      ;
; 0.560 ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.779      ;
; 0.561 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.780      ;
; 0.563 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.782      ;
; 0.565 ; ledpwm:ledpwm_inst|r_pwm_width[0]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[0]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.784      ;
; 0.569 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.788      ;
; 0.572 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[6]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[5]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[4]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.793      ;
; 0.575 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[7]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.794      ;
; 0.575 ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.794      ;
; 0.577 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.061      ; 0.795      ;
; 0.588 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.061      ; 0.806      ;
; 0.590 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 0.000        ; 0.061      ; 0.808      ;
; 0.594 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.813      ;
; 0.594 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.813      ;
; 0.594 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[0]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.813      ;
; 0.595 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[2]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.814      ;
; 0.604 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.061      ; 0.822      ;
; 0.604 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.061      ; 0.822      ;
; 0.619 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.087      ; 0.863      ;
; 0.634 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.853      ;
; 0.651 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.061      ; 0.869      ;
; 0.660 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.061      ; 0.878      ;
; 0.661 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.061      ; 0.879      ;
; 0.664 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.087      ; 0.908      ;
; 0.675 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.061      ; 0.893      ;
; 0.675 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                    ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 0.000        ; 0.061      ; 0.893      ;
; 0.697 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.916      ;
; 0.707 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 0.000        ; 0.061      ; 0.925      ;
; 0.708 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.061      ; 0.926      ;
; 0.739 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[2]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.064      ; 0.960      ;
; 0.739 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[0]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.064      ; 0.960      ;
; 0.760 ; ledpwm:ledpwm_inst|r_pwm_adj[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[3]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 0.979      ;
; 0.761 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.061      ; 0.979      ;
; 0.779 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.087      ; 1.023      ;
; 0.794 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.013      ;
; 0.824 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.061      ; 1.042      ;
; 0.824 ; ledpwm:ledpwm_inst|r_counter[12]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[13]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.043      ;
; 0.824 ; ledpwm:ledpwm_inst|r_counter[14]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[15]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.043      ;
; 0.824 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.043      ;
; 0.825 ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[11]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.044      ;
; 0.825 ; ledpwm:ledpwm_inst|r_counter[16]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.044      ;
; 0.825 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.044      ;
; 0.825 ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.044      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.592      ;
; 0.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.369 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.602      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.596      ;
; 0.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.596      ;
; 0.377 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.602      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.602      ;
; 0.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.604      ;
; 0.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.604      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.605      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.606      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.606      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.607      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.607      ;
; 0.394 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[20]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.612      ;
; 0.394 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[29]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.612      ;
; 0.395 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[37]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[23]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[33]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.399 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.617      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.626      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.627      ;
; 0.408 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[31]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.626      ;
; 0.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.643      ;
; 0.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.645      ;
; 0.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.699      ;
; 0.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.700      ;
; 0.485 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.704      ;
; 0.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.717      ;
; 0.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.717      ;
; 0.498 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[21]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.716      ;
; 0.499 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[10]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.718      ;
; 0.500 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[18]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.718      ;
; 0.504 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.737      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.728      ;
; 0.511 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.744      ;
; 0.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.734      ;
; 0.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[27]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.735      ;
; 0.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.737      ;
; 0.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.739      ;
; 0.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.741      ;
; 0.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.742      ;
; 0.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.743      ;
; 0.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.743      ;
; 0.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.744      ;
; 0.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.754      ;
; 0.538 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.756      ;
; 0.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.758      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.359 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.372 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[1] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[0] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[5] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[7] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[4] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.595      ;
; 0.515 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[2] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.735      ;
; 0.515 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_spi_cs_2d      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.735      ;
; 0.517 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft1   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.737      ;
; 0.518 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[7] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.737      ;
; 0.683 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.902      ;
; 0.739 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 0.958      ;
; 0.739 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 0.957      ;
; 0.747 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[6] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 0.967      ;
; 0.896 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.115      ;
; 1.002 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 1.220      ;
; 1.005 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 1.223      ;
; 1.046 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 1.264      ;
; 1.060 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.290     ; 0.927      ;
; 1.063 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 1.281      ;
; 1.065 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.290     ; 0.932      ;
; 1.073 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.290     ; 0.940      ;
; 1.090 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[3] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 1.310      ;
; 1.091 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.290     ; 0.958      ;
; 1.095 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.290     ; 0.962      ;
; 1.095 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.290     ; 0.962      ;
; 1.103 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[2] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 1.334      ;
; 1.174 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[5] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 1.405      ;
; 1.182 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[3] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 1.413      ;
; 1.184 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.290     ; 1.051      ;
; 1.192 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[4] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 1.423      ;
; 1.270 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 1.488      ;
; 1.332 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 1.550      ;
; 1.348 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[6] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 1.579      ;
; 1.368 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.587      ;
; 1.376 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 1.594      ;
; 1.377 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 1.595      ;
; 1.398 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_spi_cs_1d      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_spi_cs_2d      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 1.618      ;
; 1.422 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.641      ;
; 1.422 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[1] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 1.653      ;
; 1.433 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 1.651      ;
; 1.435 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 1.653      ;
; 1.439 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.658      ;
; 1.474 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 1.692      ;
; 1.490 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 1.708      ;
; 1.546 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 1.764      ;
; 1.547 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[0] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 1.778      ;
; 1.549 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 1.767      ;
; 1.554 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 1.772      ;
; 1.635 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.854      ;
; 1.640 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.859      ;
; 1.674 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft1   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 1.894      ;
; 1.706 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 1.924      ;
; 1.712 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.278     ; 1.591      ;
; 1.739 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.062      ; 1.958      ;
; 1.816 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.490     ; 0.593      ;
; 1.822 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.490     ; 0.599      ;
; 1.823 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.490     ; 0.600      ;
; 1.823 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.490     ; 0.600      ;
; 1.823 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.490     ; 0.600      ;
; 1.824 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.490     ; 0.601      ;
; 1.825 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.490     ; 0.602      ;
; 1.825 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.490     ; 0.602      ;
; 1.832 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.050      ;
; 1.878 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.096      ;
; 1.891 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.109      ;
; 1.956 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.174      ;
; 1.991 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.209      ;
; 2.008 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.226      ;
; 2.018 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.236      ;
; 2.021 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.239      ;
; 2.069 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.287      ;
; 2.072 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.290      ;
; 2.075 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.293      ;
; 2.089 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.307      ;
; 2.092 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.310      ;
; 2.098 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.316      ;
; 2.117 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.335      ;
; 2.295 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.513      ;
; 2.296 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.514      ;
; 2.300 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.518      ;
; 2.301 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.519      ;
; 2.368 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.586      ;
; 2.369 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.587      ;
; 2.480 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.698      ;
; 2.534 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.752      ;
; 2.551 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.769      ;
; 2.570 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.788      ;
; 2.624 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.842      ;
; 2.641 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 2.859      ;
; 2.766 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.428      ; 3.351      ;
; 2.766 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.428      ; 3.351      ;
; 2.766 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.428      ; 3.351      ;
; 2.766 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.428      ; 3.351      ;
; 2.766 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.428      ; 3.351      ;
; 2.766 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.428      ; 3.351      ;
; 2.766 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.428      ; 3.351      ;
; 2.766 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.428      ; 3.351      ;
; 2.783 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 3.001      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SPI_CLK'                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -1.476 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.855      ; 4.486      ;
; -1.476 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.855      ; 4.486      ;
; -1.476 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.855      ; 4.486      ;
; -1.476 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.855      ; 4.486      ;
; -1.476 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.855      ; 4.486      ;
; -1.476 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.855      ; 4.486      ;
; -1.476 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.855      ; 4.486      ;
; -1.476 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.855      ; 4.486      ;
; -1.460 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.852      ; 4.467      ;
; -1.460 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.852      ; 4.467      ;
; -1.452 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.854      ; 4.461      ;
; -1.452 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.854      ; 4.461      ;
; -1.422 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.854      ; 4.431      ;
; -1.422 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.854      ; 4.431      ;
; -1.076 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.855      ; 4.086      ;
; -1.076 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.855      ; 4.086      ;
; -1.076 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.855      ; 4.086      ;
; -1.076 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.855      ; 4.086      ;
; -1.076 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.855      ; 4.086      ;
; -1.076 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.855      ; 4.086      ;
; -1.076 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.855      ; 4.086      ;
; -1.076 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.855      ; 4.086      ;
; -1.027 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.852      ; 4.034      ;
; -1.027 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.852      ; 4.034      ;
+--------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                    ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.713 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 4.467      ;
; 1.713 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 4.467      ;
; 1.713 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 4.467      ;
; 1.713 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 4.467      ;
; 1.713 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 4.467      ;
; 1.713 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 4.467      ;
; 1.713 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 4.467      ;
; 1.713 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 4.467      ;
; 1.713 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 4.467      ;
; 1.713 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 4.467      ;
; 1.713 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 4.467      ;
; 1.713 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 4.467      ;
; 1.713 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 4.467      ;
; 1.713 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 4.467      ;
; 2.047 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 4.486      ;
; 2.047 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 4.486      ;
; 2.047 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 4.486      ;
; 2.047 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 4.486      ;
; 2.047 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 4.486      ;
; 2.047 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 4.486      ;
; 2.047 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 4.486      ;
; 2.047 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 4.486      ;
; 2.146 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 4.034      ;
; 2.146 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 4.034      ;
; 2.146 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 4.034      ;
; 2.146 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 4.034      ;
; 2.146 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 4.034      ;
; 2.146 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 4.034      ;
; 2.146 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 4.034      ;
; 2.146 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 4.034      ;
; 2.146 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 4.034      ;
; 2.146 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 4.034      ;
; 2.146 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 4.034      ;
; 2.146 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 4.034      ;
; 2.146 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 4.034      ;
; 2.146 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.065     ; 4.034      ;
; 2.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.083     ; 3.940      ;
; 2.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.083     ; 3.940      ;
; 2.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.083     ; 3.940      ;
; 2.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.083     ; 3.940      ;
; 2.222 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.083     ; 3.940      ;
; 2.246 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.083     ; 3.916      ;
; 2.246 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.083     ; 3.916      ;
; 2.246 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.083     ; 3.916      ;
; 2.246 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.083     ; 3.916      ;
; 2.246 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.083     ; 3.916      ;
; 2.246 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.083     ; 3.916      ;
; 2.246 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.083     ; 3.916      ;
; 2.447 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 4.086      ;
; 2.447 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 4.086      ;
; 2.447 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 4.086      ;
; 2.447 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 4.086      ;
; 2.447 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 4.086      ;
; 2.447 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 4.086      ;
; 2.447 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 4.086      ;
; 2.447 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.288      ; 4.086      ;
; 2.622 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.083     ; 3.540      ;
; 2.622 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.083     ; 3.540      ;
; 2.622 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.083     ; 3.540      ;
; 2.622 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.083     ; 3.540      ;
; 2.622 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.083     ; 3.540      ;
; 2.649 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.083     ; 3.513      ;
; 2.649 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.083     ; 3.513      ;
; 2.649 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.083     ; 3.513      ;
; 2.649 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.083     ; 3.513      ;
; 2.649 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.083     ; 3.513      ;
; 2.649 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.083     ; 3.513      ;
; 2.649 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.083     ; 3.513      ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 5.591 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[13]                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.161     ; 4.140      ;
; 5.591 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[10]                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.161     ; 4.140      ;
; 5.591 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[14]                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.161     ; 4.140      ;
; 5.591 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[11]                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.161     ; 4.140      ;
; 5.592 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[8]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.161     ; 4.139      ;
; 5.592 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[2]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.163     ; 4.137      ;
; 5.592 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[12]                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.164     ; 4.136      ;
; 5.592 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[9]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.161     ; 4.139      ;
; 5.593 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[7]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.163     ; 4.136      ;
; 5.656 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[1]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.201     ; 4.035      ;
; 5.656 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[0]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.201     ; 4.035      ;
; 5.662 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[1]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.106     ; 4.132      ;
; 5.662 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[0]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.106     ; 4.132      ;
; 5.662 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[4]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 4.045      ;
; 5.662 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[15]                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 4.045      ;
; 5.665 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[9]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.100     ; 4.135      ;
; 5.665 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[0]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.100     ; 4.135      ;
; 5.668 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[15]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 4.142      ;
; 5.668 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[4]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 4.142      ;
; 5.670 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[3]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.191     ; 4.031      ;
; 5.673 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[5]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.184     ; 4.035      ;
; 5.673 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[6]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.184     ; 4.035      ;
; 5.674 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[14]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.142      ;
; 5.674 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[13]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.142      ;
; 5.674 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[11]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.142      ;
; 5.674 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[10]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.142      ;
; 5.674 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[10]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 4.128      ;
; 5.675 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_dqm[1]                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.138      ;
; 5.675 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_dqm[0]                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.138      ;
; 5.675 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[12]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.138      ;
; 5.675 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[9]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.141      ;
; 5.675 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[8]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.141      ;
; 5.675 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[2]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 4.139      ;
; 5.675 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[7]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.138      ;
; 5.675 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[6]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 4.140      ;
; 5.675 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[5]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 4.139      ;
; 5.675 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[4]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.142      ;
; 5.675 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[3]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 4.140      ;
; 5.675 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[2]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.141      ;
; 5.675 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[1]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.141      ;
; 5.675 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[12]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 4.133      ;
; 5.675 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_bank[0]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 4.139      ;
; 5.675 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_bank[1]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.141      ;
; 5.676 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[7]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 4.138      ;
; 5.676 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[3]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 4.128      ;
; 5.676 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[8]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 4.134      ;
; 5.676 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[11]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 4.128      ;
; 5.679 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[6]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 4.132      ;
; 5.679 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[5]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 4.132      ;
; 5.714 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 4.201      ;
; 5.748 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[23]                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 4.154      ;
; 5.762 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 4.141      ;
; 5.762 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 4.141      ;
; 5.762 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 4.141      ;
; 5.762 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 4.141      ;
; 5.762 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 4.141      ;
; 5.762 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 4.141      ;
; 5.763 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 4.142      ;
; 5.763 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 4.142      ;
; 5.763 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 4.142      ;
; 5.763 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 4.142      ;
; 5.763 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|ac                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 4.142      ;
; 5.763 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|ien_AE                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 4.142      ;
; 5.763 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 4.142      ;
; 5.763 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|ien_AF                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 4.142      ;
; 5.775 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.145      ;
; 5.775 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.145      ;
; 5.775 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.145      ;
; 5.775 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.145      ;
; 5.775 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.145      ;
; 5.775 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.145      ;
; 5.775 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.145      ;
; 5.775 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.145      ;
; 5.775 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.145      ;
; 5.775 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.145      ;
; 5.775 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.145      ;
; 5.775 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.145      ;
; 5.780 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[15]                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.134      ;
; 5.780 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[3]                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.134      ;
; 5.780 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[2]                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.134      ;
; 5.849 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.951      ;
; 5.849 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.951      ;
; 5.849 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.951      ;
; 5.849 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.951      ;
; 5.850 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.948      ;
; 5.850 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.950      ;
; 5.850 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.950      ;
; 5.850 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.947      ;
; 5.851 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.947      ;
; 5.854 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe                                                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.119     ; 3.907      ;
; 5.854 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.119     ; 3.907      ;
; 5.860 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 3.917      ;
; 5.860 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 3.917      ;
; 5.868 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.109     ; 3.903      ;
; 5.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 3.907      ;
; 5.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 3.907      ;
; 5.880 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[0]                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.109     ; 3.911      ;
; 5.883 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[3]                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.931      ;
; 5.904 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[1]                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.906      ;
; 5.904 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[2]                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.906      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.256 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.071     ; 2.668      ;
; 17.698 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.067     ; 2.230      ;
; 17.698 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.067     ; 2.230      ;
; 17.698 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.067     ; 2.230      ;
; 18.002 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.067     ; 1.926      ;
; 18.002 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.067     ; 1.926      ;
; 18.002 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 20.000       ; -0.067     ; 1.926      ;
; 18.002 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 20.000       ; -0.067     ; 1.926      ;
; 18.002 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.067     ; 1.926      ;
; 18.002 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.067     ; 1.926      ;
; 18.002 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLK50M       ; CLK50M      ; 20.000       ; -0.067     ; 1.926      ;
; 18.002 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLK50M       ; CLK50M      ; 20.000       ; -0.067     ; 1.926      ;
; 18.002 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.067     ; 1.926      ;
; 18.002 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.067     ; 1.926      ;
; 18.223 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.067     ; 1.705      ;
; 18.223 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.067     ; 1.705      ;
; 18.223 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.067     ; 1.705      ;
; 18.223 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.067     ; 1.705      ;
; 18.223 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLK50M       ; CLK50M      ; 20.000       ; -0.067     ; 1.705      ;
; 18.223 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 20.000       ; -0.067     ; 1.705      ;
; 18.223 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLK50M       ; CLK50M      ; 20.000       ; -0.067     ; 1.705      ;
; 18.223 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                    ; CLK50M       ; CLK50M      ; 20.000       ; -0.067     ; 1.705      ;
; 18.223 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.067     ; 1.705      ;
; 18.304 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.069     ; 1.622      ;
; 18.304 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.069     ; 1.622      ;
; 18.692 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 1.241      ;
; 18.692 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 1.241      ;
; 18.692 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 1.241      ;
; 18.692 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 1.241      ;
; 18.692 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 1.241      ;
; 18.692 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 1.241      ;
; 18.692 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 1.241      ;
; 18.692 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 1.241      ;
; 98.223 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLK50M       ; CLK50M      ; 100.000      ; -0.067     ; 1.705      ;
; 98.692 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLK50M       ; CLK50M      ; 100.000      ; -0.062     ; 1.241      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 1.870      ;
; 48.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 1.870      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.385      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.385      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.385      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.385      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.385      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.385      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.385      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.385      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.385      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.385      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.385      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.385      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.385      ;
; 97.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.288      ;
; 97.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.288      ;
; 97.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.288      ;
; 97.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.288      ;
; 97.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.288      ;
; 97.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.266      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.115      ;
; 97.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.105      ;
; 97.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.105      ;
; 97.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.105      ;
; 97.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.105      ;
; 97.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.105      ;
; 97.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.105      ;
; 97.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.105      ;
; 97.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.105      ;
; 97.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.105      ;
; 97.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.105      ;
; 97.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.105      ;
; 97.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.105      ;
; 97.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.105      ;
; 97.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.105      ;
; 97.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.095      ;
; 97.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.095      ;
; 97.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.095      ;
; 97.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.095      ;
; 97.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.059      ;
; 97.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.059      ;
; 98.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.870      ;
; 98.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.870      ;
; 98.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.728      ;
; 98.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.728      ;
; 98.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.728      ;
; 98.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.728      ;
; 98.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.728      ;
; 98.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.728      ;
; 98.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.728      ;
; 98.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.728      ;
; 98.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.728      ;
; 98.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.728      ;
; 98.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.728      ;
; 98.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.728      ;
; 98.234 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.690      ;
; 98.234 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.690      ;
; 98.234 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.690      ;
; 98.234 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.690      ;
; 98.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.633      ;
; 98.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.633      ;
; 98.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.633      ;
; 98.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.633      ;
; 98.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.633      ;
; 98.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.633      ;
; 98.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.633      ;
; 98.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.387      ;
; 98.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.387      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                         ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.889   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.108      ;
; 0.889   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.108      ;
; 0.889   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.108      ;
; 0.889   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.108      ;
; 0.889   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.108      ;
; 0.889   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.108      ;
; 0.889   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.108      ;
; 0.889   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLK50M       ; CLK50M      ; 0.000        ; 0.062      ; 1.108      ;
; 1.240   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.087      ; 1.484      ;
; 1.240   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.087      ; 1.484      ;
; 1.323   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 1.536      ;
; 1.323   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 1.536      ;
; 1.323   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 1.536      ;
; 1.323   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 1.536      ;
; 1.323   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 1.536      ;
; 1.323   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 1.536      ;
; 1.323   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 1.536      ;
; 1.323   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                    ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 1.536      ;
; 1.323   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 1.536      ;
; 1.552   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 1.765      ;
; 1.552   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 1.765      ;
; 1.552   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 1.765      ;
; 1.552   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 1.765      ;
; 1.552   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 1.765      ;
; 1.552   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 1.765      ;
; 1.552   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 1.765      ;
; 1.552   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 1.765      ;
; 1.552   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 1.765      ;
; 1.552   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 1.765      ;
; 1.835   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 2.048      ;
; 1.835   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 2.048      ;
; 1.835   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 2.048      ;
; 2.236   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; CLK50M       ; CLK50M      ; 0.000        ; 0.085      ; 2.478      ;
; 100.869 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLK50M       ; CLK50M      ; -100.000     ; 0.062      ; 1.108      ;
; 101.303 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLK50M       ; CLK50M      ; -100.000     ; 0.056      ; 1.536      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                      ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.907 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[5]                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.127      ;
; 0.907 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[7]                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.127      ;
; 0.907 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[9]                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.127      ;
; 0.907 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[10]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.127      ;
; 0.907 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[29]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.127      ;
; 1.267 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[3]                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.487      ;
; 1.267 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[12]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.487      ;
; 1.267 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[30]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.487      ;
; 1.267 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[6]                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.487      ;
; 1.271 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[8]                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.491      ;
; 1.271 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[17]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.491      ;
; 1.271 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[19]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.491      ;
; 1.271 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[22]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.491      ;
; 1.271 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[20]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.491      ;
; 1.273 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[1]                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 1.493      ;
; 1.372 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[24]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.582      ;
; 1.557 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem_used[1]                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.764      ;
; 1.557 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem_used[0]                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.764      ;
; 1.557 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[0][84]                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.764      ;
; 1.557 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[0][66]                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.764      ;
; 1.557 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][66]                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.764      ;
; 1.557 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][84]                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.764      ;
; 1.557 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|end_begintransfer                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.764      ;
; 1.557 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|read_latency_shift_reg[0]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.764      ;
; 1.557 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[15]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.764      ;
; 1.557 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[26]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.764      ;
; 1.562 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[2]                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.769      ;
; 1.562 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[11]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.769      ;
; 1.562 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[13]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.769      ;
; 1.562 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[16]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.769      ;
; 1.562 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[21]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.769      ;
; 1.831 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[0]                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.040      ;
; 1.831 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[4]                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.040      ;
; 1.831 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[14]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.040      ;
; 1.831 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|waitrequest_reset_override                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.040      ;
; 1.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[31]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.081      ;
; 1.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[27]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.081      ;
; 1.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[28]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.081      ;
; 1.871 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[18]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.081      ;
; 2.024 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.248      ;
; 2.024 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.248      ;
; 2.255 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[25]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.464      ;
; 2.255 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[23]                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.464      ;
; 3.127 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[1]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.365      ;
; 3.127 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[8]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.365      ;
; 3.136 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[19]                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.136 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[28]                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.136 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[25]                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.136 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[27]                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.136 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[31]                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.136 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[31]                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.136 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[15]                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.136 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[0]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.136 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[4]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.136 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[5]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.136 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[13]                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.136 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[27]                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.136 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[14]                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.136 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[25]                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.136 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[10]                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.136 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[28]                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.136 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[18]                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.136 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[9]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.136 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[7]                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.136 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[12]                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.136 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.136 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 3.364      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[0]                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 3.363      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_ctrl_force_src2_zero                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.360      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_ctrl_retaddr                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.360      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_ctrl_exception                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.360      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_byteenable[2]                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 3.361      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_byteenable[0]                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 3.361      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_byteenable[3]                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 3.361      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[31]                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 3.361      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[30]                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 3.361      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[29]                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 3.361      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[28]                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 3.361      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[27]                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 3.361      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[26]                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 3.361      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[25]                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 3.361      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[24]                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 3.361      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_byteenable[1]                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 3.361      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[18]                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 3.363      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[17]                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 3.363      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[16]                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 3.363      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[12]                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 3.361      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[10]                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 3.363      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[9]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 3.363      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[8]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 3.361      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte3_data[6]                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 3.363      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte3_data[5]                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 3.363      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte3_data[4]                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 3.363      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte3_data[3]                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 3.363      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte3_data[2]                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 3.363      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte3_data[1]                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 3.363      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte3_data[0]                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 3.363      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte2_data[2]                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 3.363      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte3_data[7]                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 3.363      ;
; 3.137 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[11]                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 3.363      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.028  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.247      ;
; 1.028  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.247      ;
; 1.255  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.497      ;
; 1.255  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.497      ;
; 1.255  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.497      ;
; 1.255  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.497      ;
; 1.255  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.497      ;
; 1.255  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.497      ;
; 1.255  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.497      ;
; 1.294  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.536      ;
; 1.294  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.536      ;
; 1.294  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.536      ;
; 1.294  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.536      ;
; 1.325  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.553      ;
; 1.325  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.553      ;
; 1.325  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.553      ;
; 1.325  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.553      ;
; 1.325  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.553      ;
; 1.325  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.553      ;
; 1.325  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.553      ;
; 1.325  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.553      ;
; 1.325  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.553      ;
; 1.325  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.553      ;
; 1.325  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.553      ;
; 1.325  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.553      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.711      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.711      ;
; 1.659  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.901      ;
; 1.659  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.901      ;
; 1.659  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.901      ;
; 1.659  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.888      ;
; 1.659  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.888      ;
; 1.659  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.901      ;
; 1.691  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.919      ;
; 1.691  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.919      ;
; 1.691  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.919      ;
; 1.691  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.919      ;
; 1.691  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.919      ;
; 1.691  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.919      ;
; 1.691  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.919      ;
; 1.691  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.919      ;
; 1.691  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.919      ;
; 1.691  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.919      ;
; 1.691  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.919      ;
; 1.691  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.919      ;
; 1.691  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.919      ;
; 1.691  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.919      ;
; 1.713  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.944      ;
; 1.852  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.068      ;
; 1.892  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.123      ;
; 1.892  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.123      ;
; 1.892  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.123      ;
; 1.892  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.123      ;
; 1.892  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.123      ;
; 1.942  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.176      ;
; 1.942  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.176      ;
; 1.942  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.176      ;
; 1.942  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.176      ;
; 1.942  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.176      ;
; 1.942  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.176      ;
; 1.942  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.176      ;
; 1.942  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.176      ;
; 1.942  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.176      ;
; 1.942  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.176      ;
; 1.942  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.176      ;
; 1.942  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.176      ;
; 1.942  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.176      ;
; 51.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.332      ; 1.711      ;
; 51.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.332      ; 1.711      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SPI_CLK'                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 1.277 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.341      ; 3.865      ;
; 1.277 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.341      ; 3.865      ;
; 1.294 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.343      ; 3.884      ;
; 1.294 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.343      ; 3.884      ;
; 1.294 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.343      ; 3.884      ;
; 1.294 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.343      ; 3.884      ;
; 1.294 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.343      ; 3.884      ;
; 1.294 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.343      ; 3.884      ;
; 1.294 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.343      ; 3.884      ;
; 1.294 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.343      ; 3.884      ;
; 1.589 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.341      ; 4.177      ;
; 1.589 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.341      ; 4.177      ;
; 1.591 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.342      ; 4.180      ;
; 1.591 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.342      ; 4.180      ;
; 1.637 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.343      ; 4.227      ;
; 1.637 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.343      ; 4.227      ;
; 1.637 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.343      ; 4.227      ;
; 1.637 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.343      ; 4.227      ;
; 1.637 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.343      ; 4.227      ;
; 1.637 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.343      ; 4.227      ;
; 1.637 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.343      ; 4.227      ;
; 1.637 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.343      ; 4.227      ;
; 1.654 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.342      ; 4.243      ;
; 1.654 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.342      ; 4.243      ;
+-------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                    ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 3.108 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 3.337      ;
; 3.108 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 3.337      ;
; 3.108 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 3.337      ;
; 3.108 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 3.337      ;
; 3.108 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 3.337      ;
; 3.108 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 3.337      ;
; 3.108 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 3.337      ;
; 3.129 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 3.359      ;
; 3.129 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 3.359      ;
; 3.129 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 3.359      ;
; 3.129 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 3.359      ;
; 3.129 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 3.359      ;
; 3.299 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.428      ; 3.884      ;
; 3.299 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.428      ; 3.884      ;
; 3.299 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.428      ; 3.884      ;
; 3.299 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.428      ; 3.884      ;
; 3.299 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.428      ; 3.884      ;
; 3.299 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.428      ; 3.884      ;
; 3.299 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.428      ; 3.884      ;
; 3.299 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.428      ; 3.884      ;
; 3.448 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 3.677      ;
; 3.448 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 3.677      ;
; 3.448 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 3.677      ;
; 3.448 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 3.677      ;
; 3.448 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 3.677      ;
; 3.448 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 3.677      ;
; 3.448 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 3.677      ;
; 3.473 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 3.703      ;
; 3.473 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 3.703      ;
; 3.473 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 3.703      ;
; 3.473 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 3.703      ;
; 3.473 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.073      ; 3.703      ;
; 3.642 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.428      ; 4.227      ;
; 3.642 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.428      ; 4.227      ;
; 3.642 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.428      ; 4.227      ;
; 3.642 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.428      ; 4.227      ;
; 3.642 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.428      ; 4.227      ;
; 3.642 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.428      ; 4.227      ;
; 3.642 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.428      ; 4.227      ;
; 3.642 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.428      ; 4.227      ;
; 3.647 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 3.865      ;
; 3.647 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 3.865      ;
; 3.647 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 3.865      ;
; 3.647 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 3.865      ;
; 3.647 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 3.865      ;
; 3.647 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 3.865      ;
; 3.647 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 3.865      ;
; 3.647 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 3.865      ;
; 3.647 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 3.865      ;
; 3.647 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 3.865      ;
; 3.647 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 3.865      ;
; 3.647 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 3.865      ;
; 3.647 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 3.865      ;
; 3.647 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 3.865      ;
; 3.959 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 4.177      ;
; 3.959 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 4.177      ;
; 3.959 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 4.177      ;
; 3.959 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 4.177      ;
; 3.959 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 4.177      ;
; 3.959 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 4.177      ;
; 3.959 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 4.177      ;
; 3.959 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 4.177      ;
; 3.959 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 4.177      ;
; 3.959 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 4.177      ;
; 3.959 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 4.177      ;
; 3.959 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 4.177      ;
; 3.959 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 4.177      ;
; 3.959 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.061      ; 4.177      ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                               ;
+------------+-----------------+----------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note                                                          ;
+------------+-----------------+----------------------------------+---------------------------------------------------------------+
; 129.57 MHz ; 129.57 MHz      ; u0_inst|altpll_0|sd1|pll7|clk[0] ;                                                               ;
; 150.6 MHz  ; 150.6 MHz       ; altera_reserved_tck              ;                                                               ;
; 260.48 MHz ; 260.48 MHz      ; u0_inst|altpll_0|sd1|pll7|clk[1] ;                                                               ;
; 276.01 MHz ; 250.0 MHz       ; CLK50M                           ; limit due to minimum period restriction (max I/O toggle rate) ;
; 364.83 MHz ; 250.0 MHz       ; SPI_CLK                          ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                        ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; u0_inst|altpll_0|sd1|pll7|clk[1] ; -2.462 ; -19.696       ;
; SPI_CLK                          ; -1.387 ; -5.064        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; -0.873 ; -3.954        ;
; CLK50M                           ; 16.377 ; 0.000         ;
; altera_reserved_tck              ; 46.680 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                        ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.289 ; 0.000         ;
; altera_reserved_tck              ; 0.311 ; 0.000         ;
; CLK50M                           ; 0.312 ; 0.000         ;
; SPI_CLK                          ; 0.312 ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.312 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                     ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; SPI_CLK                          ; -1.269 ; -15.128       ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 2.178  ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 6.075  ; 0.000         ;
; CLK50M                           ; 17.531 ; 0.000         ;
; altera_reserved_tck              ; 48.533 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                     ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; CLK50M                           ; 0.800 ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.817 ; 0.000         ;
; altera_reserved_tck              ; 0.929 ; 0.000         ;
; SPI_CLK                          ; 1.224 ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 2.821 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary          ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 2.869  ; 0.000         ;
; SPI_CLK                          ; 4.597  ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 4.743  ; 0.000         ;
; CLK50M                           ; 9.596  ; 0.000         ;
; altera_reserved_tck              ; 49.496 ; 0.000         ;
+----------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -2.462 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.734     ; 1.903      ;
; -2.462 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.734     ; 1.903      ;
; -2.462 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.734     ; 1.903      ;
; -2.462 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.734     ; 1.903      ;
; -2.462 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.734     ; 1.903      ;
; -2.462 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.734     ; 1.903      ;
; -2.462 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.734     ; 1.903      ;
; -2.462 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.734     ; 1.903      ;
; -2.341 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.732     ; 1.784      ;
; -2.341 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.732     ; 1.784      ;
; -2.341 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.732     ; 1.784      ;
; -2.341 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.732     ; 1.784      ;
; -2.341 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.732     ; 1.784      ;
; -2.341 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.732     ; 1.784      ;
; -2.341 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.732     ; 1.784      ;
; -2.341 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.732     ; 1.784      ;
; -2.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.732     ; 1.690      ;
; -2.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.732     ; 1.690      ;
; -2.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.732     ; 1.690      ;
; -2.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.732     ; 1.690      ;
; -2.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.732     ; 1.690      ;
; -2.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.732     ; 1.690      ;
; -2.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.732     ; 1.690      ;
; -2.247 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.732     ; 1.690      ;
; -2.240 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.734     ; 1.681      ;
; -2.240 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.734     ; 1.681      ;
; -2.240 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.734     ; 1.681      ;
; -2.240 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.734     ; 1.681      ;
; -2.240 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.734     ; 1.681      ;
; -2.240 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.734     ; 1.681      ;
; -2.240 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.734     ; 1.681      ;
; -2.240 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.734     ; 1.681      ;
; -1.181 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.734     ; 0.622      ;
; -1.180 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.734     ; 0.621      ;
; -1.179 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.734     ; 0.620      ;
; -1.178 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.734     ; 0.619      ;
; -1.177 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.734     ; 0.618      ;
; -1.177 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.734     ; 0.618      ;
; -1.176 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.734     ; 0.617      ;
; -1.168 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]   ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.734     ; 0.609      ;
; 2.411  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 3.779      ;
; 2.471  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 3.719      ;
; 2.621  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 3.569      ;
; 2.663  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 3.527      ;
; 2.703  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 3.487      ;
; 2.723  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 3.467      ;
; 2.867  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 3.323      ;
; 2.955  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 3.235      ;
; 2.975  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 3.215      ;
; 2.998  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 3.192      ;
; 3.003  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 3.187      ;
; 3.125  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 3.381      ;
; 3.125  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 3.381      ;
; 3.125  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 3.381      ;
; 3.125  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 3.381      ;
; 3.125  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 3.381      ;
; 3.125  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 3.381      ;
; 3.125  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 3.381      ;
; 3.125  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 3.381      ;
; 3.138  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 3.052      ;
; 3.156  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 3.350      ;
; 3.156  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 3.350      ;
; 3.156  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 3.350      ;
; 3.156  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 3.350      ;
; 3.156  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 3.350      ;
; 3.156  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 3.350      ;
; 3.156  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 3.350      ;
; 3.156  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 3.350      ;
; 3.184  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 3.006      ;
; 3.188  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 3.002      ;
; 3.228  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 2.962      ;
; 3.232  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 2.958      ;
; 3.241  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 2.949      ;
; 3.249  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 2.941      ;
; 3.370  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 2.820      ;
; 3.374  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 2.816      ;
; 3.484  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 2.706      ;
; 3.485  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 2.705      ;
; 3.504  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.054     ; 2.687      ;
; 3.551  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.054     ; 2.640      ;
; 3.667  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 2.523      ;
; 3.668  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 2.522      ;
; 3.693  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.054     ; 2.498      ;
; 3.744  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 2.446      ;
; 3.748  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 2.442      ;
; 3.752  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 2.438      ;
; 3.756  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 2.434      ;
; 3.760  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 2.430      ;
; 3.796  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.054     ; 2.395      ;
; 3.887  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 2.303      ;
; 3.916  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 2.274      ;
; 4.022  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 2.168      ;
; 4.031  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 2.159      ;
; 4.032  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.054     ; 2.159      ;
; 4.067  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.054     ; 2.124      ;
; 4.075  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1 ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.054     ; 2.116      ;
; 4.117  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 2.073      ;
; 4.136  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 2.054      ;
; 4.166  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 2.024      ;
; 4.280  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.055     ; 1.910      ;
+--------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SPI_CLK'                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -1.387 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.618      ; 4.160      ;
; -1.356 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.618      ; 4.129      ;
; -1.273 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.617      ; 4.045      ;
; -1.255 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.617      ; 4.027      ;
; -1.241 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.618      ; 4.014      ;
; -1.237 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.618      ; 4.010      ;
; -1.163 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.617      ; 3.935      ;
; -1.151 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.617      ; 3.923      ;
; 7.259  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.056     ; 2.680      ;
; 7.302  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.056     ; 2.637      ;
; 7.368  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.057     ; 2.570      ;
; 7.386  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.056     ; 2.553      ;
; 7.435  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.057     ; 2.503      ;
; 7.472  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.057     ; 2.466      ;
; 7.472  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.056     ; 2.467      ;
; 7.501  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.054     ; 2.440      ;
; 7.629  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.054     ; 2.312      ;
; 7.661  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.054     ; 2.280      ;
; 7.786  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.054     ; 2.155      ;
; 9.301  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.639      ;
; 9.311  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.629      ;
; 9.319  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.621      ;
; 9.319  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.621      ;
; 9.320  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.620      ;
; 9.321  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.619      ;
; 9.321  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.619      ;
; 9.321  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.619      ;
; 9.324  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.616      ;
; 9.357  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.583      ;
; 9.357  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.055     ; 0.583      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.873 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.980      ;
; -0.841 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.139     ; 1.947      ;
; -0.762 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.869      ;
; -0.758 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.865      ;
; -0.755 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.862      ;
; -0.742 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.139     ; 1.848      ;
; -0.725 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.139     ; 1.831      ;
; -0.723 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.830      ;
; -0.720 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.827      ;
; -0.715 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.822      ;
; -0.699 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.806      ;
; -0.688 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.795      ;
; -0.641 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.748      ;
; -0.633 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.740      ;
; -0.630 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.737      ;
; -0.629 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.736      ;
; -0.628 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.735      ;
; -0.606 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.139     ; 1.712      ;
; -0.598 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.705      ;
; -0.594 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.701      ;
; -0.592 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.699      ;
; -0.583 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.139     ; 1.689      ;
; -0.567 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.674      ;
; -0.535 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.642      ;
; -0.530 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.139     ; 1.636      ;
; -0.509 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.616      ;
; -0.500 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.607      ;
; -0.493 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.139     ; 1.599      ;
; -0.489 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.596      ;
; -0.486 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.139     ; 1.592      ;
; -0.484 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.591      ;
; -0.481 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.588      ;
; -0.478 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.585      ;
; -0.473 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.580      ;
; -0.444 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.551      ;
; -0.432 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.539      ;
; -0.428 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.139     ; 1.534      ;
; -0.421 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.528      ;
; -0.419 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.526      ;
; -0.398 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.505      ;
; -0.392 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.499      ;
; -0.388 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.495      ;
; -0.381 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.488      ;
; -0.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.487      ;
; -0.372 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.139     ; 1.478      ;
; -0.357 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.139     ; 1.463      ;
; -0.351 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.139     ; 1.457      ;
; -0.349 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.456      ;
; -0.340 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.447      ;
; -0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.446      ;
; -0.298 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.405      ;
; -0.286 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.393      ;
; -0.253 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.360      ;
; -0.252 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.359      ;
; -0.246 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.353      ;
; -0.245 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.352      ;
; -0.212 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.319      ;
; -0.185 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.292      ;
; -0.179 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.286      ;
; -0.153 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2]                                                           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.138     ; 1.260      ;
; 2.092  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_4d[2]                                                            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_blkers_counter[24] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.052     ; 2.851      ;
; 2.207  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[2]                                                            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_blkers_counter[24] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.052     ; 2.736      ;
; 2.247  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]                                                            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[1]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.036     ; 2.712      ;
; 2.247  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]                                                            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[4]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.036     ; 2.712      ;
; 2.247  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]                                                            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[2]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.036     ; 2.712      ;
; 2.247  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]                                                            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[3]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.036     ; 2.712      ;
; 2.247  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]                                                            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[9]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.036     ; 2.712      ;
; 2.247  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]                                                            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[5]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.036     ; 2.712      ;
; 2.247  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]                                                            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[6]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.036     ; 2.712      ;
; 2.247  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]                                                            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[7]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.036     ; 2.712      ;
; 2.247  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]                                                            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[8]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.036     ; 2.712      ;
; 2.247  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]                                                            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[11] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.036     ; 2.712      ;
; 2.247  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]                                                            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[10] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.036     ; 2.712      ;
; 2.247  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]                                                            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[15] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.036     ; 2.712      ;
; 2.247  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]                                                            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[12] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.036     ; 2.712      ;
; 2.247  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]                                                            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[13] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.036     ; 2.712      ;
; 2.247  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]                                                            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[14] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.036     ; 2.712      ;
; 2.258  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_4d[2]                                                            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_blkers_counter[23] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.052     ; 2.685      ;
; 2.282  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 7.656      ;
; 2.290  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[23]                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 7.648      ;
; 2.296  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.630      ;
; 2.296  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[24]                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 7.642      ;
; 2.304  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[23]                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.622      ;
; 2.310  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[24]                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.616      ;
; 2.320  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.604      ;
; 2.328  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[23]                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.596      ;
; 2.331  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.614      ;
; 2.334  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[24]                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.590      ;
; 2.343  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[20]                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 7.595      ;
; 2.353  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[22]                                                                 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 7.583      ;
; 2.357  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[20]                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.569      ;
; 2.358  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_pc[21]                                                                 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 7.578      ;
; 2.368  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 7.577      ;
; 2.376  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 7.557      ;
; 2.380  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.546      ;
; 2.381  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[20]                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.543      ;
; 2.382  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[2]     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 7.551      ;
; 2.388  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[25]                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[11]    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 7.550      ;
; 2.388  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[23]                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.538      ;
; 2.394  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_alu_result[24]                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[21]    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.532      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.377 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 3.563      ;
; 16.572 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.049     ; 3.374      ;
; 16.572 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.049     ; 3.374      ;
; 16.789 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 3.151      ;
; 16.968 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.061     ; 2.966      ;
; 17.034 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.906      ;
; 17.122 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.819      ;
; 17.122 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.819      ;
; 17.124 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.082     ; 2.789      ;
; 17.163 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.777      ;
; 17.163 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.777      ;
; 17.228 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.713      ;
; 17.228 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.713      ;
; 17.237 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.049     ; 2.709      ;
; 17.237 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.049     ; 2.709      ;
; 17.310 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.082     ; 2.603      ;
; 17.316 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.082     ; 2.597      ;
; 17.355 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.061     ; 2.579      ;
; 17.358 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle    ; CLK50M       ; CLK50M      ; 20.000       ; -0.049     ; 2.588      ;
; 17.358 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.049     ; 2.588      ;
; 17.358 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.049     ; 2.588      ;
; 17.380 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.061     ; 2.554      ;
; 17.464 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle    ; CLK50M       ; CLK50M      ; 20.000       ; -0.049     ; 2.482      ;
; 17.476 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.465      ;
; 17.476 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.054     ; 2.465      ;
; 17.509 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.429      ;
; 17.509 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.429      ;
; 17.513 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.425      ;
; 17.527 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.411      ;
; 17.576 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.362      ;
; 17.580 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.358      ;
; 17.592 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.082     ; 2.321      ;
; 17.609 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.329      ;
; 17.609 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.329      ;
; 17.611 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.327      ;
; 17.612 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.326      ;
; 17.613 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.325      ;
; 17.615 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.061     ; 2.319      ;
; 17.625 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.061     ; 2.309      ;
; 17.627 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.311      ;
; 17.629 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.309      ;
; 17.673 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.265      ;
; 17.676 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.262      ;
; 17.680 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.258      ;
; 17.708 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.230      ;
; 17.708 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.230      ;
; 17.709 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.229      ;
; 17.709 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.229      ;
; 17.711 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.227      ;
; 17.712 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.226      ;
; 17.712 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle    ; CLK50M       ; CLK50M      ; 20.000       ; -0.049     ; 2.234      ;
; 17.713 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.225      ;
; 17.726 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.212      ;
; 17.727 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.211      ;
; 17.729 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.209      ;
; 17.751 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.189      ;
; 17.751 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.189      ;
; 17.770 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.060     ; 2.165      ;
; 17.770 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.060     ; 2.165      ;
; 17.773 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.165      ;
; 17.776 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.162      ;
; 17.778 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.160      ;
; 17.780 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.158      ;
; 17.784 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.061     ; 2.150      ;
; 17.807 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.131      ;
; 17.808 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.130      ;
; 17.808 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.130      ;
; 17.808 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.130      ;
; 17.809 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.129      ;
; 17.809 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.129      ;
; 17.811 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.127      ;
; 17.812 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.126      ;
; 17.813 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.125      ;
; 17.825 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.113      ;
; 17.826 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.112      ;
; 17.827 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.111      ;
; 17.828 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.112      ;
; 17.828 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 2.112      ;
; 17.829 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.109      ;
; 17.851 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.049     ; 2.095      ;
; 17.851 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.049     ; 2.095      ;
; 17.873 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.065      ;
; 17.876 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.062      ;
; 17.878 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.060      ;
; 17.878 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.060      ;
; 17.880 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.058      ;
; 17.907 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.031      ;
; 17.908 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.030      ;
; 17.908 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.030      ;
; 17.908 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.030      ;
; 17.909 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.029      ;
; 17.909 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.029      ;
; 17.909 ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.029      ;
; 17.911 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.027      ;
; 17.912 ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.026      ;
; 17.912 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.026      ;
; 17.913 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.025      ;
; 17.923 ; ledpwm:ledpwm_inst|r_pwm_adj[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[5]                                                                                                                                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.053     ; 2.019      ;
; 17.925 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.013      ;
; 17.926 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.057     ; 2.012      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.220      ; 3.535      ;
; 46.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.220      ; 3.380      ;
; 47.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 3.103      ;
; 47.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 3.082      ;
; 47.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.220      ; 3.008      ;
; 47.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 2.974      ;
; 47.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.220      ; 2.911      ;
; 47.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.220      ; 2.818      ;
; 47.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.220      ; 2.657      ;
; 47.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 2.620      ;
; 47.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 2.603      ;
; 47.698 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 2.528      ;
; 48.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 2.003      ;
; 48.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 1.943      ;
; 48.287 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.219      ; 1.927      ;
; 48.287 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 1.934      ;
; 48.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 1.904      ;
; 48.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 1.575      ;
; 49.479 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 0.758      ;
; 95.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[15]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.008      ;
; 96.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[17]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.823      ;
; 96.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[19]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.823      ;
; 96.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[20]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.823      ;
; 96.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[21]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.823      ;
; 96.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.823      ;
; 96.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[23]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.823      ;
; 96.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.823      ;
; 96.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[24]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.823      ;
; 96.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[18]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.823      ;
; 96.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[16]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.823      ;
; 96.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[17]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.741      ;
; 96.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[19]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.741      ;
; 96.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[20]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.741      ;
; 96.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[21]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.741      ;
; 96.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.741      ;
; 96.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[23]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.741      ;
; 96.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.741      ;
; 96.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[24]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.741      ;
; 96.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[18]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.741      ;
; 96.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[16]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.741      ;
; 96.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.525      ;
; 96.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.525      ;
; 96.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.525      ;
; 96.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.525      ;
; 96.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.525      ;
; 96.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.483      ;
; 96.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.483      ;
; 96.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.483      ;
; 96.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.483      ;
; 96.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.483      ;
; 96.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.461      ;
; 96.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.461      ;
; 96.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.461      ;
; 96.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.461      ;
; 96.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.461      ;
; 96.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.457      ;
; 96.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.457      ;
; 96.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.457      ;
; 96.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.457      ;
; 96.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.457      ;
; 96.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.406      ;
; 96.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.406      ;
; 96.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.358      ;
; 96.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.358      ;
; 96.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.358      ;
; 96.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.358      ;
; 96.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.358      ;
; 96.599 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.341      ;
; 96.599 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.341      ;
; 96.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.318      ;
; 96.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.318      ;
; 96.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.318      ;
; 96.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.318      ;
; 96.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.318      ;
; 96.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[26]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.305      ;
; 96.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[27]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.305      ;
; 96.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[29]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.305      ;
; 96.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.305      ;
; 96.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[30]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.305      ;
; 96.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.305      ;
; 96.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[33]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.305      ;
; 96.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[34]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.305      ;
; 96.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.312      ;
; 96.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.312      ;
; 96.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.312      ;
; 96.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.312      ;
; 96.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.259      ;
; 96.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.259      ;
; 96.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.259      ;
; 96.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.259      ;
; 96.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.259      ;
; 96.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.239      ;
; 96.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.239      ;
; 96.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.239      ;
; 96.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.239      ;
; 96.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.219      ;
; 96.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.219      ;
; 96.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[26]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.175      ;
; 96.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[27]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.175      ;
; 96.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[29]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.175      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.289 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.338      ; 0.796      ;
; 0.296 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.338      ; 0.803      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                             ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                         ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                              ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                         ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                              ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_wrstat_counter[0]                                                                                                                                                                  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_wrstat_counter[0]                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_count[0]                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_count[0]                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_count[2]                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_count[2]                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next.010000000                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next.010000000                                                                                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000100000                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000100000                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|init_done                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|init_done                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.101                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.101                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.101                                                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.101                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[0]                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[0]                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[2]                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[2]                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.000                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.000                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.000                                                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.000                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[2]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[2]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[1]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[1]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[0]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[0]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|ac                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|ac                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|hbreak_enabled                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|hbreak_enabled                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][66]                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][66]                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][84]                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][84]                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[0]                                                                                                                                                                  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[0]                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_prgexct_counter[0]                                                                                                                                                                 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_prgexct_counter[0]                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_pdread_counter[0]                                                                                                                                                                  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_pdread_counter[0]                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000100                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000100                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000001                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000001                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.100000000                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.100000000                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|active_cs_n                                                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|active_cs_n                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|refresh_request                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|refresh_request                                                                                                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|ack_refresh_request                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|ack_refresh_request                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[1]                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[1]                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[0]                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[0]                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[2]                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[2]                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[3]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[3]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[1]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[1]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_key:key|edge_capture[1]                                                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_key:key|edge_capture[1]                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[2]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[2]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[0]                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[0]                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_key:key|edge_capture[0]                                                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_key:key|edge_capture[0]                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|monitor_error          ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|monitor_error          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|monitor_ready          ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|monitor_ready          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetlatch             ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetlatch             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|jtag_break             ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|jtag_break             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|write                                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|write                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|read                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|read                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                             ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|i_read                                                                                                                                                                             ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|i_read                                                                                                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.325 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.538      ;
; 0.334 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.534      ;
; 0.334 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.547      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.535      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.542      ;
; 0.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.547      ;
; 0.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.548      ;
; 0.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.549      ;
; 0.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.549      ;
; 0.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.550      ;
; 0.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.551      ;
; 0.352 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.552      ;
; 0.356 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[37]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[29]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.555      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[20]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[23]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[33]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.369 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.569      ;
; 0.369 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[31]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.568      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.573      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.578      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.632      ;
; 0.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.633      ;
; 0.436 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.635      ;
; 0.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.648      ;
; 0.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.648      ;
; 0.449 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[21]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.648      ;
; 0.450 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[18]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.649      ;
; 0.451 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[10]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.650      ;
; 0.453 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.666      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.657      ;
; 0.459 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.672      ;
; 0.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.664      ;
; 0.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.665      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.666      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.666      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.666      ;
; 0.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.669      ;
; 0.470 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[27]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.669      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.672      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.672      ;
; 0.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.673      ;
; 0.475 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.675      ;
; 0.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.681      ;
; 0.484 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.683      ;
; 0.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.687      ;
; 0.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.688      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.519      ;
; 0.337 ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[2]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.535      ;
; 0.339 ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[0]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                       ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.539      ;
; 0.365 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[5]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.563      ;
; 0.366 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.564      ;
; 0.424 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.622      ;
; 0.428 ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[5]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.626      ;
; 0.436 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.634      ;
; 0.465 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                       ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.664      ;
; 0.466 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.666      ;
; 0.468 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[1]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.666      ;
; 0.469 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[3]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.667      ;
; 0.493 ; ledpwm:ledpwm_inst|r_counter[13]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[13]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; ledpwm:ledpwm_inst|r_counter[11]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[11]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.693      ;
; 0.494 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; ledpwm:ledpwm_inst|r_pwm_adj[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[4]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.693      ;
; 0.495 ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.693      ;
; 0.495 ; ledpwm:ledpwm_inst|r_counter[14]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[14]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.693      ;
; 0.495 ; ledpwm:ledpwm_inst|r_counter[12]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[12]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.694      ;
; 0.496 ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.694      ;
; 0.496 ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; ledpwm:ledpwm_inst|r_counter[16]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[16]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.695      ;
; 0.497 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.696      ;
; 0.498 ; ledpwm:ledpwm_inst|r_counter[15]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[15]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.696      ;
; 0.498 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; ledpwm:ledpwm_inst|r_pwm_width[4]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[4]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.696      ;
; 0.499 ; ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.697      ;
; 0.499 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; ledpwm:ledpwm_inst|r_pwm_adj[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.698      ;
; 0.501 ; ledpwm:ledpwm_inst|r_pwm_width[5]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[5]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.699      ;
; 0.501 ; ledpwm:ledpwm_inst|r_pwm_width[3]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[3]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.699      ;
; 0.502 ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.700      ;
; 0.503 ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.701      ;
; 0.505 ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.703      ;
; 0.507 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.706      ;
; 0.508 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.707      ;
; 0.509 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.708      ;
; 0.510 ; ledpwm:ledpwm_inst|r_pwm_width[0]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[0]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.708      ;
; 0.513 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[6]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.711      ;
; 0.514 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[4]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.712      ;
; 0.515 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[5]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.713      ;
; 0.516 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[7]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.714      ;
; 0.518 ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.716      ;
; 0.518 ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.716      ;
; 0.519 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.717      ;
; 0.526 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.724      ;
; 0.527 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.726      ;
; 0.528 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.727      ;
; 0.528 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.727      ;
; 0.534 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[2]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.732      ;
; 0.534 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[0]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.732      ;
; 0.541 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.740      ;
; 0.542 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.741      ;
; 0.564 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.078      ; 0.786      ;
; 0.569 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.768      ;
; 0.578 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.777      ;
; 0.594 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.792      ;
; 0.595 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.793      ;
; 0.600 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.078      ; 0.822      ;
; 0.603 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.802      ;
; 0.603 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                    ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.802      ;
; 0.623 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.822      ;
; 0.636 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.835      ;
; 0.638 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.837      ;
; 0.682 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[2]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.882      ;
; 0.682 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[0]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.056      ; 0.882      ;
; 0.691 ; ledpwm:ledpwm_inst|r_pwm_adj[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[3]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.889      ;
; 0.691 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.890      ;
; 0.702 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.078      ; 0.924      ;
; 0.714 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.913      ;
; 0.738 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.937      ;
; 0.739 ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.937      ;
; 0.740 ; ledpwm:ledpwm_inst|r_counter[12]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[13]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.939      ;
; 0.740 ; ledpwm:ledpwm_inst|r_counter[14]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[15]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.938      ;
; 0.741 ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[11]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.940      ;
; 0.741 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.940      ;
; 0.742 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.941      ;
; 0.742 ; ledpwm:ledpwm_inst|r_counter[16]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.054      ; 0.940      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SPI_CLK'                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.312 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.511      ;
; 0.344 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.546      ;
; 0.349 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.548      ;
; 0.358 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.055      ; 0.557      ;
; 1.362 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.050      ; 3.646      ;
; 1.373 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.048      ; 3.655      ;
; 1.374 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.048      ; 3.656      ;
; 1.382 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.048      ; 3.664      ;
; 1.382 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.048      ; 3.664      ;
; 1.391 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.050      ; 3.675      ;
; 1.445 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.050      ; 3.729      ;
; 1.446 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.050      ; 3.730      ;
; 1.776 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.057      ; 1.977      ;
; 1.877 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.057      ; 2.078      ;
; 1.928 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.057      ; 2.129      ;
; 2.028 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.057      ; 2.229      ;
; 2.075 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.056      ; 2.275      ;
; 2.086 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.054      ; 2.284      ;
; 2.087 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.054      ; 2.285      ;
; 2.158 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.056      ; 2.358      ;
; 2.172 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.056      ; 2.372      ;
; 2.223 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.054      ; 2.421      ;
; 2.272 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.056      ; 2.472      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.312 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.338 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[0] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[1] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[5] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[4] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[7] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 0.539      ;
; 0.465 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[2] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.664      ;
; 0.465 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_spi_cs_2d      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.664      ;
; 0.467 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft1   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.666      ;
; 0.469 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[7] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 0.667      ;
; 0.623 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 0.821      ;
; 0.675 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.874      ;
; 0.679 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.878      ;
; 0.686 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[6] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 0.885      ;
; 0.807 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 1.005      ;
; 0.902 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 1.100      ;
; 0.903 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 1.101      ;
; 0.947 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.146      ;
; 0.952 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.151      ;
; 0.965 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.262     ; 0.847      ;
; 0.974 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.262     ; 0.856      ;
; 0.983 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.262     ; 0.865      ;
; 0.991 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.262     ; 0.873      ;
; 0.999 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.262     ; 0.881      ;
; 0.999 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.262     ; 0.881      ;
; 1.011 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[3] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.210      ;
; 1.014 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[2] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.066      ; 1.224      ;
; 1.081 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.262     ; 0.963      ;
; 1.083 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[3] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.066      ; 1.293      ;
; 1.083 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[5] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.066      ; 1.293      ;
; 1.092 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[4] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.066      ; 1.302      ;
; 1.146 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.345      ;
; 1.205 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 1.403      ;
; 1.234 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[6] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.066      ; 1.444      ;
; 1.241 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.440      ;
; 1.249 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.448      ;
; 1.250 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.449      ;
; 1.284 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_spi_cs_1d      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_spi_cs_2d      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.483      ;
; 1.292 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.491      ;
; 1.293 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.492      ;
; 1.295 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.494      ;
; 1.302 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[1] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.066      ; 1.512      ;
; 1.312 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.511      ;
; 1.329 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.528      ;
; 1.339 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.538      ;
; 1.409 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 1.607      ;
; 1.410 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 1.608      ;
; 1.413 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[0] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.066      ; 1.623      ;
; 1.413 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 1.611      ;
; 1.461 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.660      ;
; 1.467 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.666      ;
; 1.537 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.736      ;
; 1.543 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft1   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.742      ;
; 1.565 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.251     ; 1.458      ;
; 1.575 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.290     ; 0.539      ;
; 1.580 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.290     ; 0.544      ;
; 1.581 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.290     ; 0.545      ;
; 1.581 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.290     ; 0.545      ;
; 1.581 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.290     ; 0.545      ;
; 1.582 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.290     ; 0.546      ;
; 1.582 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.290     ; 0.546      ;
; 1.583 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -1.290     ; 0.547      ;
; 1.587 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.786      ;
; 1.662 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.861      ;
; 1.677 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.876      ;
; 1.708 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.907      ;
; 1.773 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.972      ;
; 1.792 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.991      ;
; 1.821 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 2.019      ;
; 1.846 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 2.045      ;
; 1.847 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 2.046      ;
; 1.871 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 2.070      ;
; 1.901 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 2.100      ;
; 1.904 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 2.103      ;
; 1.907 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 2.105      ;
; 1.918 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 2.117      ;
; 1.919 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 2.118      ;
; 1.921 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 2.120      ;
; 2.050 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 2.249      ;
; 2.051 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 2.250      ;
; 2.056 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 2.255      ;
; 2.057 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 2.256      ;
; 2.125 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 2.324      ;
; 2.126 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 2.325      ;
; 2.255 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 2.454      ;
; 2.309 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 2.508      ;
; 2.326 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 2.525      ;
; 2.341 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 2.540      ;
; 2.395 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 2.594      ;
; 2.412 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 2.611      ;
; 2.486 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 2.685      ;
; 2.492 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 2.691      ;
; 2.514 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.384      ; 3.042      ;
; 2.514 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.384      ; 3.042      ;
; 2.514 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.384      ; 3.042      ;
; 2.514 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.384      ; 3.042      ;
; 2.514 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.384      ; 3.042      ;
; 2.514 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.384      ; 3.042      ;
; 2.514 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.384      ; 3.042      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SPI_CLK'                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -1.269 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.619      ; 4.043      ;
; -1.269 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.619      ; 4.043      ;
; -1.269 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.619      ; 4.043      ;
; -1.269 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.619      ; 4.043      ;
; -1.269 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.619      ; 4.043      ;
; -1.269 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.619      ; 4.043      ;
; -1.269 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.619      ; 4.043      ;
; -1.269 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.619      ; 4.043      ;
; -1.249 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.618      ; 4.022      ;
; -1.249 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.618      ; 4.022      ;
; -1.239 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.617      ; 4.011      ;
; -1.239 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.617      ; 4.011      ;
; -1.218 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.618      ; 3.991      ;
; -1.218 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.618      ; 3.991      ;
; -0.922 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.619      ; 3.696      ;
; -0.922 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.619      ; 3.696      ;
; -0.922 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.619      ; 3.696      ;
; -0.922 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.619      ; 3.696      ;
; -0.922 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.619      ; 3.696      ;
; -0.922 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.619      ; 3.696      ;
; -0.922 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.619      ; 3.696      ;
; -0.922 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.619      ; 3.696      ;
; -0.885 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.617      ; 3.657      ;
; -0.885 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.617      ; 3.657      ;
+--------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                    ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.178 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 4.011      ;
; 2.178 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 4.011      ;
; 2.178 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 4.011      ;
; 2.178 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 4.011      ;
; 2.178 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 4.011      ;
; 2.178 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 4.011      ;
; 2.178 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 4.011      ;
; 2.178 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 4.011      ;
; 2.178 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 4.011      ;
; 2.178 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 4.011      ;
; 2.178 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 4.011      ;
; 2.178 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 4.011      ;
; 2.178 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 4.011      ;
; 2.178 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 4.011      ;
; 2.463 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 4.043      ;
; 2.463 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 4.043      ;
; 2.463 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 4.043      ;
; 2.463 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 4.043      ;
; 2.463 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 4.043      ;
; 2.463 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 4.043      ;
; 2.463 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 4.043      ;
; 2.463 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 4.043      ;
; 2.532 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 3.657      ;
; 2.532 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 3.657      ;
; 2.532 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 3.657      ;
; 2.532 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 3.657      ;
; 2.532 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 3.657      ;
; 2.532 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 3.657      ;
; 2.532 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 3.657      ;
; 2.532 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 3.657      ;
; 2.532 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 3.657      ;
; 2.532 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 3.657      ;
; 2.532 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 3.657      ;
; 2.532 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 3.657      ;
; 2.532 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 3.657      ;
; 2.532 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.056     ; 3.657      ;
; 2.632 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.072     ; 3.541      ;
; 2.632 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.072     ; 3.541      ;
; 2.632 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.072     ; 3.541      ;
; 2.632 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.072     ; 3.541      ;
; 2.632 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.072     ; 3.541      ;
; 2.657 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.073     ; 3.515      ;
; 2.657 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.073     ; 3.515      ;
; 2.657 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.073     ; 3.515      ;
; 2.657 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.073     ; 3.515      ;
; 2.657 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.073     ; 3.515      ;
; 2.657 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.073     ; 3.515      ;
; 2.657 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.073     ; 3.515      ;
; 2.810 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 3.696      ;
; 2.810 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 3.696      ;
; 2.810 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 3.696      ;
; 2.810 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 3.696      ;
; 2.810 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 3.696      ;
; 2.810 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 3.696      ;
; 2.810 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 3.696      ;
; 2.810 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.261      ; 3.696      ;
; 2.984 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.072     ; 3.189      ;
; 2.984 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.072     ; 3.189      ;
; 2.984 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.072     ; 3.189      ;
; 2.984 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.072     ; 3.189      ;
; 2.984 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.072     ; 3.189      ;
; 3.010 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.073     ; 3.162      ;
; 3.010 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.073     ; 3.162      ;
; 3.010 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.073     ; 3.162      ;
; 3.010 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.073     ; 3.162      ;
; 3.010 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.073     ; 3.162      ;
; 3.010 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.073     ; 3.162      ;
; 3.010 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.073     ; 3.162      ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 6.075 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[13]                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.149     ; 3.673      ;
; 6.075 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[8]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.150     ; 3.672      ;
; 6.075 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[12]                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.153     ; 3.669      ;
; 6.075 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[10]                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.149     ; 3.673      ;
; 6.075 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[9]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.149     ; 3.673      ;
; 6.075 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[14]                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.149     ; 3.673      ;
; 6.075 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[11]                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.149     ; 3.673      ;
; 6.076 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[2]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.151     ; 3.670      ;
; 6.076 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[7]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.152     ; 3.669      ;
; 6.135 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[1]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.188     ; 3.574      ;
; 6.135 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[0]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.188     ; 3.574      ;
; 6.142 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[4]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.172     ; 3.583      ;
; 6.142 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[15]                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.172     ; 3.583      ;
; 6.148 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[3]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.177     ; 3.572      ;
; 6.151 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_dqm[1]                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 3.674      ;
; 6.151 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_dqm[0]                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 3.674      ;
; 6.151 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[14]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.678      ;
; 6.151 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[13]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.678      ;
; 6.151 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[12]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 3.674      ;
; 6.151 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[11]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.678      ;
; 6.151 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[10]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.678      ;
; 6.151 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[9]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.678      ;
; 6.151 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[8]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.677      ;
; 6.151 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[1]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 3.659      ;
; 6.151 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[0]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 3.659      ;
; 6.151 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[7]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 3.674      ;
; 6.151 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[6]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.676      ;
; 6.151 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[3]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.676      ;
; 6.151 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[2]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.677      ;
; 6.151 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[1]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.677      ;
; 6.151 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_bank[0]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.676      ;
; 6.151 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_bank[1]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.677      ;
; 6.152 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[7]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.674      ;
; 6.152 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[2]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.675      ;
; 6.152 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[5]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.675      ;
; 6.152 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[4]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.678      ;
; 6.155 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[9]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.663      ;
; 6.155 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[0]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.663      ;
; 6.155 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[5]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.169     ; 3.573      ;
; 6.155 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[6]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.169     ; 3.573      ;
; 6.158 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[15]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.668      ;
; 6.158 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[4]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.668      ;
; 6.164 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[3]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.657      ;
; 6.164 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[11]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.657      ;
; 6.165 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[10]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.654      ;
; 6.166 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[8]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 3.661      ;
; 6.169 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[12]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.656      ;
; 6.171 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[6]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.658      ;
; 6.171 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[5]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.658      ;
; 6.209 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.714      ;
; 6.219 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[23]                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.693      ;
; 6.230 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.686      ;
; 6.230 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|ac                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.686      ;
; 6.230 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|ien_AE                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.686      ;
; 6.230 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.686      ;
; 6.230 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|ien_AF                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.686      ;
; 6.231 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.682      ;
; 6.231 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.682      ;
; 6.231 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.685      ;
; 6.231 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.682      ;
; 6.231 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.682      ;
; 6.231 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.682      ;
; 6.231 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.685      ;
; 6.231 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.682      ;
; 6.231 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.685      ;
; 6.247 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.682      ;
; 6.247 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.682      ;
; 6.247 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.682      ;
; 6.247 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.682      ;
; 6.247 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.682      ;
; 6.247 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.682      ;
; 6.247 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.682      ;
; 6.247 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.682      ;
; 6.247 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.682      ;
; 6.247 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.682      ;
; 6.247 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.682      ;
; 6.247 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.682      ;
; 6.249 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[15]                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.675      ;
; 6.249 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[3]                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.675      ;
; 6.249 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[2]                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.675      ;
; 6.287 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.524      ;
; 6.288 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.522      ;
; 6.288 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.521      ;
; 6.288 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 3.524      ;
; 6.288 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 3.524      ;
; 6.288 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 3.524      ;
; 6.288 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.520      ;
; 6.288 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 3.524      ;
; 6.288 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 3.524      ;
; 6.320 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[3]                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.507      ;
; 6.324 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe                                                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.107     ; 3.450      ;
; 6.324 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.107     ; 3.450      ;
; 6.331 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.459      ;
; 6.331 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.459      ;
; 6.337 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 3.448      ;
; 6.344 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.449      ;
; 6.344 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.449      ;
; 6.355 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[0]                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 3.455      ;
; 6.379 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[1]                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 3.448      ;
; 6.379 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[2]                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 3.448      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.531 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.062     ; 2.402      ;
; 17.926 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.061     ; 2.008      ;
; 17.926 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.061     ; 2.008      ;
; 17.926 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.061     ; 2.008      ;
; 18.207 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.060     ; 1.728      ;
; 18.207 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.060     ; 1.728      ;
; 18.207 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 20.000       ; -0.060     ; 1.728      ;
; 18.207 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 20.000       ; -0.060     ; 1.728      ;
; 18.207 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.060     ; 1.728      ;
; 18.207 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.060     ; 1.728      ;
; 18.207 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLK50M       ; CLK50M      ; 20.000       ; -0.060     ; 1.728      ;
; 18.207 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLK50M       ; CLK50M      ; 20.000       ; -0.060     ; 1.728      ;
; 18.207 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.060     ; 1.728      ;
; 18.207 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.060     ; 1.728      ;
; 18.427 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.061     ; 1.507      ;
; 18.427 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.061     ; 1.507      ;
; 18.427 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.061     ; 1.507      ;
; 18.427 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.061     ; 1.507      ;
; 18.427 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLK50M       ; CLK50M      ; 20.000       ; -0.061     ; 1.507      ;
; 18.427 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 20.000       ; -0.061     ; 1.507      ;
; 18.427 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLK50M       ; CLK50M      ; 20.000       ; -0.061     ; 1.507      ;
; 18.427 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                    ; CLK50M       ; CLK50M      ; 20.000       ; -0.061     ; 1.507      ;
; 18.427 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.061     ; 1.507      ;
; 18.490 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.060     ; 1.445      ;
; 18.490 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.060     ; 1.445      ;
; 18.835 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 1.105      ;
; 18.835 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 1.105      ;
; 18.835 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 1.105      ;
; 18.835 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 1.105      ;
; 18.835 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 1.105      ;
; 18.835 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 1.105      ;
; 18.835 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 1.105      ;
; 18.835 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.055     ; 1.105      ;
; 98.427 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLK50M       ; CLK50M      ; 100.000      ; -0.061     ; 1.507      ;
; 98.835 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLK50M       ; CLK50M      ; 100.000      ; -0.055     ; 1.105      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.533 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 1.685      ;
; 48.533 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 1.685      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.149      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.149      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.149      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.149      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.149      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.149      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.149      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.149      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.149      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.149      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.149      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.149      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.149      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.073      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.073      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.073      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.073      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.073      ;
; 97.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.032      ;
; 98.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.920      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.896      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.896      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.896      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.896      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.896      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.896      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.896      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.896      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.896      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.896      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.896      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.896      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.896      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.896      ;
; 98.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.895      ;
; 98.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.895      ;
; 98.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.895      ;
; 98.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.895      ;
; 98.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.841      ;
; 98.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.841      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.685      ;
; 98.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.685      ;
; 98.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.533      ;
; 98.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.533      ;
; 98.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.533      ;
; 98.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.533      ;
; 98.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.533      ;
; 98.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.533      ;
; 98.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.533      ;
; 98.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.533      ;
; 98.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.533      ;
; 98.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.533      ;
; 98.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.533      ;
; 98.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.533      ;
; 98.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.522      ;
; 98.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.522      ;
; 98.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.522      ;
; 98.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.522      ;
; 98.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.473      ;
; 98.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.473      ;
; 98.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.473      ;
; 98.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.473      ;
; 98.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.473      ;
; 98.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.473      ;
; 98.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.473      ;
; 98.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.238      ;
; 98.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.238      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                         ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.800   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.999      ;
; 0.800   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.999      ;
; 0.800   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.999      ;
; 0.800   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.999      ;
; 0.800   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.999      ;
; 0.800   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.999      ;
; 0.800   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.999      ;
; 0.800   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLK50M       ; CLK50M      ; 0.000        ; 0.055      ; 0.999      ;
; 1.131   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.078      ; 1.353      ;
; 1.131   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.078      ; 1.353      ;
; 1.208   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.049      ; 1.401      ;
; 1.208   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.049      ; 1.401      ;
; 1.208   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.049      ; 1.401      ;
; 1.208   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.049      ; 1.401      ;
; 1.208   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLK50M       ; CLK50M      ; 0.000        ; 0.049      ; 1.401      ;
; 1.208   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 0.000        ; 0.049      ; 1.401      ;
; 1.208   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLK50M       ; CLK50M      ; 0.000        ; 0.049      ; 1.401      ;
; 1.208   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                    ; CLK50M       ; CLK50M      ; 0.000        ; 0.049      ; 1.401      ;
; 1.208   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.049      ; 1.401      ;
; 1.413   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.049      ; 1.606      ;
; 1.413   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.049      ; 1.606      ;
; 1.413   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.049      ; 1.606      ;
; 1.413   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.049      ; 1.606      ;
; 1.413   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.049      ; 1.606      ;
; 1.413   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.049      ; 1.606      ;
; 1.413   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLK50M       ; CLK50M      ; 0.000        ; 0.049      ; 1.606      ;
; 1.413   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLK50M       ; CLK50M      ; 0.000        ; 0.049      ; 1.606      ;
; 1.413   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.049      ; 1.606      ;
; 1.413   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.049      ; 1.606      ;
; 1.679   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.049      ; 1.872      ;
; 1.679   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.049      ; 1.872      ;
; 1.679   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.049      ; 1.872      ;
; 2.041   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; CLK50M       ; CLK50M      ; 0.000        ; 0.076      ; 2.261      ;
; 100.780 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLK50M       ; CLK50M      ; -100.000     ; 0.055      ; 0.999      ;
; 101.188 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLK50M       ; CLK50M      ; -100.000     ; 0.049      ; 1.401      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.817 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[5]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.016      ;
; 0.817 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[7]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.016      ;
; 0.817 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[9]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.016      ;
; 0.817 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[10]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.016      ;
; 0.817 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[29]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.016      ;
; 1.161 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[3]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.361      ;
; 1.161 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[12]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.361      ;
; 1.161 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[8]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.360      ;
; 1.161 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[30]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.361      ;
; 1.161 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[17]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.360      ;
; 1.161 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[19]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.360      ;
; 1.161 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[22]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.360      ;
; 1.161 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[6]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.361      ;
; 1.161 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[20]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.360      ;
; 1.168 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[1]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.367      ;
; 1.252 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[24]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.442      ;
; 1.422 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem_used[1]                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.609      ;
; 1.422 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem_used[0]                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.609      ;
; 1.422 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[0][84]                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.609      ;
; 1.422 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[0][66]                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.609      ;
; 1.422 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][66]                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.609      ;
; 1.422 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][84]                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.609      ;
; 1.422 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|end_begintransfer                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.609      ;
; 1.422 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|read_latency_shift_reg[0]                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.609      ;
; 1.422 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[15]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.609      ;
; 1.422 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[26]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.609      ;
; 1.434 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[2]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.621      ;
; 1.434 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[11]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.621      ;
; 1.434 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[13]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.621      ;
; 1.434 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[16]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.621      ;
; 1.434 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[21]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.621      ;
; 1.656 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[0]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.844      ;
; 1.656 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[4]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.844      ;
; 1.656 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[14]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.844      ;
; 1.656 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|waitrequest_reset_override               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.844      ;
; 1.700 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[31]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.889      ;
; 1.700 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[27]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.889      ;
; 1.700 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[28]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.889      ;
; 1.700 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[18]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.889      ;
; 1.861 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 2.062      ;
; 1.861 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 2.062      ;
; 2.030 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[25]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.219      ;
; 2.030 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[23]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.219      ;
; 2.809 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[1]                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.026      ;
; 2.809 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[8]                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.026      ;
; 2.817 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_valid                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.020      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[0]                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.024      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[1]                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.020      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[0]                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.020      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_ctrl_shift_rot                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.019      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_ctrl_force_src2_zero                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.020      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_ctrl_retaddr                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.020      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_ctrl_exception                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.020      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_ctrl_shift_logical                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.019      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_byteenable[2]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.021      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_byteenable[0]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.021      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_byteenable[3]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.021      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[31]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.021      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[30]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.021      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[29]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.021      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[28]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.021      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[27]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.021      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[26]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.021      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[25]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.021      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[24]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.021      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_byteenable[1]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.021      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[18]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.024      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[17]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.024      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[16]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.024      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[12]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.021      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[10]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.024      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[9]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.024      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[8]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.021      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte3_data[6]                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.024      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte3_data[5]                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.024      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte3_data[4]                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.024      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte3_data[3]                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.024      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte3_data[2]                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.024      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte3_data[1]                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.024      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte3_data[0]                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.024      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte2_data[6]                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.019      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte2_data[4]                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.019      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte2_data[3]                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.019      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte2_data[2]                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.024      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte1_data[6]                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.019      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte1_data[5]                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.020      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte1_data[4]                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.019      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte3_data[7]                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.024      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[11]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.024      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[18]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.019      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[21]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.021      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[19]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 3.025      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[20]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.021      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[23]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 3.025      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[28]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 3.025      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[29]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 3.025      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[22]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 3.025      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[24]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 3.025      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[25]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 3.025      ;
; 2.818 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[26]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.024      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.929  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.129      ;
; 0.929  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.129      ;
; 1.138  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.356      ;
; 1.138  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.356      ;
; 1.138  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.356      ;
; 1.138  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.356      ;
; 1.138  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.356      ;
; 1.138  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.356      ;
; 1.138  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.356      ;
; 1.180  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.398      ;
; 1.180  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.398      ;
; 1.180  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.398      ;
; 1.180  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.398      ;
; 1.210  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.417      ;
; 1.210  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.417      ;
; 1.210  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.417      ;
; 1.210  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.417      ;
; 1.210  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.417      ;
; 1.210  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.417      ;
; 1.210  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.417      ;
; 1.210  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.417      ;
; 1.210  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.417      ;
; 1.210  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.417      ;
; 1.210  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.417      ;
; 1.210  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.417      ;
; 1.347  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.552      ;
; 1.347  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.552      ;
; 1.509  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.715      ;
; 1.509  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.715      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.732      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.732      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.732      ;
; 1.514  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.732      ;
; 1.544  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.750      ;
; 1.544  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.750      ;
; 1.544  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.750      ;
; 1.544  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.750      ;
; 1.544  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.750      ;
; 1.544  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.750      ;
; 1.544  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.750      ;
; 1.544  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.750      ;
; 1.544  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.750      ;
; 1.544  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.750      ;
; 1.544  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.750      ;
; 1.544  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.750      ;
; 1.544  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.750      ;
; 1.544  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.750      ;
; 1.558  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.766      ;
; 1.690  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.887      ;
; 1.728  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.937      ;
; 1.728  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.937      ;
; 1.728  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.937      ;
; 1.728  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.937      ;
; 1.728  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.937      ;
; 1.780  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.991      ;
; 1.780  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.991      ;
; 1.780  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.991      ;
; 1.780  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.991      ;
; 1.780  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.991      ;
; 1.780  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.991      ;
; 1.780  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.991      ;
; 1.780  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.991      ;
; 1.780  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.991      ;
; 1.780  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.991      ;
; 1.780  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.991      ;
; 1.780  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.991      ;
; 1.780  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.991      ;
; 51.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.363      ; 1.552      ;
; 51.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.363      ; 1.552      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SPI_CLK'                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 1.224 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.048      ; 3.506      ;
; 1.224 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.048      ; 3.506      ;
; 1.251 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.050      ; 3.535      ;
; 1.251 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.050      ; 3.535      ;
; 1.251 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.050      ; 3.535      ;
; 1.251 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.050      ; 3.535      ;
; 1.251 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.050      ; 3.535      ;
; 1.251 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.050      ; 3.535      ;
; 1.251 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.050      ; 3.535      ;
; 1.251 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.050      ; 3.535      ;
; 1.522 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.050      ; 3.806      ;
; 1.522 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.050      ; 3.806      ;
; 1.522 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.050      ; 3.806      ;
; 1.522 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.050      ; 3.806      ;
; 1.558 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.048      ; 3.840      ;
; 1.558 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.048      ; 3.840      ;
; 1.591 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.050      ; 3.875      ;
; 1.591 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.050      ; 3.875      ;
; 1.591 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.050      ; 3.875      ;
; 1.591 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.050      ; 3.875      ;
; 1.591 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.050      ; 3.875      ;
; 1.591 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.050      ; 3.875      ;
; 1.591 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.050      ; 3.875      ;
; 1.591 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 2.050      ; 3.875      ;
+-------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                    ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.821 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 3.030      ;
; 2.821 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 3.030      ;
; 2.821 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 3.030      ;
; 2.821 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 3.030      ;
; 2.821 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 3.030      ;
; 2.821 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 3.030      ;
; 2.821 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 3.030      ;
; 2.846 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 3.055      ;
; 2.846 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 3.055      ;
; 2.846 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 3.055      ;
; 2.846 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 3.055      ;
; 2.846 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 3.055      ;
; 3.007 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.384      ; 3.535      ;
; 3.007 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.384      ; 3.535      ;
; 3.007 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.384      ; 3.535      ;
; 3.007 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.384      ; 3.535      ;
; 3.007 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.384      ; 3.535      ;
; 3.007 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.384      ; 3.535      ;
; 3.007 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.384      ; 3.535      ;
; 3.007 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.384      ; 3.535      ;
; 3.159 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 3.368      ;
; 3.159 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 3.368      ;
; 3.159 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 3.368      ;
; 3.159 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 3.368      ;
; 3.159 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 3.368      ;
; 3.159 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 3.368      ;
; 3.159 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 3.368      ;
; 3.185 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 3.394      ;
; 3.185 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 3.394      ;
; 3.185 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 3.394      ;
; 3.185 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 3.394      ;
; 3.185 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.065      ; 3.394      ;
; 3.308 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 3.506      ;
; 3.308 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 3.506      ;
; 3.308 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 3.506      ;
; 3.308 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 3.506      ;
; 3.308 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 3.506      ;
; 3.308 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 3.506      ;
; 3.308 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 3.506      ;
; 3.308 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 3.506      ;
; 3.308 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 3.506      ;
; 3.308 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 3.506      ;
; 3.308 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 3.506      ;
; 3.308 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 3.506      ;
; 3.308 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 3.506      ;
; 3.308 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 3.506      ;
; 3.347 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.384      ; 3.875      ;
; 3.347 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.384      ; 3.875      ;
; 3.347 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.384      ; 3.875      ;
; 3.347 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.384      ; 3.875      ;
; 3.347 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.384      ; 3.875      ;
; 3.347 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.384      ; 3.875      ;
; 3.347 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.384      ; 3.875      ;
; 3.347 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.384      ; 3.875      ;
; 3.642 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 3.840      ;
; 3.642 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 3.840      ;
; 3.642 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 3.840      ;
; 3.642 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 3.840      ;
; 3.642 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 3.840      ;
; 3.642 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 3.840      ;
; 3.642 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 3.840      ;
; 3.642 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 3.840      ;
; 3.642 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 3.840      ;
; 3.642 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 3.840      ;
; 3.642 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 3.840      ;
; 3.642 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 3.840      ;
; 3.642 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 3.840      ;
; 3.642 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.054      ; 3.840      ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                        ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; u0_inst|altpll_0|sd1|pll7|clk[1] ; -1.184 ; -9.472        ;
; SPI_CLK                          ; -0.395 ; -1.281        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; -0.045 ; -0.079        ;
; CLK50M                           ; 17.684 ; 0.000         ;
; altera_reserved_tck              ; 48.181 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                        ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.150 ; 0.000         ;
; CLK50M                           ; 0.186 ; 0.000         ;
; SPI_CLK                          ; 0.186 ; 0.000         ;
; altera_reserved_tck              ; 0.186 ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.188 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                     ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; SPI_CLK                          ; -0.441 ; -5.130        ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 3.527  ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 7.401  ; 0.000         ;
; CLK50M                           ; 18.357 ; 0.000         ;
; altera_reserved_tck              ; 49.292 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                     ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; CLK50M                           ; 0.486 ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.498 ; 0.000         ;
; altera_reserved_tck              ; 0.567 ; 0.000         ;
; SPI_CLK                          ; 0.631 ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.771 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary          ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; u0_inst|altpll_0|sd1|pll7|clk[1] ; 2.907  ; 0.000         ;
; SPI_CLK                          ; 4.273  ; 0.000         ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; 4.749  ; 0.000         ;
; CLK50M                           ; 9.273  ; 0.000         ;
; altera_reserved_tck              ; 49.311 ; 0.000         ;
+----------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                    ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -1.184 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.148      ;
; -1.184 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.148      ;
; -1.184 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.148      ;
; -1.184 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.148      ;
; -1.184 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.148      ;
; -1.184 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.148      ;
; -1.184 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.148      ;
; -1.184 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.148      ;
; -1.116 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.202     ; 1.081      ;
; -1.116 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.202     ; 1.081      ;
; -1.116 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.202     ; 1.081      ;
; -1.116 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.202     ; 1.081      ;
; -1.116 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.202     ; 1.081      ;
; -1.116 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.202     ; 1.081      ;
; -1.116 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.202     ; 1.081      ;
; -1.116 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.202     ; 1.081      ;
; -1.067 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.031      ;
; -1.067 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.031      ;
; -1.067 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.031      ;
; -1.067 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.031      ;
; -1.067 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.031      ;
; -1.067 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.031      ;
; -1.067 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.031      ;
; -1.067 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 1.031      ;
; -1.050 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.202     ; 1.015      ;
; -1.050 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.202     ; 1.015      ;
; -1.050 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.202     ; 1.015      ;
; -1.050 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.202     ; 1.015      ;
; -1.050 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.202     ; 1.015      ;
; -1.050 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.202     ; 1.015      ;
; -1.050 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.202     ; 1.015      ;
; -1.050 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.202     ; 1.015      ;
; -0.419 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 0.383      ;
; -0.418 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 0.382      ;
; -0.416 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 0.380      ;
; -0.416 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 0.380      ;
; -0.416 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 0.380      ;
; -0.415 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 0.379      ;
; -0.414 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 0.378      ;
; -0.410 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.250        ; -1.203     ; 0.374      ;
; 3.826  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 2.376      ;
; 3.874  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 2.328      ;
; 3.978  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 2.224      ;
; 4.017  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 2.185      ;
; 4.027  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 2.175      ;
; 4.065  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 2.137      ;
; 4.149  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 2.053      ;
; 4.169  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 2.033      ;
; 4.209  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 1.993      ;
; 4.218  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 1.984      ;
; 4.225  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 1.976      ;
; 4.285  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 1.917      ;
; 4.318  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 1.884      ;
; 4.320  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 1.882      ;
; 4.331  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.062      ;
; 4.331  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.062      ;
; 4.331  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.062      ;
; 4.331  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.062      ;
; 4.331  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.062      ;
; 4.331  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.062      ;
; 4.331  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.062      ;
; 4.331  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.062      ;
; 4.335  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.058      ;
; 4.335  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.058      ;
; 4.335  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.058      ;
; 4.335  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.058      ;
; 4.335  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.058      ;
; 4.335  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.058      ;
; 4.335  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.058      ;
; 4.335  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.058      ;
; 4.340  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 1.862      ;
; 4.366  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 1.836      ;
; 4.368  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 1.834      ;
; 4.416  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 1.785      ;
; 4.470  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 1.732      ;
; 4.472  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 1.730      ;
; 4.501  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.034     ; 1.702      ;
; 4.519  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 1.683      ;
; 4.521  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 1.681      ;
; 4.549  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.034     ; 1.654      ;
; 4.586  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 1.616      ;
; 4.588  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 1.614      ;
; 4.641  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 1.561      ;
; 4.643  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 1.559      ;
; 4.653  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.034     ; 1.550      ;
; 4.702  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.034     ; 1.501      ;
; 4.716  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 1.486      ;
; 4.717  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 1.484      ;
; 4.718  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 1.483      ;
; 4.799  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 1.403      ;
; 4.817  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 1.385      ;
; 4.824  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.034     ; 1.379      ;
; 4.872  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.034     ; 1.331      ;
; 4.894  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 1.308      ;
; 4.900  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 1.302      ;
; 4.905  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 1.297      ;
; 4.962  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]            ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 1.240      ;
; 4.972  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 1.230      ;
; 4.984  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5]        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.035     ; 1.218      ;
; 5.005  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.246     ; 0.986      ;
+--------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SPI_CLK'                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.395 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.098      ; 2.640      ;
; -0.313 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.099      ; 2.559      ;
; -0.312 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.098      ; 2.557      ;
; -0.306 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.098      ; 2.551      ;
; -0.298 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.099      ; 2.544      ;
; -0.261 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.099      ; 2.507      ;
; -0.230 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.099      ; 2.476      ;
; -0.223 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.098      ; 2.468      ;
; 8.220  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.038     ; 1.729      ;
; 8.284  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.038     ; 1.665      ;
; 8.302  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.648      ;
; 8.302  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.038     ; 1.647      ;
; 8.337  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.613      ;
; 8.354  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.596      ;
; 8.412  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 1.538      ;
; 8.436  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.036     ; 1.515      ;
; 8.515  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.036     ; 1.436      ;
; 8.560  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.036     ; 1.391      ;
; 8.637  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.036     ; 1.314      ;
; 9.565  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 0.385      ;
; 9.565  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 0.385      ;
; 9.570  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.036     ; 0.381      ;
; 9.570  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.036     ; 0.381      ;
; 9.571  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.036     ; 0.380      ;
; 9.571  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.036     ; 0.380      ;
; 9.572  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.036     ; 0.379      ;
; 9.573  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.036     ; 0.378      ;
; 9.574  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.036     ; 0.377      ;
; 9.591  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 0.359      ;
; 9.591  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 10.000       ; -0.037     ; 0.359      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.045 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 1.214      ;
; -0.034 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 1.204      ;
; 0.023  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 1.147      ;
; 0.024  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 1.145      ;
; 0.043  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 1.127      ;
; 0.044  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 1.126      ;
; 0.049  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 1.121      ;
; 0.049  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 1.121      ;
; 0.053  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 1.117      ;
; 0.055  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 1.115      ;
; 0.058  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 1.111      ;
; 0.071  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 1.099      ;
; 0.087  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 1.082      ;
; 0.101  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 1.069      ;
; 0.106  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 1.064      ;
; 0.110  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 1.060      ;
; 0.117  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 1.053      ;
; 0.122  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 1.048      ;
; 0.123  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 1.047      ;
; 0.136  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 1.034      ;
; 0.136  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 1.033      ;
; 0.140  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 1.030      ;
; 0.150  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 1.020      ;
; 0.150  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 1.019      ;
; 0.154  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 1.015      ;
; 0.166  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.069     ; 1.002      ;
; 0.180  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 0.989      ;
; 0.186  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 0.984      ;
; 0.188  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 0.982      ;
; 0.200  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 0.970      ;
; 0.207  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 0.963      ;
; 0.213  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 0.957      ;
; 0.214  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 0.956      ;
; 0.215  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 0.955      ;
; 0.219  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 0.950      ;
; 0.224  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 0.946      ;
; 0.224  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 0.946      ;
; 0.230  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 0.939      ;
; 0.235  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 0.935      ;
; 0.244  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 0.926      ;
; 0.246  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 0.923      ;
; 0.253  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 0.917      ;
; 0.257  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 0.913      ;
; 0.264  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 0.906      ;
; 0.269  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 0.901      ;
; 0.272  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 0.897      ;
; 0.274  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 0.896      ;
; 0.276  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 0.894      ;
; 0.293  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[4]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 0.876      ;
; 0.297  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 0.873      ;
; 0.306  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 0.864      ;
; 0.314  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 0.856      ;
; 0.332  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[1]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 0.838      ;
; 0.339  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 0.830      ;
; 0.340  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 0.830      ;
; 0.359  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[2]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 0.811      ;
; 0.369  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 0.801      ;
; 0.374  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.068     ; 0.795      ;
; 0.385  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[0]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 0.785      ;
; 0.394  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|ar_trg_pls_1d[3]      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 1.250        ; -0.067     ; 0.776      ;
; 3.065  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_4d[2]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_blkers_counter[24] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.063     ; 1.859      ;
; 3.149  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[2]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_blkers_counter[24] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.063     ; 1.775      ;
; 3.162  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[1]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.050     ; 1.775      ;
; 3.162  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[4]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.050     ; 1.775      ;
; 3.162  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[2]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.050     ; 1.775      ;
; 3.162  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[3]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.050     ; 1.775      ;
; 3.162  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[9]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.050     ; 1.775      ;
; 3.162  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[5]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.050     ; 1.775      ;
; 3.162  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[6]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.050     ; 1.775      ;
; 3.162  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[7]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.050     ; 1.775      ;
; 3.162  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[8]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.050     ; 1.775      ;
; 3.162  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[11] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.050     ; 1.775      ;
; 3.162  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[10] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.050     ; 1.775      ;
; 3.162  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[15] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.050     ; 1.775      ;
; 3.162  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[12] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.050     ; 1.775      ;
; 3.162  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[13] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.050     ; 1.775      ;
; 3.162  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[14] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.050     ; 1.775      ;
; 3.166  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_4d[2]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_blkers_counter[23] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.063     ; 1.758      ;
; 3.311  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[18] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.057     ; 1.619      ;
; 3.311  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[16] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.057     ; 1.619      ;
; 3.311  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[17] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.057     ; 1.619      ;
; 3.311  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[19] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.057     ; 1.619      ;
; 3.311  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[25] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.057     ; 1.619      ;
; 3.311  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[20] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.057     ; 1.619      ;
; 3.311  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[21] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.057     ; 1.619      ;
; 3.311  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[22] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.057     ; 1.619      ;
; 3.311  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[23] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.057     ; 1.619      ;
; 3.311  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[24] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.057     ; 1.619      ;
; 3.311  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[26] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.057     ; 1.619      ;
; 3.311  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[27] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.057     ; 1.619      ;
; 3.311  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[28] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.057     ; 1.619      ;
; 3.311  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[30] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.057     ; 1.619      ;
; 3.311  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[29] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.057     ; 1.619      ;
; 3.311  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[1]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[31] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.057     ; 1.619      ;
; 3.321  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[2]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_blkers_counter[18] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.063     ; 1.603      ;
; 3.322  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_4d[2]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_blkers_counter[14] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.056     ; 1.609      ;
; 3.328  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[2]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_blkers_counter[10] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.056     ; 1.603      ;
; 3.335  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[2]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_blkers_counter[17] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.063     ; 1.589      ;
; 3.346  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[2]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_blkers_counter[20] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.063     ; 1.578      ;
; 3.353  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_trg_pls_3d[2]  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_blkers_counter[6]  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 5.000        ; -0.056     ; 1.578      ;
+--------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.684 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.036     ; 2.267      ;
; 17.874 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.031     ; 2.082      ;
; 17.874 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.031     ; 2.082      ;
; 17.952 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.036     ; 1.999      ;
; 18.057 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.042     ; 1.888      ;
; 18.105 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.036     ; 1.846      ;
; 18.137 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.035     ; 1.815      ;
; 18.137 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.035     ; 1.815      ;
; 18.143 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.056     ; 1.788      ;
; 18.221 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.035     ; 1.731      ;
; 18.221 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.035     ; 1.731      ;
; 18.240 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.056     ; 1.691      ;
; 18.249 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.056     ; 1.682      ;
; 18.257 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle    ; CLK50M       ; CLK50M      ; 20.000       ; -0.031     ; 1.699      ;
; 18.277 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.031     ; 1.679      ;
; 18.279 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.671      ;
; 18.279 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.671      ;
; 18.281 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.031     ; 1.675      ;
; 18.309 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.031     ; 1.647      ;
; 18.309 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.031     ; 1.647      ;
; 18.314 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.042     ; 1.631      ;
; 18.325 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.042     ; 1.620      ;
; 18.341 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle    ; CLK50M       ; CLK50M      ; 20.000       ; -0.031     ; 1.615      ;
; 18.373 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.575      ;
; 18.377 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.571      ;
; 18.387 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.561      ;
; 18.387 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.561      ;
; 18.389 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.035     ; 1.563      ;
; 18.389 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.035     ; 1.563      ;
; 18.411 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.056     ; 1.520      ;
; 18.425 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.523      ;
; 18.425 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.523      ;
; 18.441 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.507      ;
; 18.445 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.503      ;
; 18.445 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.503      ;
; 18.449 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.499      ;
; 18.455 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.493      ;
; 18.455 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.493      ;
; 18.455 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.493      ;
; 18.478 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.042     ; 1.467      ;
; 18.492 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.042     ; 1.453      ;
; 18.493 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.455      ;
; 18.493 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.455      ;
; 18.494 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.454      ;
; 18.509 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle    ; CLK50M       ; CLK50M      ; 20.000       ; -0.031     ; 1.447      ;
; 18.509 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.439      ;
; 18.509 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.439      ;
; 18.513 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.435      ;
; 18.513 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.435      ;
; 18.513 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.435      ;
; 18.517 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.431      ;
; 18.523 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.425      ;
; 18.523 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.425      ;
; 18.523 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.425      ;
; 18.523 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.425      ;
; 18.561 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.387      ;
; 18.561 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.387      ;
; 18.561 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.387      ;
; 18.562 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.386      ;
; 18.577 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.371      ;
; 18.577 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.371      ;
; 18.577 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.371      ;
; 18.581 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.367      ;
; 18.581 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.367      ;
; 18.581 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.367      ;
; 18.581 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.367      ;
; 18.582 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.042     ; 1.363      ;
; 18.585 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.363      ;
; 18.590 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.358      ;
; 18.591 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.357      ;
; 18.591 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.357      ;
; 18.591 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.357      ;
; 18.591 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.357      ;
; 18.610 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1] ; CLK50M       ; CLK50M      ; 20.000       ; -0.041     ; 1.336      ;
; 18.610 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.041     ; 1.336      ;
; 18.628 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.322      ;
; 18.628 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.322      ;
; 18.629 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.319      ;
; 18.629 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.319      ;
; 18.629 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.319      ;
; 18.629 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.319      ;
; 18.630 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.318      ;
; 18.645 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.303      ;
; 18.645 ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.303      ;
; 18.645 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.303      ;
; 18.645 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.303      ;
; 18.649 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.299      ;
; 18.649 ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.299      ;
; 18.649 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.299      ;
; 18.649 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.299      ;
; 18.649 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.299      ;
; 18.653 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.295      ;
; 18.658 ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.290      ;
; 18.658 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.290      ;
; 18.659 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.289      ;
; 18.659 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.289      ;
; 18.659 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.289      ;
; 18.659 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.039     ; 1.289      ;
; 18.668 ; ledpwm:ledpwm_inst|r_pwm_adj[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.035     ; 1.284      ;
; 18.670 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                           ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 1.280      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 2.230      ;
; 48.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 2.127      ;
; 48.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.996      ;
; 48.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.980      ;
; 48.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.425      ; 1.930      ;
; 48.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.422      ; 1.897      ;
; 48.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.425      ; 1.855      ;
; 48.628 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.425      ; 1.784      ;
; 48.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 1.690      ;
; 48.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.694      ;
; 48.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.422      ; 1.678      ;
; 48.797 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 1.622      ;
; 49.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 1.283      ;
; 49.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.422      ; 1.253      ;
; 49.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 1.252      ;
; 49.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 1.234      ;
; 49.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.422      ; 1.230      ;
; 49.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 1.014      ;
; 49.950 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.477      ;
; 97.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.674      ;
; 97.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.513      ;
; 97.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.513      ;
; 97.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.513      ;
; 97.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.513      ;
; 97.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.513      ;
; 97.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.513      ;
; 97.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.513      ;
; 97.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.513      ;
; 97.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.513      ;
; 97.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.513      ;
; 97.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.346      ;
; 97.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.346      ;
; 97.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.346      ;
; 97.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.346      ;
; 97.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.346      ;
; 97.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.346      ;
; 97.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.346      ;
; 97.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.346      ;
; 97.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.346      ;
; 97.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.346      ;
; 97.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.260      ;
; 97.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.260      ;
; 97.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.260      ;
; 97.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.260      ;
; 97.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.260      ;
; 97.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.227      ;
; 97.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.227      ;
; 97.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.227      ;
; 97.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.227      ;
; 97.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.227      ;
; 97.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.218      ;
; 97.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.218      ;
; 97.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.218      ;
; 97.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.218      ;
; 97.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.218      ;
; 97.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.186      ;
; 97.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.186      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.154      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.154      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.154      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.154      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.154      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.154      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.154      ;
; 97.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.154      ;
; 97.793 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.157      ;
; 97.793 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.157      ;
; 97.793 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.157      ;
; 97.793 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.157      ;
; 97.793 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.157      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.114      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.114      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.114      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.114      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.114      ;
; 97.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.076      ;
; 97.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.076      ;
; 97.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.069      ;
; 97.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.069      ;
; 97.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.069      ;
; 97.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.069      ;
; 97.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.069      ;
; 97.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.060      ;
; 97.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.060      ;
; 97.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.060      ;
; 97.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.060      ;
; 97.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.060      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.044      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.044      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.044      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.044      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.044      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.044      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.044      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.044      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.044      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.044      ;
; 97.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.055      ;
; 97.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.055      ;
; 97.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.038      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                      ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.150 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.472      ;
; 0.151 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|writedata[18]                                                                                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a0~porta_datain_reg0 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.478      ;
; 0.153 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.475      ;
; 0.154 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.476      ;
; 0.154 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.476      ;
; 0.158 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.480      ;
; 0.163 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.488      ;
; 0.163 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.485      ;
; 0.168 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.490      ;
; 0.171 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.493      ;
; 0.174 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.496      ;
; 0.178 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.500      ;
; 0.179 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.501      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                     ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_prgexct_counter[0]                                                                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_prgexct_counter[0]                                                                                                                                                                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_pdread_counter[0]                                                                                                                                                                                                                                                                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_pdread_counter[0]                                                                                                                                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                                                         ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                                                         ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                                                         ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                                                         ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[3]                                                                                                                                                                                                                                                                                                                                         ; de0_nano_system:u0_inst|de0_nano_system_sw:sw|edge_capture[3]                                                                                                                                                                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                                                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.177      ; 0.468      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0]       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                                                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                                                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                                                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                                                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                                                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                                                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                                                                                                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                                                                                                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                                                                                                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                                                                                                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                                                                                                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                                                                                                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                                                                                                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                                                                                                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                                                                                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                                                                                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                                                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                                                                                                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                                                                                                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[0]                                                                                                                                                                                                                                                                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_rdstat_counter[0]                                                                                                                                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_wrstat_counter[0]                                                                                                                                                                                                                                                                                                         ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_cnt:cnt_inst|sr_wrstat_counter[0]                                                                                                                                                                                                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.100000000                                                                                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.100000000                                                                                                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                                                                                                       ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                                                                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|wr_address                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|wr_address                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                                                                                  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                                                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                       ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.315      ;
; 0.199 ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[2]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[0]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.320      ;
; 0.218 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[5]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.338      ;
; 0.218 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.338      ;
; 0.254 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.374      ;
; 0.257 ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[5]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.377      ;
; 0.262 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.382      ;
; 0.266 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                       ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.387      ;
; 0.268 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.388      ;
; 0.284 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[3]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.404      ;
; 0.284 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[1]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.404      ;
; 0.293 ; ledpwm:ledpwm_inst|r_counter[13]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[13]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; ledpwm:ledpwm_inst|r_pwm_adj[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[4]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; ledpwm:ledpwm_inst|r_counter[16]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[16]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; ledpwm:ledpwm_inst|r_counter[14]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[14]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; ledpwm:ledpwm_inst|r_counter[12]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[12]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; ledpwm:ledpwm_inst|r_counter[11]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[11]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[9]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[19]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[18]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; ledpwm:ledpwm_inst|r_counter[15]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[15]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[10]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[8]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; ledpwm:ledpwm_inst|r_pwm_width[4]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[4]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; ledpwm:ledpwm_inst|r_pwm_width[5]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[5]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; ledpwm:ledpwm_inst|r_pwm_width[3]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[3]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; ledpwm:ledpwm_inst|r_pwm_adj[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[20]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[22]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[6]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[25]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; ledpwm:ledpwm_inst|r_counter[0]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[1]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; ledpwm:ledpwm_inst|r_pwm_width[0]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[0]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[7]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[5]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[4]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.424      ;
; 0.307 ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[24]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[21]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[23]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.428      ;
; 0.315 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.438      ;
; 0.320 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[2]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.440      ;
; 0.320 ; ledpwm:ledpwm_inst|r_counter[26]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_pwm_adj[0]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.440      ;
; 0.325 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.445      ;
; 0.326 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.053      ; 0.463      ;
; 0.326 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.446      ;
; 0.339 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.459      ;
; 0.342 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.463      ;
; 0.343 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                    ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.463      ;
; 0.350 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.470      ;
; 0.351 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.471      ;
; 0.352 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.053      ; 0.489      ;
; 0.353 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.473      ;
; 0.369 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.489      ;
; 0.370 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.490      ;
; 0.381 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.502      ;
; 0.389 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[2]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.038      ; 0.511      ;
; 0.389 ; ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|LED[0]                                                                                                                                                                                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.038      ; 0.511      ;
; 0.402 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.522      ;
; 0.405 ; ledpwm:ledpwm_inst|r_pwm_adj[3]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_pwm_width[3]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.525      ;
; 0.412 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.533      ;
; 0.415 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.053      ; 0.552      ;
; 0.440 ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.560      ;
; 0.442 ; ledpwm:ledpwm_inst|r_counter[4]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[5]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; ledpwm:ledpwm_inst|r_counter[12]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[13]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; ledpwm:ledpwm_inst|r_counter[2]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[3]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                                                                                                      ; ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; ledpwm:ledpwm_inst|r_counter[16]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[17]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; ledpwm:ledpwm_inst|r_counter[14]                                                                                                                                                                                                       ; ledpwm:ledpwm_inst|r_counter[15]                                                                                                                                                                                                       ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; ledpwm:ledpwm_inst|r_counter[6]                                                                                                                                                                                                        ; ledpwm:ledpwm_inst|r_counter[7]                                                                                                                                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.036      ; 0.563      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SPI_CLK'                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.186 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 0.307      ;
; 0.196 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.036      ; 0.320      ;
; 0.204 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 0.325      ;
; 0.607 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.394      ; 2.175      ;
; 0.614 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.394      ; 2.182      ;
; 0.641 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.394      ; 2.209      ;
; 0.666 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.393      ; 2.233      ;
; 0.667 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2          ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.393      ; 2.234      ;
; 0.681 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.394      ; 2.249      ;
; 0.717 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.393      ; 2.284      ;
; 0.718 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.393      ; 2.285      ;
; 1.009 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.038      ; 1.131      ;
; 1.071 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.038      ; 1.193      ;
; 1.110 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.038      ; 1.232      ;
; 1.174 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.038      ; 1.296      ;
; 1.226 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.347      ;
; 1.253 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.374      ;
; 1.278 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.036      ; 1.398      ;
; 1.278 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.399      ;
; 1.279 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.036      ; 1.399      ;
; 1.360 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.037      ; 1.481      ;
; 1.365 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; SPI_CLK                          ; SPI_CLK     ; 0.000        ; 0.036      ; 1.485      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                          ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                        ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.321      ;
; 0.194 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.323      ;
; 0.205 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[37]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[29]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[33]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                           ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[20]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[23]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[22]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[25]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.333      ;
; 0.213 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                               ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.333      ;
; 0.213 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[31]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.333      ;
; 0.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.335      ;
; 0.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.345      ;
; 0.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.347      ;
; 0.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.375      ;
; 0.257 ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.377      ;
; 0.261 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.389      ;
; 0.264 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.392      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[10]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[21]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.384      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[27]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[18]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.388      ;
; 0.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.391      ;
; 0.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.394      ;
; 0.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.393      ;
; 0.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.395      ;
; 0.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.397      ;
; 0.278 ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[32]                                                       ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.398      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.188 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[1] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[5] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[0] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.197 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[7] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[4] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.317      ;
; 0.268 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[2] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_spi_cs_2d      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync        ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.387      ;
; 0.270 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[7] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.389      ;
; 0.270 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft1   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.389      ;
; 0.349 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.468      ;
; 0.383 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[6] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.502      ;
; 0.388 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.508      ;
; 0.393 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.512      ;
; 0.482 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.601      ;
; 0.531 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 0.649      ;
; 0.533 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 0.651      ;
; 0.558 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.157     ; 0.485      ;
; 0.562 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.681      ;
; 0.562 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[3] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.681      ;
; 0.562 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.157     ; 0.489      ;
; 0.565 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.157     ; 0.492      ;
; 0.572 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.157     ; 0.499      ;
; 0.572 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.157     ; 0.499      ;
; 0.575 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.157     ; 0.502      ;
; 0.593 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.712      ;
; 0.599 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[2] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.045      ; 0.728      ;
; 0.623 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.157     ; 0.550      ;
; 0.635 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[5] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.045      ; 0.764      ;
; 0.636 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[3] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.045      ; 0.765      ;
; 0.639 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[4] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.045      ; 0.768      ;
; 0.658 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.777      ;
; 0.711 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 0.829      ;
; 0.721 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[6] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.045      ; 0.850      ;
; 0.732 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.852      ;
; 0.745 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_spi_cs_1d      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_spi_cs_2d      ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.864      ;
; 0.756 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.876      ;
; 0.759 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.878      ;
; 0.761 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.880      ;
; 0.768 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.887      ;
; 0.769 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.889      ;
; 0.771 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[1] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.045      ; 0.900      ;
; 0.791 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.910      ;
; 0.806 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.925      ;
; 0.815 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2  ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 0.933      ;
; 0.817 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 0.936      ;
; 0.822 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 0.940      ;
; 0.824 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 0.942      ;
; 0.827 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[0] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.045      ; 0.956      ;
; 0.903 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 1.023      ;
; 0.912 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 1.032      ;
; 0.917 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft1   ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 1.036      ;
; 0.919 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 1.039      ;
; 0.924 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.146     ; 0.862      ;
; 0.925 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 1.044      ;
; 0.958 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 1.077      ;
; 0.996 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 1.115      ;
; 1.022 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.901     ; 0.315      ;
; 1.025 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.901     ; 0.318      ;
; 1.026 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.901     ; 0.319      ;
; 1.026 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.901     ; 0.319      ;
; 1.026 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.901     ; 0.319      ;
; 1.026 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.901     ; 0.319      ;
; 1.026 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 1.145      ;
; 1.027 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.901     ; 0.320      ;
; 1.028 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]    ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]    ; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; -0.901     ; 0.321      ;
; 1.062 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 1.181      ;
; 1.063 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 1.181      ;
; 1.072 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 1.191      ;
; 1.074 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 1.193      ;
; 1.076 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 1.195      ;
; 1.093 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 1.212      ;
; 1.096 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 1.215      ;
; 1.098 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 1.217      ;
; 1.106 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 1.224      ;
; 1.109 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 1.228      ;
; 1.111 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 1.230      ;
; 1.138 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 1.257      ;
; 1.243 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 1.362      ;
; 1.245 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 1.364      ;
; 1.252 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 1.371      ;
; 1.254 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 1.373      ;
; 1.259 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 1.378      ;
; 1.261 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 1.380      ;
; 1.313 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 1.432      ;
; 1.337 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 1.456      ;
; 1.350 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 1.469      ;
; 1.356 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 1.475      ;
; 1.380 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 1.499      ;
; 1.393 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 1.512      ;
; 1.484 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]     ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.035      ; 1.603      ;
; 1.485 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.234      ; 1.803      ;
; 1.485 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.234      ; 1.803      ;
; 1.485 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.234      ; 1.803      ;
; 1.485 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.234      ; 1.803      ;
; 1.485 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.234      ; 1.803      ;
; 1.485 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.234      ; 1.803      ;
; 1.485 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.234      ; 1.803      ;
; 1.485 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync        ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.234      ; 1.803      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SPI_CLK'                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.441 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.100      ; 2.688      ;
; -0.441 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.100      ; 2.688      ;
; -0.441 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.100      ; 2.688      ;
; -0.441 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.100      ; 2.688      ;
; -0.441 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.100      ; 2.688      ;
; -0.441 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.100      ; 2.688      ;
; -0.441 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.100      ; 2.688      ;
; -0.441 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.100      ; 2.688      ;
; -0.429 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.098      ; 2.674      ;
; -0.429 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.098      ; 2.674      ;
; -0.372 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.099      ; 2.618      ;
; -0.372 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.099      ; 2.618      ;
; -0.321 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.099      ; 2.567      ;
; -0.321 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.099      ; 2.567      ;
; -0.092 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.100      ; 2.339      ;
; -0.092 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.100      ; 2.339      ;
; -0.092 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.100      ; 2.339      ;
; -0.092 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.100      ; 2.339      ;
; -0.092 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.100      ; 2.339      ;
; -0.092 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.100      ; 2.339      ;
; -0.092 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.100      ; 2.339      ;
; -0.092 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.100      ; 2.339      ;
; -0.080 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.098      ; 2.325      ;
; -0.080 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 1.250        ; 1.098      ; 2.325      ;
+--------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                    ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 3.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.674      ;
; 3.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.674      ;
; 3.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.674      ;
; 3.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.674      ;
; 3.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.674      ;
; 3.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.674      ;
; 3.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.674      ;
; 3.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.674      ;
; 3.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.674      ;
; 3.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.674      ;
; 3.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.674      ;
; 3.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.674      ;
; 3.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.674      ;
; 3.527 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.674      ;
; 3.705 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.688      ;
; 3.705 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.688      ;
; 3.705 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.688      ;
; 3.705 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.688      ;
; 3.705 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.688      ;
; 3.705 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.688      ;
; 3.705 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.688      ;
; 3.705 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.688      ;
; 3.840 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.047     ; 2.350      ;
; 3.840 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.047     ; 2.350      ;
; 3.840 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.047     ; 2.350      ;
; 3.840 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.047     ; 2.350      ;
; 3.840 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.047     ; 2.350      ;
; 3.857 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.048     ; 2.332      ;
; 3.857 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.048     ; 2.332      ;
; 3.857 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.048     ; 2.332      ;
; 3.857 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.048     ; 2.332      ;
; 3.857 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.048     ; 2.332      ;
; 3.857 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.048     ; 2.332      ;
; 3.857 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.048     ; 2.332      ;
; 3.876 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.325      ;
; 3.876 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.325      ;
; 3.876 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.325      ;
; 3.876 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.325      ;
; 3.876 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.325      ;
; 3.876 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.325      ;
; 3.876 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.325      ;
; 3.876 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.325      ;
; 3.876 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.325      ;
; 3.876 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.325      ;
; 3.876 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.325      ;
; 3.876 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.325      ;
; 3.876 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.325      ;
; 3.876 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.036     ; 2.325      ;
; 4.054 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.339      ;
; 4.054 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.339      ;
; 4.054 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.339      ;
; 4.054 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.339      ;
; 4.054 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.339      ;
; 4.054 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.339      ;
; 4.054 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.339      ;
; 4.054 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; 0.156      ; 2.339      ;
; 4.186 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.047     ; 2.004      ;
; 4.186 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.047     ; 2.004      ;
; 4.186 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.047     ; 2.004      ;
; 4.186 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.047     ; 2.004      ;
; 4.186 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.047     ; 2.004      ;
; 4.199 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.048     ; 1.990      ;
; 4.199 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.048     ; 1.990      ;
; 4.199 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.048     ; 1.990      ;
; 4.199 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.048     ; 1.990      ;
; 4.199 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.048     ; 1.990      ;
; 4.199 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.048     ; 1.990      ;
; 4.199 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 6.250        ; -0.048     ; 1.990      ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 7.401 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[13]                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 2.442      ;
; 7.401 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[8]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 2.442      ;
; 7.401 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[2]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 2.441      ;
; 7.401 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[7]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 2.440      ;
; 7.401 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[12]                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 2.439      ;
; 7.401 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[10]                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 2.442      ;
; 7.401 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[9]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 2.442      ;
; 7.401 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[14]                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 2.442      ;
; 7.401 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[11]                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 2.442      ;
; 7.433 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[1]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 2.442      ;
; 7.433 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[0]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 2.442      ;
; 7.435 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[1]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.119     ; 2.384      ;
; 7.435 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[0]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.119     ; 2.384      ;
; 7.437 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[9]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.446      ;
; 7.437 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[0]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 2.446      ;
; 7.441 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[15]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.448      ;
; 7.441 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[4]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.448      ;
; 7.442 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[12]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 2.444      ;
; 7.442 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 2.500      ;
; 7.443 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[3]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 2.441      ;
; 7.443 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[11]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 2.441      ;
; 7.443 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[10]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.439      ;
; 7.443 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[4]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 2.390      ;
; 7.443 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[15]                                                                                                                                     ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 2.390      ;
; 7.444 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[8]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.444      ;
; 7.445 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[3]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.110     ; 2.383      ;
; 7.446 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_dqm[1]                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.442      ;
; 7.446 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_dqm[0]                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.442      ;
; 7.446 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[14]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.445      ;
; 7.446 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[13]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.445      ;
; 7.446 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[12]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.442      ;
; 7.446 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[11]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.445      ;
; 7.446 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[10]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.445      ;
; 7.446 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[9]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.445      ;
; 7.446 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[8]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.445      ;
; 7.446 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[7]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.443      ;
; 7.446 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[2]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 2.444      ;
; 7.446 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[7]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.442      ;
; 7.446 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[6]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.445      ;
; 7.446 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[5]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 2.444      ;
; 7.446 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[4]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.446      ;
; 7.446 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[3]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.445      ;
; 7.446 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[2]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.445      ;
; 7.446 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[1]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.445      ;
; 7.446 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_bank[0]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 2.444      ;
; 7.446 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_bank[1]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.445      ;
; 7.449 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[6]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.443      ;
; 7.449 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[5]                                                                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.443      ;
; 7.451 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[5]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 2.385      ;
; 7.451 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[6]                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 2.385      ;
; 7.460 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[23]                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 2.473      ;
; 7.471 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.464      ;
; 7.471 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.464      ;
; 7.471 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.465      ;
; 7.471 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.464      ;
; 7.471 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.464      ;
; 7.471 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.464      ;
; 7.471 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.465      ;
; 7.471 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.464      ;
; 7.471 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.465      ;
; 7.471 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]                               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.465      ;
; 7.471 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|ac                                                                                                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.465      ;
; 7.471 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|ien_AE                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.465      ;
; 7.471 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.465      ;
; 7.471 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|ien_AF                                                                                                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.465      ;
; 7.478 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 2.467      ;
; 7.478 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 2.467      ;
; 7.478 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 2.467      ;
; 7.478 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 2.467      ;
; 7.478 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 2.467      ;
; 7.478 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                         ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 2.467      ;
; 7.478 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                          ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 2.467      ;
; 7.478 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 2.467      ;
; 7.478 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 2.467      ;
; 7.478 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 2.467      ;
; 7.478 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 2.467      ;
; 7.478 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 2.467      ;
; 7.483 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[15]                                                  ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.461      ;
; 7.483 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[3]                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.461      ;
; 7.483 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[2]                                                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.461      ;
; 7.534 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe                                                                                                                                              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.321      ;
; 7.534 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 2.321      ;
; 7.535 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 2.345      ;
; 7.535 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 2.344      ;
; 7.535 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.346      ;
; 7.535 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.346      ;
; 7.535 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.346      ;
; 7.535 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.346      ;
; 7.535 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.343      ;
; 7.535 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.346      ;
; 7.535 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.346      ;
; 7.542 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 2.327      ;
; 7.542 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 2.327      ;
; 7.544 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 2.320      ;
; 7.550 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 2.322      ;
; 7.550 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                 ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 2.322      ;
; 7.551 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[0]                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 2.325      ;
; 7.556 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[3]                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 2.334      ;
; 7.566 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[1]                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.322      ;
; 7.566 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[2]                                                                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.322      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.357 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; CLK50M       ; CLK50M      ; 20.000       ; -0.043     ; 1.587      ;
; 18.619 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.042     ; 1.326      ;
; 18.619 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.042     ; 1.326      ;
; 18.619 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.042     ; 1.326      ;
; 18.822 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.042     ; 1.123      ;
; 18.822 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.042     ; 1.123      ;
; 18.822 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 20.000       ; -0.042     ; 1.123      ;
; 18.822 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 20.000       ; -0.042     ; 1.123      ;
; 18.822 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.042     ; 1.123      ;
; 18.822 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.042     ; 1.123      ;
; 18.822 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLK50M       ; CLK50M      ; 20.000       ; -0.042     ; 1.123      ;
; 18.822 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLK50M       ; CLK50M      ; 20.000       ; -0.042     ; 1.123      ;
; 18.822 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.042     ; 1.123      ;
; 18.822 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.042     ; 1.123      ;
; 18.961 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.042     ; 0.984      ;
; 18.961 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.042     ; 0.984      ;
; 18.961 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.042     ; 0.984      ;
; 18.961 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.042     ; 0.984      ;
; 18.961 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLK50M       ; CLK50M      ; 20.000       ; -0.042     ; 0.984      ;
; 18.961 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 20.000       ; -0.042     ; 0.984      ;
; 18.961 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLK50M       ; CLK50M      ; 20.000       ; -0.042     ; 0.984      ;
; 18.961 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                    ; CLK50M       ; CLK50M      ; 20.000       ; -0.042     ; 0.984      ;
; 18.961 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLK50M       ; CLK50M      ; 20.000       ; -0.042     ; 0.984      ;
; 19.015 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.041     ; 0.931      ;
; 19.015 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 20.000       ; -0.041     ; 0.931      ;
; 19.253 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 0.697      ;
; 19.253 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 0.697      ;
; 19.253 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 0.697      ;
; 19.253 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 0.697      ;
; 19.253 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 0.697      ;
; 19.253 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 0.697      ;
; 19.253 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 0.697      ;
; 19.253 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLK50M       ; CLK50M      ; 20.000       ; -0.037     ; 0.697      ;
; 98.961 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLK50M       ; CLK50M      ; 100.000      ; -0.042     ; 0.984      ;
; 99.253 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLK50M       ; CLK50M      ; 100.000      ; -0.037     ; 0.697      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 1.119      ;
; 49.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 1.119      ;
; 98.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.449      ;
; 98.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.449      ;
; 98.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.449      ;
; 98.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.449      ;
; 98.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.449      ;
; 98.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.449      ;
; 98.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.449      ;
; 98.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.449      ;
; 98.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.449      ;
; 98.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.449      ;
; 98.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.449      ;
; 98.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.449      ;
; 98.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.449      ;
; 98.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.386      ;
; 98.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.386      ;
; 98.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.386      ;
; 98.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.386      ;
; 98.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.386      ;
; 98.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.359      ;
; 98.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.284      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.268      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.268      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.268      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.268      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.268      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.268      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.268      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.268      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.268      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.268      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.268      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.268      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.268      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.268      ;
; 98.684 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.261      ;
; 98.684 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.261      ;
; 98.684 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.261      ;
; 98.684 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.261      ;
; 98.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.240      ;
; 98.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.240      ;
; 98.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.119      ;
; 98.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.119      ;
; 98.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.003      ;
; 98.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.003      ;
; 98.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.003      ;
; 98.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.003      ;
; 98.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.003      ;
; 98.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.003      ;
; 98.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.003      ;
; 98.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.003      ;
; 98.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.003      ;
; 98.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.003      ;
; 98.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.003      ;
; 98.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.003      ;
; 98.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.982      ;
; 98.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.982      ;
; 98.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.982      ;
; 98.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.982      ;
; 98.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.949      ;
; 98.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.949      ;
; 98.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.949      ;
; 98.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.949      ;
; 98.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.949      ;
; 98.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.949      ;
; 98.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.949      ;
; 99.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.779      ;
; 99.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.779      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK50M'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                         ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.486   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.607      ;
; 0.486   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.607      ;
; 0.486   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.607      ;
; 0.486   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.607      ;
; 0.486   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.607      ;
; 0.486   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.607      ;
; 0.486   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.607      ;
; 0.486   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLK50M       ; CLK50M      ; 0.000        ; 0.037      ; 0.607      ;
; 0.674   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.053      ; 0.811      ;
; 0.674   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.053      ; 0.811      ;
; 0.732   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.031      ; 0.847      ;
; 0.732   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.031      ; 0.847      ;
; 0.732   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.031      ; 0.847      ;
; 0.732   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.031      ; 0.847      ;
; 0.732   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLK50M       ; CLK50M      ; 0.000        ; 0.031      ; 0.847      ;
; 0.732   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                     ; CLK50M       ; CLK50M      ; 0.000        ; 0.031      ; 0.847      ;
; 0.732   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLK50M       ; CLK50M      ; 0.000        ; 0.031      ; 0.847      ;
; 0.732   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                    ; CLK50M       ; CLK50M      ; 0.000        ; 0.031      ; 0.847      ;
; 0.732   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.031      ; 0.847      ;
; 0.850   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.031      ; 0.965      ;
; 0.850   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                            ; CLK50M       ; CLK50M      ; 0.000        ; 0.031      ; 0.965      ;
; 0.850   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.031      ; 0.965      ;
; 0.850   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                   ; CLK50M       ; CLK50M      ; 0.000        ; 0.031      ; 0.965      ;
; 0.850   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.031      ; 0.965      ;
; 0.850   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.031      ; 0.965      ;
; 0.850   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLK50M       ; CLK50M      ; 0.000        ; 0.031      ; 0.965      ;
; 0.850   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLK50M       ; CLK50M      ; 0.000        ; 0.031      ; 0.965      ;
; 0.850   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.031      ; 0.965      ;
; 0.850   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLK50M       ; CLK50M      ; 0.000        ; 0.031      ; 0.965      ;
; 1.014   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.031      ; 1.129      ;
; 1.014   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.031      ; 1.129      ;
; 1.014   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                        ; CLK50M       ; CLK50M      ; 0.000        ; 0.031      ; 1.129      ;
; 1.230   ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; CLK50M       ; CLK50M      ; 0.000        ; 0.051      ; 1.365      ;
; 100.466 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLK50M       ; CLK50M      ; -100.000     ; 0.037      ; 0.607      ;
; 100.712 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLK50M       ; CLK50M      ; -100.000     ; 0.031      ; 0.847      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.498 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[5]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.617      ;
; 0.498 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[7]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.617      ;
; 0.498 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[9]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.617      ;
; 0.498 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[10]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.617      ;
; 0.498 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[29]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.617      ;
; 0.685 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[3]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.805      ;
; 0.685 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[12]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.805      ;
; 0.685 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[30]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.805      ;
; 0.685 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[6]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.805      ;
; 0.686 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[8]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.806      ;
; 0.686 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[17]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.806      ;
; 0.686 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[19]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.806      ;
; 0.686 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[22]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.806      ;
; 0.686 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[20]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.806      ;
; 0.687 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[1]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.807      ;
; 0.746 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[24]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 0.859      ;
; 0.849 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem_used[1]                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 0.960      ;
; 0.849 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem_used[0]                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 0.960      ;
; 0.849 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[0][84]                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 0.960      ;
; 0.849 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[0][66]                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 0.960      ;
; 0.849 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][66]                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 0.960      ;
; 0.849 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem[1][84]                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 0.960      ;
; 0.849 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|end_begintransfer                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 0.960      ;
; 0.849 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|read_latency_shift_reg[0]                ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 0.960      ;
; 0.849 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[15]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 0.960      ;
; 0.849 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[26]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 0.960      ;
; 0.857 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[2]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 0.967      ;
; 0.857 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[11]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 0.967      ;
; 0.857 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[13]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 0.967      ;
; 0.857 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[16]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 0.967      ;
; 0.857 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[21]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 0.967      ;
; 0.988 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[0]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.100      ;
; 0.988 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[4]                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.100      ;
; 0.988 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[14]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.100      ;
; 0.988 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|waitrequest_reset_override               ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.100      ;
; 1.021 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[31]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.133      ;
; 1.021 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[27]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.133      ;
; 1.021 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[28]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.133      ;
; 1.021 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[18]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.133      ;
; 1.131 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.250      ;
; 1.131 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.250      ;
; 1.225 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[25]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.337      ;
; 1.225 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator|av_readdata_pre[23]                      ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.337      ;
; 1.805 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[1]                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.941      ;
; 1.805 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[8]                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.941      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[0]                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.939      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_ctrl_shift_rot                                                                                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.935      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_ctrl_shift_logical                                                                                       ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.935      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_byteenable[2]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.937      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_byteenable[0]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.937      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_byteenable[3]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.937      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[31]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.937      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[30]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.937      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[29]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.937      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[28]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.937      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[27]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.937      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[26]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.937      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[25]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.937      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[24]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.937      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_byteenable[1]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.937      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[18]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.939      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[17]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.939      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[16]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.939      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[12]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.937      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[10]                                                                                            ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.939      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[9]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.939      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|d_writedata[8]                                                                                             ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.937      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte3_data[6]                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.939      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte3_data[5]                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.939      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte3_data[4]                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.939      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte3_data[3]                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.939      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte3_data[2]                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.939      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte3_data[1]                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.939      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte3_data[0]                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.939      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte2_data[2]                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.939      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte3_data[7]                                                                                        ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.939      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[11]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.939      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[18]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.935      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[21]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.937      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[19]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.940      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[20]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.937      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[23]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.940      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[28]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.940      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[29]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.940      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[22]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.940      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[24]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.940      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[25]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.940      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[26]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.939      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[7]                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.937      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[17]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.935      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[30]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.939      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[16]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.939      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[14]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.935      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[27]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.940      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[13]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.937      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[15]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.939      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[4]                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.939      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[3]                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.939      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[1]                                                                                                    ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.939      ;
; 1.812 ; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[31]                                                                                                   ; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 1.940      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.567  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.688      ;
; 0.567  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.688      ;
; 0.706  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.839      ;
; 0.706  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.839      ;
; 0.706  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.839      ;
; 0.706  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.839      ;
; 0.706  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.839      ;
; 0.706  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.839      ;
; 0.706  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.839      ;
; 0.724  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.858      ;
; 0.724  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.858      ;
; 0.724  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.858      ;
; 0.724  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.858      ;
; 0.734  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.861      ;
; 0.734  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.861      ;
; 0.734  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.861      ;
; 0.734  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.861      ;
; 0.734  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.861      ;
; 0.734  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.861      ;
; 0.734  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.861      ;
; 0.734  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.861      ;
; 0.734  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.861      ;
; 0.734  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.861      ;
; 0.734  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.861      ;
; 0.734  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.861      ;
; 0.845  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.969      ;
; 0.845  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.969      ;
; 0.950  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.076      ;
; 0.950  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.076      ;
; 0.954  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.088      ;
; 0.954  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.088      ;
; 0.954  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.088      ;
; 0.954  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.088      ;
; 0.967  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.092      ;
; 0.967  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.092      ;
; 0.967  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.092      ;
; 0.967  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.092      ;
; 0.967  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.092      ;
; 0.967  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.092      ;
; 0.967  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.092      ;
; 0.967  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.092      ;
; 0.967  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.092      ;
; 0.967  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.092      ;
; 0.967  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.092      ;
; 0.967  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.092      ;
; 0.967  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.092      ;
; 0.967  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.092      ;
; 0.976  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.103      ;
; 1.037  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.155      ;
; 1.076  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.204      ;
; 1.076  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.204      ;
; 1.076  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.204      ;
; 1.076  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.204      ;
; 1.076  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.204      ;
; 1.116  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.246      ;
; 1.116  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.246      ;
; 1.116  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.246      ;
; 1.116  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.246      ;
; 1.116  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.246      ;
; 1.116  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.246      ;
; 1.116  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.246      ;
; 1.116  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.246      ;
; 1.116  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.246      ;
; 1.116  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.246      ;
; 1.116  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.246      ;
; 1.116  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.246      ;
; 1.116  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.246      ;
; 50.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.523      ; 0.969      ;
; 50.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.523      ; 0.969      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SPI_CLK'                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.631 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.393      ; 2.198      ;
; 0.631 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.393      ; 2.198      ;
; 0.644 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.394      ; 2.212      ;
; 0.644 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.394      ; 2.212      ;
; 0.644 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.394      ; 2.212      ;
; 0.644 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.394      ; 2.212      ;
; 0.644 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.394      ; 2.212      ;
; 0.644 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.394      ; 2.212      ;
; 0.644 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.394      ; 2.212      ;
; 0.644 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.394      ; 2.212      ;
; 0.709 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.394      ; 2.277      ;
; 0.709 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.394      ; 2.277      ;
; 0.749 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.393      ; 2.316      ;
; 0.749 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.393      ; 2.316      ;
; 0.762 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.394      ; 2.330      ;
; 0.762 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[1]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.394      ; 2.330      ;
; 0.762 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[2]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.394      ; 2.330      ;
; 0.762 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[3]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.394      ; 2.330      ;
; 0.762 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[4]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.394      ; 2.330      ;
; 0.762 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[5]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.394      ; 2.330      ;
; 0.762 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[6]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.394      ; 2.330      ;
; 0.762 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[7]           ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.394      ; 2.330      ;
; 0.794 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.394      ; 2.362      ;
; 0.794 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated ; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK     ; 0.000        ; 1.394      ; 2.362      ;
+-------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0_inst|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                    ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.771 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 1.899      ;
; 1.771 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 1.899      ;
; 1.771 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 1.899      ;
; 1.771 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 1.899      ;
; 1.771 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 1.899      ;
; 1.771 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 1.899      ;
; 1.771 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 1.899      ;
; 1.788 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.045      ; 1.917      ;
; 1.788 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.045      ; 1.917      ;
; 1.788 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.045      ; 1.917      ;
; 1.788 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.045      ; 1.917      ;
; 1.788 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.045      ; 1.917      ;
; 1.894 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.234      ; 2.212      ;
; 1.894 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.234      ; 2.212      ;
; 1.894 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.234      ; 2.212      ;
; 1.894 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.234      ; 2.212      ;
; 1.894 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.234      ; 2.212      ;
; 1.894 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.234      ; 2.212      ;
; 1.894 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.234      ; 2.212      ;
; 1.894 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.234      ; 2.212      ;
; 1.900 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 2.028      ;
; 1.900 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 2.028      ;
; 1.900 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 2.028      ;
; 1.900 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 2.028      ;
; 1.900 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 2.028      ;
; 1.900 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 2.028      ;
; 1.900 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.044      ; 2.028      ;
; 1.913 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.045      ; 2.042      ;
; 1.913 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.045      ; 2.042      ;
; 1.913 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_3d[7] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.045      ; 2.042      ;
; 1.913 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_mch_sft1  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.045      ; 2.042      ;
; 1.913 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_mch_sft2  ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.045      ; 2.042      ;
; 2.012 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[6]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.234      ; 2.330      ;
; 2.012 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[0]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.234      ; 2.330      ;
; 2.012 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[5]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.234      ; 2.330      ;
; 2.012 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[4]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.234      ; 2.330      ;
; 2.012 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[1]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.234      ; 2.330      ;
; 2.012 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[2]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.234      ; 2.330      ;
; 2.012 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[3]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.234      ; 2.330      ;
; 2.012 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_inst_chk[7]    ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.234      ; 2.330      ;
; 2.080 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 2.198      ;
; 2.080 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 2.198      ;
; 2.080 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 2.198      ;
; 2.080 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 2.198      ;
; 2.080 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 2.198      ;
; 2.080 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 2.198      ;
; 2.080 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 2.198      ;
; 2.080 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 2.198      ;
; 2.080 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 2.198      ;
; 2.080 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 2.198      ;
; 2.080 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 2.198      ;
; 2.080 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 2.198      ;
; 2.080 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 2.198      ;
; 2.080 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 2.198      ;
; 2.198 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 2.316      ;
; 2.198 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[3] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 2.316      ;
; 2.198 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 2.316      ;
; 2.198 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[2] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 2.316      ;
; 2.198 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 2.316      ;
; 2.198 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 2.316      ;
; 2.198 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 2.316      ;
; 2.198 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[4] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 2.316      ;
; 2.198 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 2.316      ;
; 2.198 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[5] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 2.316      ;
; 2.198 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 2.316      ;
; 2.198 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[0] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 2.316      ;
; 2.198 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_2d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 2.316      ;
; 2.198 ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync      ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_chk_1d[6] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.034      ; 2.316      ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                            ;
+-----------------------------------+---------+-------+----------+---------+---------------------+
; Clock                             ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                  ; -2.924  ; 0.150 ; -1.476   ; 0.486   ; 2.869               ;
;  CLK50M                           ; 15.987  ; 0.186 ; 17.256   ; 0.486   ; 9.273               ;
;  SPI_CLK                          ; -1.646  ; 0.186 ; -1.476   ; 0.631   ; 4.273               ;
;  altera_reserved_tck              ; 46.242  ; 0.186 ; 48.300   ; 0.567   ; 49.311              ;
;  u0_inst|altpll_0|sd1|pll7|clk[0] ; -1.111  ; 0.150 ; 5.591    ; 0.498   ; 4.741               ;
;  u0_inst|altpll_0|sd1|pll7|clk[1] ; -2.924  ; 0.188 ; 1.713    ; 1.771   ; 2.869               ;
; Design-wide TNS                   ; -34.569 ; 0.0   ; -17.632  ; 0.0     ; 0.0                 ;
;  CLK50M                           ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  SPI_CLK                          ; -6.070  ; 0.000 ; -17.632  ; 0.000   ; 0.000               ;
;  altera_reserved_tck              ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0_inst|altpll_0|sd1|pll7|clk[0] ; -5.107  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0_inst|altpll_0|sd1|pll7|clk[1] ; -23.392 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TRG_PLS[0]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TRG_PLS[1]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TRG_PLS[2]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TRG_PLS[3]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TRG_PLS[4]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; DRAM_DQ[0]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CLK50M              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SPI_CS              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SPI_CLK             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SPI_MOSI            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; LED[5]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.09 V              ; -0.0054 V           ; 0.289 V                              ; 0.269 V                              ; 5.45e-09 s                  ; 5.34e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.47e-08 V                  ; 3.09 V             ; -0.0054 V          ; 0.289 V                             ; 0.269 V                             ; 5.45e-09 s                 ; 5.34e-09 s                 ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.09 V              ; -0.0054 V           ; 0.289 V                              ; 0.269 V                              ; 5.45e-09 s                  ; 5.34e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.47e-08 V                  ; 3.09 V             ; -0.0054 V          ; 0.289 V                             ; 0.269 V                             ; 5.45e-09 s                 ; 5.34e-09 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[11]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.09 V              ; -0.00518 V          ; 0.199 V                              ; 0.274 V                              ; 5.46e-09 s                  ; 5.35e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.56e-08 V                  ; 3.09 V             ; -0.00518 V         ; 0.199 V                             ; 0.274 V                             ; 5.46e-09 s                 ; 5.35e-09 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; TRG_PLS[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TRG_PLS[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TRG_PLS[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TRG_PLS[3]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; TRG_PLS[4]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; LED[5]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.09 V              ; -0.00237 V          ; 0.121 V                              ; 0.213 V                              ; 6.61e-09 s                  ; 6.63e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.09 V             ; -0.00237 V         ; 0.121 V                             ; 0.213 V                             ; 6.61e-09 s                 ; 6.63e-09 s                 ; Yes                       ; Yes                       ;
; LED[6]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.09 V              ; -0.00237 V          ; 0.121 V                              ; 0.213 V                              ; 6.61e-09 s                  ; 6.63e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.09 V             ; -0.00237 V         ; 0.121 V                             ; 0.213 V                             ; 6.61e-09 s                 ; 6.63e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.00235 V          ; 0.081 V                              ; 0.192 V                              ; 6.63e-09 s                  ; 6.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.00235 V         ; 0.081 V                             ; 0.192 V                             ; 6.63e-09 s                 ; 6.71e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; TRG_PLS[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; TRG_PLS[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; TRG_PLS[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; TRG_PLS[3]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; TRG_PLS[4]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00497 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00497 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; TRG_PLS[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; TRG_PLS[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; TRG_PLS[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; TRG_PLS[3]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; TRG_PLS[4]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                     ;
+----------------------------------+----------------------------------+------------+------------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+------------+------------+----------+----------+
; altera_reserved_tck              ; altera_reserved_tck              ; 1523       ; 0          ; 37       ; 2        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; altera_reserved_tck              ; false path ; 0          ; 0        ; 0        ;
; CLK50M                           ; CLK50M                           ; 629        ; 0          ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; CLK50M                           ; 10         ; 0          ; 0        ; 0        ;
; SPI_CLK                          ; SPI_CLK                          ; 22         ; 0          ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK                          ; 14         ; 0          ; 0        ; 0        ;
; altera_reserved_tck              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; CLK50M                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 4          ; 0          ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 226444     ; 384        ; 0        ; 15       ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0          ; 0          ; 60       ; 0        ;
; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 40         ; 0          ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 162        ; 0          ; 0        ; 0        ;
+----------------------------------+----------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                      ;
+----------------------------------+----------------------------------+------------+------------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+------------+------------+----------+----------+
; altera_reserved_tck              ; altera_reserved_tck              ; 1523       ; 0          ; 37       ; 2        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; altera_reserved_tck              ; false path ; 0          ; 0        ; 0        ;
; CLK50M                           ; CLK50M                           ; 629        ; 0          ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; CLK50M                           ; 10         ; 0          ; 0        ; 0        ;
; SPI_CLK                          ; SPI_CLK                          ; 22         ; 0          ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK                          ; 14         ; 0          ; 0        ; 0        ;
; altera_reserved_tck              ; u0_inst|altpll_0|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; CLK50M                           ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 4          ; 0          ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 226444     ; 384        ; 0        ; 15       ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 0          ; 0          ; 60       ; 0        ;
; SPI_CLK                          ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 40         ; 0          ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 162        ; 0          ; 0        ; 0        ;
+----------------------------------+----------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                              ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; altera_reserved_tck              ; altera_reserved_tck              ; 67       ; 0        ; 2        ; 0        ;
; CLK50M                           ; CLK50M                           ; 35       ; 0        ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK                          ; 24       ; 0        ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 891      ; 0        ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 68       ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                               ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; altera_reserved_tck              ; altera_reserved_tck              ; 67       ; 0        ; 2        ; 0        ;
; CLK50M                           ; CLK50M                           ; 35       ; 0        ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; SPI_CLK                          ; 24       ; 0        ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; 891      ; 0        ; 0        ; 0        ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; 68       ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 26    ; 26   ;
; Unconstrained Input Port Paths  ; 398   ; 398  ;
; Unconstrained Output Ports      ; 51    ; 51   ;
; Unconstrained Output Port Paths ; 122   ; 122  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                          ;
+----------------------------------+----------------------------------+-----------+-------------+
; Target                           ; Clock                            ; Type      ; Status      ;
+----------------------------------+----------------------------------+-----------+-------------+
; CLK50M                           ; CLK50M                           ; Base      ; Constrained ;
; SPI_CLK                          ; SPI_CLK                          ; Base      ; Constrained ;
; altera_reserved_tck              ; altera_reserved_tck              ; Base      ; Constrained ;
; u0_inst|altpll_0|sd1|pll7|clk[0] ; u0_inst|altpll_0|sd1|pll7|clk[0] ; Generated ; Constrained ;
; u0_inst|altpll_0|sd1|pll7|clk[1] ; u0_inst|altpll_0|sd1|pll7|clk[1] ; Generated ; Constrained ;
+----------------------------------+----------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; Partially constrained                                                                ;
; KEY[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_CS              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_MOSI            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRG_PLS[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRG_PLS[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRG_PLS[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRG_PLS[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRG_PLS[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; Partially constrained                                                                ;
; KEY[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_CS              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_MOSI            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRG_PLS[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRG_PLS[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRG_PLS[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRG_PLS[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRG_PLS[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Processing started: Wed Jul 24 12:46:14 2024
Info: Command: quartus_sta de0_nano_ptmch -c DE0_Nano
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'de0_nano_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'DE0_Nano.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0_inst|altpll_0|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u0_inst|altpll_0|sd1|pll7|clk[0]} {u0_inst|altpll_0|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {u0_inst|altpll_0|sd1|pll7|inclk[0]} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name {u0_inst|altpll_0|sd1|pll7|clk[1]} {u0_inst|altpll_0|sd1|pll7|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu.sdc'
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.924
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.924             -23.392 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):    -1.646              -6.070 SPI_CLK 
    Info (332119):    -1.111              -5.107 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    15.987               0.000 CLK50M 
    Info (332119):    46.242               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.300               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.357               0.000 SPI_CLK 
    Info (332119):     0.358               0.000 CLK50M 
    Info (332119):     0.358               0.000 altera_reserved_tck 
    Info (332119):     0.359               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
Info (332146): Worst-case recovery slack is -1.476
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.476             -17.632 SPI_CLK 
    Info (332119):     1.713               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     5.591               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    17.256               0.000 CLK50M 
    Info (332119):    48.300               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.889
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.889               0.000 CLK50M 
    Info (332119):     0.907               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     1.028               0.000 altera_reserved_tck 
    Info (332119):     1.277               0.000 SPI_CLK 
    Info (332119):     3.108               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 2.872
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.872               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     4.597               0.000 SPI_CLK 
    Info (332119):     4.741               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     9.596               0.000 CLK50M 
    Info (332119):    49.534               0.000 altera_reserved_tck 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 29 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.462
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.462             -19.696 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):    -1.387              -5.064 SPI_CLK 
    Info (332119):    -0.873              -3.954 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    16.377               0.000 CLK50M 
    Info (332119):    46.680               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.289               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.311               0.000 altera_reserved_tck 
    Info (332119):     0.312               0.000 CLK50M 
    Info (332119):     0.312               0.000 SPI_CLK 
    Info (332119):     0.312               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
Info (332146): Worst-case recovery slack is -1.269
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.269             -15.128 SPI_CLK 
    Info (332119):     2.178               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     6.075               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    17.531               0.000 CLK50M 
    Info (332119):    48.533               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.800
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.800               0.000 CLK50M 
    Info (332119):     0.817               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.929               0.000 altera_reserved_tck 
    Info (332119):     1.224               0.000 SPI_CLK 
    Info (332119):     2.821               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 2.869
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.869               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     4.597               0.000 SPI_CLK 
    Info (332119):     4.743               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     9.596               0.000 CLK50M 
    Info (332119):    49.496               0.000 altera_reserved_tck 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 29 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.184
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.184              -9.472 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):    -0.395              -1.281 SPI_CLK 
    Info (332119):    -0.045              -0.079 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    17.684               0.000 CLK50M 
    Info (332119):    48.181               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.150
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.150               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.186               0.000 CLK50M 
    Info (332119):     0.186               0.000 SPI_CLK 
    Info (332119):     0.186               0.000 altera_reserved_tck 
    Info (332119):     0.188               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
Info (332146): Worst-case recovery slack is -0.441
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.441              -5.130 SPI_CLK 
    Info (332119):     3.527               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     7.401               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    18.357               0.000 CLK50M 
    Info (332119):    49.292               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.486
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.486               0.000 CLK50M 
    Info (332119):     0.498               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.567               0.000 altera_reserved_tck 
    Info (332119):     0.631               0.000 SPI_CLK 
    Info (332119):     1.771               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 2.907
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.907               0.000 u0_inst|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     4.273               0.000 SPI_CLK 
    Info (332119):     4.749               0.000 u0_inst|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     9.273               0.000 CLK50M 
    Info (332119):    49.311               0.000 altera_reserved_tck 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 29 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4797 megabytes
    Info: Processing ended: Wed Jul 24 12:46:22 2024
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:09


