// Seed: 1992182624
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  assign module_1.id_3 = 0;
  output wire id_1;
  assign id_1 = id_3;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output tri0 id_2,
    output supply1 id_3
    , id_5
);
  wire [-1 : 1] id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd14
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_4
  );
  input wire _id_2;
  output logic [7:0] id_1;
  parameter [-1 : id_2] id_7 = 1;
  always
  fork
    id_1[1] <= 1;
    id_1 -= id_7;
  join
  wire id_8;
endmodule
