

================================================================
== Vitis HLS Report for 'stream_merger_appNotification_s'
================================================================
* Date:           Sat Mar 18 14:39:17 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.168 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.600 ns|  9.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       26|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       50|    -|
|Register             |        -|     -|      315|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      315|      108|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op21_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op23_write_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op26_write_state4    |       and|   0|  0|   2|           1|           1|
    |tmp_i_300_nbreadreq_fu_42_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_28_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  26|          13|          12|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done                                 |   9|          2|    1|          2|
    |m_axis_notification_TDATA_blk_n         |   9|          2|    1|          2|
    |m_axis_notification_TDATA_int_regslice  |  14|          3|   88|        264|
    |rxEng2rxApp_notification_blk_n          |   9|          2|    1|          2|
    |timer2rxApp_notification_blk_n          |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  50|         11|   92|        272|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+----+----+-----+-----------+
    |                        Name                        | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                           |   1|   0|    1|          0|
    |ap_done_reg                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                             |   1|   0|    1|          0|
    |rxEng2rxApp_notification_read_reg_75                |  81|   0|   81|          0|
    |rxEng2rxApp_notification_read_reg_75_pp0_iter1_reg  |  81|   0|   81|          0|
    |timer2rxApp_notification_read_reg_84                |  81|   0|   81|          0|
    |tmp_i_300_reg_80                                    |   1|   0|    1|          0|
    |tmp_i_300_reg_80_pp0_iter2_reg                      |   1|   0|    1|          0|
    |tmp_i_reg_71                                        |   1|   0|    1|          0|
    |tmp_i_reg_71                                        |  64|  32|    1|          0|
    +----------------------------------------------------+----+----+-----+-----------+
    |Total                                               | 315|  32|  252|          0|
    +----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+--------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+----------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  stream_merger<appNotification>|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  stream_merger<appNotification>|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  stream_merger<appNotification>|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  stream_merger<appNotification>|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|  stream_merger<appNotification>|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  stream_merger<appNotification>|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  stream_merger<appNotification>|  return value|
|rxEng2rxApp_notification_dout     |   in|   81|     ap_fifo|        rxEng2rxApp_notification|       pointer|
|rxEng2rxApp_notification_empty_n  |   in|    1|     ap_fifo|        rxEng2rxApp_notification|       pointer|
|rxEng2rxApp_notification_read     |  out|    1|     ap_fifo|        rxEng2rxApp_notification|       pointer|
|timer2rxApp_notification_dout     |   in|   81|     ap_fifo|        timer2rxApp_notification|       pointer|
|timer2rxApp_notification_empty_n  |   in|    1|     ap_fifo|        timer2rxApp_notification|       pointer|
|timer2rxApp_notification_read     |  out|    1|     ap_fifo|        timer2rxApp_notification|       pointer|
|m_axis_notification_TREADY        |   in|    1|        axis|             m_axis_notification|       pointer|
|m_axis_notification_TDATA         |  out|   88|        axis|             m_axis_notification|       pointer|
|m_axis_notification_TVALID        |  out|    1|        axis|             m_axis_notification|       pointer|
+----------------------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i81 %rxEng2rxApp_notification, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i81 %rxEng2rxApp_notification, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i81 %rxEng2rxApp_notification, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i81 %timer2rxApp_notification, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i81 %timer2rxApp_notification, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i81 %timer2rxApp_notification, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i81 %rxEng2rxApp_notification, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i81 %timer2rxApp_notification, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i88 %m_axis_notification, void @empty_5, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln135 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 14 'specpipeline' 'specpipeline_ln135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i81P0A, i81 %rxEng2rxApp_notification, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 15 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 81> <Depth = 4> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln640 = br i1 %tmp_i, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/../axi_utils.hpp:640]   --->   Operation 16 'br' 'br_ln640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %stream_merger<appNotification>.exit"   --->   Operation 17 'br' 'br_ln0' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.16ns)   --->   "%rxEng2rxApp_notification_read = read i81 @_ssdm_op_Read.ap_fifo.volatile.i81P0A, i81 %rxEng2rxApp_notification" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 18 'read' 'rxEng2rxApp_notification_read' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 81> <Depth = 4> <FIFO>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_i_300 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i81P0A, i81 %timer2rxApp_notification, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 19 'nbreadreq' 'tmp_i_300' <Predicate = (!tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 81> <Depth = 4> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln644 = br i1 %tmp_i_300, void %._crit_edge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/../axi_utils.hpp:644]   --->   Operation 20 'br' 'br_ln644' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.16ns)   --->   "%timer2rxApp_notification_read = read i81 @_ssdm_op_Read.ap_fifo.volatile.i81P0A, i81 %timer2rxApp_notification" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 21 'read' 'timer2rxApp_notification_read' <Predicate = (!tmp_i & tmp_i_300)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 81> <Depth = 4> <FIFO>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln173_10 = zext i81 %timer2rxApp_notification_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 22 'zext' 'zext_ln173_10' <Predicate = (!tmp_i & tmp_i_300)> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i88P128A, i88 %m_axis_notification, i88 %zext_ln173_10" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 23 'write' 'write_ln173' <Predicate = (!tmp_i & tmp_i_300)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i81 %rxEng2rxApp_notification_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 24 'zext' 'zext_ln173' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i88P128A, i88 %m_axis_notification, i88 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 25 'write' 'write_ln173' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 26 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i88P128A, i88 %m_axis_notification, i88 %zext_ln173_10" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 26 'write' 'write_ln173' <Predicate = (!tmp_i & tmp_i_300)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln647 = br void %._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/../axi_utils.hpp:647]   --->   Operation 27 'br' 'br_ln647' <Predicate = (!tmp_i & tmp_i_300)> <Delay = 0.00>
ST_4 : Operation 28 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i88P128A, i88 %m_axis_notification, i88 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 28 'write' 'write_ln173' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln643 = br void %stream_merger<appNotification>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/../axi_utils.hpp:643]   --->   Operation 29 'br' 'br_ln643' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_axis_notification]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rxEng2rxApp_notification]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ timer2rxApp_notification]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0             (specinterface) [ 00000]
specinterface_ln0             (specinterface) [ 00000]
specinterface_ln0             (specinterface) [ 00000]
specinterface_ln0             (specinterface) [ 00000]
specinterface_ln0             (specinterface) [ 00000]
specinterface_ln0             (specinterface) [ 00000]
specinterface_ln0             (specinterface) [ 00000]
specinterface_ln0             (specinterface) [ 00000]
specinterface_ln0             (specinterface) [ 00000]
specpipeline_ln135            (specpipeline ) [ 00000]
tmp_i                         (nbreadreq    ) [ 01111]
br_ln640                      (br           ) [ 00000]
br_ln0                        (br           ) [ 00000]
rxEng2rxApp_notification_read (read         ) [ 01110]
tmp_i_300                     (nbreadreq    ) [ 01111]
br_ln644                      (br           ) [ 00000]
timer2rxApp_notification_read (read         ) [ 01010]
zext_ln173_10                 (zext         ) [ 01001]
zext_ln173                    (zext         ) [ 01001]
write_ln173                   (write        ) [ 00000]
br_ln647                      (br           ) [ 00000]
write_ln173                   (write        ) [ 00000]
br_ln643                      (br           ) [ 00000]
ret_ln0                       (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_axis_notification">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_notification"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rxEng2rxApp_notification">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng2rxApp_notification"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="timer2rxApp_notification">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="timer2rxApp_notification"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i81P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i81P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i88P128A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="tmp_i_nbreadreq_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="0" index="1" bw="81" slack="0"/>
<pin id="31" dir="0" index="2" bw="1" slack="0"/>
<pin id="32" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="rxEng2rxApp_notification_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="81" slack="0"/>
<pin id="38" dir="0" index="1" bw="81" slack="0"/>
<pin id="39" dir="1" index="2" bw="81" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rxEng2rxApp_notification_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="tmp_i_300_nbreadreq_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="81" slack="0"/>
<pin id="45" dir="0" index="2" bw="1" slack="0"/>
<pin id="46" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_300/2 "/>
</bind>
</comp>

<comp id="50" class="1004" name="timer2rxApp_notification_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="81" slack="0"/>
<pin id="52" dir="0" index="1" bw="81" slack="0"/>
<pin id="53" dir="1" index="2" bw="81" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="timer2rxApp_notification_read/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="88" slack="0"/>
<pin id="59" dir="0" index="2" bw="81" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/3 write_ln173/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="zext_ln173_10_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="81" slack="1"/>
<pin id="65" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_10/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="zext_ln173_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="81" slack="2"/>
<pin id="69" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/3 "/>
</bind>
</comp>

<comp id="71" class="1005" name="tmp_i_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="1"/>
<pin id="73" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="75" class="1005" name="rxEng2rxApp_notification_read_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="81" slack="2"/>
<pin id="77" dir="1" index="1" bw="81" slack="2"/>
</pin_list>
<bind>
<opset="rxEng2rxApp_notification_read "/>
</bind>
</comp>

<comp id="80" class="1005" name="tmp_i_300_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="1"/>
<pin id="82" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_300 "/>
</bind>
</comp>

<comp id="84" class="1005" name="timer2rxApp_notification_read_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="81" slack="1"/>
<pin id="86" dir="1" index="1" bw="81" slack="1"/>
</pin_list>
<bind>
<opset="timer2rxApp_notification_read "/>
</bind>
</comp>

<comp id="89" class="1005" name="zext_ln173_10_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="88" slack="1"/>
<pin id="91" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln173_10 "/>
</bind>
</comp>

<comp id="94" class="1005" name="zext_ln173_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="88" slack="1"/>
<pin id="96" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln173 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="22" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="2" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="35"><net_src comp="16" pin="0"/><net_sink comp="28" pin=2"/></net>

<net id="40"><net_src comp="24" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="22" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="16" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="54"><net_src comp="24" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="26" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="63" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="70"><net_src comp="67" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="74"><net_src comp="28" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="78"><net_src comp="36" pin="2"/><net_sink comp="75" pin=0"/></net>

<net id="79"><net_src comp="75" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="83"><net_src comp="42" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="50" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="88"><net_src comp="84" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="92"><net_src comp="63" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="93"><net_src comp="89" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="97"><net_src comp="67" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="56" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_notification | {4 }
	Port: rxEng2rxApp_notification | {}
	Port: timer2rxApp_notification | {}
 - Input state : 
	Port: stream_merger<appNotification> : m_axis_notification | {}
	Port: stream_merger<appNotification> : rxEng2rxApp_notification | {1 }
	Port: stream_merger<appNotification> : timer2rxApp_notification | {2 }
  - Chain level:
	State 1
	State 2
	State 3
		write_ln173 : 1
		write_ln173 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|
| Operation|              Functional Unit             |
|----------|------------------------------------------|
| nbreadreq|           tmp_i_nbreadreq_fu_28          |
|          |         tmp_i_300_nbreadreq_fu_42        |
|----------|------------------------------------------|
|   read   | rxEng2rxApp_notification_read_read_fu_36 |
|          | timer2rxApp_notification_read_read_fu_50 |
|----------|------------------------------------------|
|   write  |              grp_write_fu_56             |
|----------|------------------------------------------|
|   zext   |            zext_ln173_10_fu_63           |
|          |             zext_ln173_fu_67             |
|----------|------------------------------------------|
|   Total  |                                          |
|----------|------------------------------------------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|rxEng2rxApp_notification_read_reg_75|   81   |
|timer2rxApp_notification_read_reg_84|   81   |
|          tmp_i_300_reg_80          |    1   |
|            tmp_i_reg_71            |    1   |
|        zext_ln173_10_reg_89        |   88   |
|          zext_ln173_reg_94         |   88   |
+------------------------------------+--------+
|                Total               |   340  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_56 |  p2  |   4  |  81  |   324  ||    20   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   324  || 0.452714||    20   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   20   |
|  Register |    -   |   340  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   340  |   20   |
+-----------+--------+--------+--------+
