verilog work "D:/Alchitry/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/shifter16b_10.v"
verilog work "D:/Alchitry/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/seven_seg_5.v"
verilog work "D:/Alchitry/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/decoder_6.v"
verilog work "D:/Alchitry/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/counter_4.v"
verilog work "D:/Alchitry/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/compare16b_8.v"
verilog work "D:/Alchitry/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/boolean16b_9.v"
verilog work "D:/Alchitry/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/adder16b_7.v"
verilog work "D:/Alchitry/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "D:/Alchitry/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/multi_seven_seg_2.v"
verilog work "D:/Alchitry/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/aluCompiled_3.v"
verilog work "D:/Alchitry/ALU/work/planAhead/ALU/ALU.srcs/sources_1/imports/verilog/mojo_top_0.v"
