(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : Maxtri_kvm_board_v1.0.brd                     )
(    Software Version : 16.6P004                                      )
(    Date/Time        : Tue May 15 16:28:18 2018                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------

RIPUP_ETCH FALSE;
RIPUP_DELETE_FIRST_SEGMENT FALSE;
RIPUP_RETAIN_BONDWIRE FALSE;
RIPUP_SYMBOLS ALWAYS;
Missing symbol has error FALSE;
SCHEMATIC_DIRECTORY 'F:/Design_Projects/matrix_kvm/schemtic_backup20180514/sch/worklib/kvm_prototype/packaged';
BOARD_DIRECTORY '';
OLD_BOARD_NAME 'F:/Design_Projects/matrix_kvm/schemtic_backup20180514/sch/worklib/kvm_prototype/physical/Maxtri_kvm_board_v1.0.brd';
NEW_BOARD_NAME 'F:/Design_Projects/matrix_kvm/schemtic_backup20180514/sch/worklib/kvm_prototype/physical/Maxtri_kvm_board_v1.0.brd';

CmdLine: netrev -$ -i F:/Design_Projects/matrix_kvm/schemtic_backup20180514/sch/worklib/kvm_prototype/packaged -l -y 1 F:/Design_Projects/matrix_kvm/schemtic_backup20180514/sch/worklib/kvm_prototype/physical/#Taaaabd03268.tmp

------ Preparing to read pst files ------

Starting to read F:/Design_Projects/matrix_kvm/schemtic_backup20180514/sch/worklib/kvm_prototype/packaged/pstchip.dat 
   Finished reading F:/Design_Projects/matrix_kvm/schemtic_backup20180514/sch/worklib/kvm_prototype/packaged/pstchip.dat (00:00:00.22)
Starting to read F:/Design_Projects/matrix_kvm/schemtic_backup20180514/sch/worklib/kvm_prototype/packaged/pstxprt.dat 
   Finished reading F:/Design_Projects/matrix_kvm/schemtic_backup20180514/sch/worklib/kvm_prototype/packaged/pstxprt.dat (00:00:00.08)
Starting to read F:/Design_Projects/matrix_kvm/schemtic_backup20180514/sch/worklib/kvm_prototype/packaged/pstxnet.dat 
   Finished reading F:/Design_Projects/matrix_kvm/schemtic_backup20180514/sch/worklib/kvm_prototype/packaged/pstxnet.dat (00:00:00.08)

------ Oversights/Warnings/Errors ------


#1   WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]

WARNING(SPMHNI-194): Symbol 'SPL1209' for device 'L-10030103,10UH' not found in PSMPATH or must be "dbdoctor"ed.

#2   WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]

WARNING(SPMHNI-194): Symbol 'SPL1212' for device 'L-10031070,2.7UH' not found in PSMPATH or must be "dbdoctor"ed.

#3   WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]

WARNING(SPMHNI-194): Symbol 'SL1210' for device 'LB-10070007,3A' not found in PSMPATH or must be "dbdoctor"ed.

#4   WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]

WARNING(SPMHNI-194): Symbol 'DIP164' for device 'PCIE_X16' not found in PSMPATH or must be "dbdoctor"ed.

    Alternatively, the JEDEC_TYPE is not defined for the device in the pstchip.dat.



===========================================================
Start Constraint Diff3 Import
	Constraint File:    F:/Design_Projects/matrix_kvm/schemtic_backup20180514/sch/worklib/kvm_prototype/packaged/pstcmdb.dat
	Allegro Baseline:   C:/Users/cdj/AppData/Local/Temp/#Taaaaad05580.tmp
	Start time: Tue May 15 16:28:19 2018
===========================================================
===========================================================
Finished Constraint Update	Time: Tue May 15 16:28:20 2018
===========================================================

------ Library Paths ------
MODULEPATH =  . 
           E:/Cadence/SPB_16.6/share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           E:/Cadence/SPB_16.6/share/local/pcb/symbols 
           E:/Cadence/SPB_16.6/share/pcb/pcb_lib/symbols 
           E:/Cadence/SPB_16.6/share/pcb/allegrolib/symbols 
           G:/pcb_libs/symbol_libs/ 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           E:/Cadence/SPB_16.6/share/local/pcb/padstacks 
           E:/Cadence/SPB_16.6/share/pcb/pcb_lib/symbols 
           E:/Cadence/SPB_16.6/share/pcb/allegrolib/symbols 
           G:/PCB_LIBS/PAD_LIBS/ 


------ Summary Statistics ------


netrev run on May 15 16:28:18 2018
   DESIGN NAME : 'KVM_PROTOTYPE'
   PACKAGING ON 15-May-2018 AT 16:27:53

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
  4 warnings detected

cpu time      0:04:37
elapsed time  0:00:02

