Classic Timing Analyzer report for FIFO
Wed Jul 07 08:11:24 2010
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                                                                                   ; To                                                                                                                                                                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.584 ns                                       ; WR                                                                                                                                                                     ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                          ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.133 ns                                      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[5]                          ; Q[5]                                                                                                                                                                  ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.381 ns                                      ; D[5]                                                                                                                                                                   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg5 ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg7 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[7]                         ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                                                                        ;                                                                                                                                                                       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C35F484C8       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                   ; To                                                                                                                                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 241.78 MHz ( period = 4.136 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.872 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg0 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg1 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg2 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg3 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg4 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg5 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg6 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg7 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg0 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg1 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg2 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg3 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg4 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg5 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg6 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg7 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg0 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg1 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg2 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg3 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg4 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg5 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg6 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg7 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg0 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg1 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg2 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg3 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg4 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg5 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg6 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg7 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg0 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg1 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg2 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg3 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg4 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg5 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg6 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg7 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg0 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg1 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg2 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg3 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg4 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg5 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg6 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg7 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg0 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg1 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg2 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg3 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg4 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg5 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg6 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg7 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg0 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg1 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg2 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg3 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg4 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg5 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg6 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg7 ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.403 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.403 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.403 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.403 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.403 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.403 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.403 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.403 ns                ;
; N/A                                     ; 275.18 MHz ( period = 3.634 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.370 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.324 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 3.314 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 3.314 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 3.301 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 3.299 ns                ;
; N/A                                     ; 281.69 MHz ( period = 3.550 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|usedw_is_1_dff                                                                      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.286 ns                ;
; N/A                                     ; 283.69 MHz ( period = 3.525 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|usedw_is_1_dff                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 3.261 ns                ;
; N/A                                     ; 288.60 MHz ( period = 3.465 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[2]                                                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 3.201 ns                ;
; N/A                                     ; 293.26 MHz ( period = 3.410 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 294.72 MHz ( period = 3.393 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[6]                                                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|usedw_is_1_dff                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; 295.16 MHz ( period = 3.388 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[6]                                                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 298.95 MHz ( period = 3.345 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[3]                                                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|usedw_is_1_dff                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 3.081 ns                ;
; N/A                                     ; 299.40 MHz ( period = 3.340 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[3]                                                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 303.03 MHz ( period = 3.300 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[4]                                                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|usedw_is_1_dff                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 3.036 ns                ;
; N/A                                     ; 303.49 MHz ( period = 3.295 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[4]                                                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.031 ns                ;
; N/A                                     ; 305.25 MHz ( period = 3.276 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[7]                                                    ; CLK        ; CLK      ; None                        ; None                      ; 3.012 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg0  ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg1  ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a1~portb_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg2  ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a2~portb_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg3  ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a3~portb_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg4  ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a4~portb_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg5  ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a5~portb_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg6  ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a6~portb_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg7  ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a7~portb_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; 311.53 MHz ( period = 3.210 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[3]                                                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.946 ns                ;
; N/A                                     ; 312.60 MHz ( period = 3.199 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[0]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; 312.60 MHz ( period = 3.199 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[1]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; 312.60 MHz ( period = 3.199 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[2]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; 312.60 MHz ( period = 3.199 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[3]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; 312.60 MHz ( period = 3.199 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[4]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; 312.60 MHz ( period = 3.199 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[5]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; 312.60 MHz ( period = 3.199 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[6]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; 312.60 MHz ( period = 3.199 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[7]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; 313.48 MHz ( period = 3.190 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[6]                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.926 ns                ;
; N/A                                     ; 314.76 MHz ( period = 3.177 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[1]                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; 314.76 MHz ( period = 3.177 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[0]                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; 314.76 MHz ( period = 3.177 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[6]                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; 314.76 MHz ( period = 3.177 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[7]                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; 314.76 MHz ( period = 3.177 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[3]                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; 314.76 MHz ( period = 3.177 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[4]                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; 314.76 MHz ( period = 3.177 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[5]                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; 314.76 MHz ( period = 3.177 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[2]                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; 316.56 MHz ( period = 3.159 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[5]                                                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|usedw_is_1_dff                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.895 ns                ;
; N/A                                     ; 317.06 MHz ( period = 3.154 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[5]                                                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 2.844 ns                ;
; N/A                                     ; 322.16 MHz ( period = 3.104 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[5]                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.840 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[2]                                                       ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 2.850 ns                ;
; N/A                                     ; 323.83 MHz ( period = 3.088 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[4]                                                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.824 ns                ;
; N/A                                     ; 326.16 MHz ( period = 3.066 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[7]                                                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|usedw_is_1_dff                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.802 ns                ;
; N/A                                     ; 326.48 MHz ( period = 3.063 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[6]                                                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.799 ns                ;
; N/A                                     ; 326.69 MHz ( period = 3.061 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[7]                                                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.797 ns                ;
; N/A                                     ; 326.90 MHz ( period = 3.059 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|usedw_is_1_dff                                                                      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|usedw_is_1_dff                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.795 ns                ;
; N/A                                     ; 329.27 MHz ( period = 3.037 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.773 ns                ;
; N/A                                     ; 331.35 MHz ( period = 3.018 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[4]                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.754 ns                ;
; N/A                                     ; 337.04 MHz ( period = 2.967 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[2]                                                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|usedw_is_1_dff                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.703 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[1]                                                       ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 2.711 ns                ;
; N/A                                     ; 337.61 MHz ( period = 2.962 ns )                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[2]                                                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.698 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[5]                                                       ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 2.694 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_we_reg       ; CLK        ; CLK      ; None                        ; None                      ; 2.725 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.705 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.725 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 2.725 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 2.725 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 2.725 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 2.725 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 2.725 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 2.725 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 2.725 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg1  ; CLK        ; CLK      ; None                        ; None                      ; 2.705 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg2  ; CLK        ; CLK      ; None                        ; None                      ; 2.705 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg3  ; CLK        ; CLK      ; None                        ; None                      ; 2.705 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg4  ; CLK        ; CLK      ; None                        ; None                      ; 2.705 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg5  ; CLK        ; CLK      ; None                        ; None                      ; 2.705 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg6  ; CLK        ; CLK      ; None                        ; None                      ; 2.705 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg7  ; CLK        ; CLK      ; None                        ; None                      ; 2.705 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[3]                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.668 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[0]                                                       ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 2.674 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[1]                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.648 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[0]                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.648 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[2]                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.648 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|rd_ptr_lsb                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 2.594 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|usedw_is_0_dff                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.569 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|usedw_is_1_dff                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.573 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[0]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.547 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[1]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.547 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[2]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.547 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[3]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.547 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[4]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.547 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[5]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.547 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[6]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.547 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[5]                                                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.437 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[7]                                                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.420 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[3]                                                       ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 2.366 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[4]                                                       ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 2.360 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[6]                                                       ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 2.358 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[0]                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[7]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.315 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[0]                                                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[7]                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.291 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[1]                                                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|usedw_is_1_dff                                                                      ; CLK        ; CLK      ; None                        ; None                      ; 2.284 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[1]                                                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.279 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[0]                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[6]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.229 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[0]                                                       ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[6]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.229 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[1]                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[0]                                                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[6]                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.205 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[1]                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[7]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.185 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[1]                                                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[7]                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.160 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[0]                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[5]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.143 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[0]                                                       ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[5]                                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.143 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|usedw_is_0_dff                                                                      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.154 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[0]                                                    ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[5]                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.119 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|rd_ptr_lsb                                                                          ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.039 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[4]                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 1.892 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[7]                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 1.879 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[2]                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 1.878 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[3]                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 1.853 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[2]                                                                     ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 1.804 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[6]                                                                     ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 1.803 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[3]                                                                     ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 1.802 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[4]                                                                     ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 1.802 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[5]                                                                     ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 1.802 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[6]                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 1.845 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[0]                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.841 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[7]                                                                     ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 1.795 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[0]                                                                     ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.793 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[5]                                                           ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 1.836 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                        ;                                                                                                                                                                        ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                          ;
+-------+--------------+------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                                                                                                                                                     ; To Clock ;
+-------+--------------+------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 6.584 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; CLK      ;
; N/A   ; None         ; 6.226 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[7]                                                    ; CLK      ;
; N/A   ; None         ; 6.171 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|usedw_is_1_dff                                                                      ; CLK      ;
; N/A   ; None         ; 6.149 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[0]                                                           ; CLK      ;
; N/A   ; None         ; 6.149 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[1]                                                           ; CLK      ;
; N/A   ; None         ; 6.149 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[2]                                                           ; CLK      ;
; N/A   ; None         ; 6.149 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[3]                                                           ; CLK      ;
; N/A   ; None         ; 6.149 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[4]                                                           ; CLK      ;
; N/A   ; None         ; 6.149 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[5]                                                           ; CLK      ;
; N/A   ; None         ; 6.149 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[6]                                                           ; CLK      ;
; N/A   ; None         ; 6.149 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[7]                                                           ; CLK      ;
; N/A   ; None         ; 6.140 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[6]                                                    ; CLK      ;
; N/A   ; None         ; 6.054 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[5]                                                    ; CLK      ;
; N/A   ; None         ; 5.968 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[4]                                                    ; CLK      ;
; N/A   ; None         ; 5.934 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[0]                          ; CLK      ;
; N/A   ; None         ; 5.934 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[1]                          ; CLK      ;
; N/A   ; None         ; 5.934 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[2]                          ; CLK      ;
; N/A   ; None         ; 5.934 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[3]                          ; CLK      ;
; N/A   ; None         ; 5.934 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[4]                          ; CLK      ;
; N/A   ; None         ; 5.934 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[5]                          ; CLK      ;
; N/A   ; None         ; 5.934 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[6]                          ; CLK      ;
; N/A   ; None         ; 5.934 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[7]                          ; CLK      ;
; N/A   ; None         ; 5.895 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_we_reg       ; CLK      ;
; N/A   ; None         ; 5.895 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg0  ; CLK      ;
; N/A   ; None         ; 5.895 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK      ;
; N/A   ; None         ; 5.895 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK      ;
; N/A   ; None         ; 5.895 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg2 ; CLK      ;
; N/A   ; None         ; 5.895 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK      ;
; N/A   ; None         ; 5.895 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg4 ; CLK      ;
; N/A   ; None         ; 5.895 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg5 ; CLK      ;
; N/A   ; None         ; 5.895 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg6 ; CLK      ;
; N/A   ; None         ; 5.895 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg7 ; CLK      ;
; N/A   ; None         ; 5.895 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg1  ; CLK      ;
; N/A   ; None         ; 5.895 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg2  ; CLK      ;
; N/A   ; None         ; 5.895 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg3  ; CLK      ;
; N/A   ; None         ; 5.895 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg4  ; CLK      ;
; N/A   ; None         ; 5.895 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg5  ; CLK      ;
; N/A   ; None         ; 5.895 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg6  ; CLK      ;
; N/A   ; None         ; 5.895 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg7  ; CLK      ;
; N/A   ; None         ; 5.882 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[3]                                                    ; CLK      ;
; N/A   ; None         ; 5.796 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[2]                                                    ; CLK      ;
; N/A   ; None         ; 5.658 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; CLK      ;
; N/A   ; None         ; 5.643 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[1]                                                    ; CLK      ;
; N/A   ; None         ; 5.635 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[0]                                                    ; CLK      ;
; N/A   ; None         ; 5.572 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLK      ;
; N/A   ; None         ; 5.571 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLK      ;
; N/A   ; None         ; 5.568 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK      ;
; N/A   ; None         ; 5.562 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK      ;
; N/A   ; None         ; 5.561 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg2 ; CLK      ;
; N/A   ; None         ; 5.561 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg4 ; CLK      ;
; N/A   ; None         ; 5.547 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK      ;
; N/A   ; None         ; 5.547 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLK      ;
; N/A   ; None         ; 5.485 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[0]                                                       ; CLK      ;
; N/A   ; None         ; 5.485 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[1]                                                       ; CLK      ;
; N/A   ; None         ; 5.485 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[2]                                                       ; CLK      ;
; N/A   ; None         ; 5.485 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[3]                                                       ; CLK      ;
; N/A   ; None         ; 5.485 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[4]                                                       ; CLK      ;
; N/A   ; None         ; 5.485 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[5]                                                       ; CLK      ;
; N/A   ; None         ; 5.485 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[6]                                                       ; CLK      ;
; N/A   ; None         ; 5.293 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|usedw_is_0_dff                                                                      ; CLK      ;
; N/A   ; None         ; 5.118 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|rd_ptr_lsb                                                                          ; CLK      ;
; N/A   ; None         ; 4.422 ns   ; D[0] ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg0  ; CLK      ;
; N/A   ; None         ; 4.412 ns   ; D[1] ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg1  ; CLK      ;
; N/A   ; None         ; 4.284 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[5]                                                                     ; CLK      ;
; N/A   ; None         ; 4.283 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[0]                                                                     ; CLK      ;
; N/A   ; None         ; 4.282 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[6]                                                                     ; CLK      ;
; N/A   ; None         ; 4.280 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[3]                                                                     ; CLK      ;
; N/A   ; None         ; 4.276 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[1]                                                                     ; CLK      ;
; N/A   ; None         ; 4.273 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[4]                                                                     ; CLK      ;
; N/A   ; None         ; 4.271 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[2]                                                                     ; CLK      ;
; N/A   ; None         ; 4.266 ns   ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[7]                                                                     ; CLK      ;
; N/A   ; None         ; 4.093 ns   ; D[7] ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg7  ; CLK      ;
; N/A   ; None         ; 4.082 ns   ; D[4] ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg4  ; CLK      ;
; N/A   ; None         ; 4.076 ns   ; D[6] ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg6  ; CLK      ;
; N/A   ; None         ; 4.057 ns   ; D[2] ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg2  ; CLK      ;
; N/A   ; None         ; 4.056 ns   ; D[3] ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg3  ; CLK      ;
; N/A   ; None         ; 3.694 ns   ; D[5] ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg5  ; CLK      ;
+-------+--------------+------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                   ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                                          ; To   ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------+------------+
; N/A   ; None         ; 11.133 ns  ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[5] ; Q[5] ; CLK        ;
; N/A   ; None         ; 8.677 ns   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[7]                           ; U[7] ; CLK        ;
; N/A   ; None         ; 8.643 ns   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[1]                           ; U[1] ; CLK        ;
; N/A   ; None         ; 8.633 ns   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[7] ; Q[7] ; CLK        ;
; N/A   ; None         ; 8.447 ns   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[6] ; Q[6] ; CLK        ;
; N/A   ; None         ; 8.425 ns   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[4] ; Q[4] ; CLK        ;
; N/A   ; None         ; 8.406 ns   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[0]                           ; U[0] ; CLK        ;
; N/A   ; None         ; 8.394 ns   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[0] ; Q[0] ; CLK        ;
; N/A   ; None         ; 8.387 ns   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[1] ; Q[1] ; CLK        ;
; N/A   ; None         ; 8.381 ns   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[2]                           ; U[2] ; CLK        ;
; N/A   ; None         ; 8.363 ns   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[4]                           ; U[4] ; CLK        ;
; N/A   ; None         ; 8.354 ns   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[3] ; Q[3] ; CLK        ;
; N/A   ; None         ; 8.056 ns   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[2] ; Q[2] ; CLK        ;
; N/A   ; None         ; 8.040 ns   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[3]                           ; U[3] ; CLK        ;
; N/A   ; None         ; 8.012 ns   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[5]                           ; U[5] ; CLK        ;
; N/A   ; None         ; 7.729 ns   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[6]                           ; U[6] ; CLK        ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                 ;
+---------------+-------------+-----------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                                                                                                                                                     ; To Clock ;
+---------------+-------------+-----------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -3.381 ns ; D[5] ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg5  ; CLK      ;
; N/A           ; None        ; -3.743 ns ; D[3] ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg3  ; CLK      ;
; N/A           ; None        ; -3.744 ns ; D[2] ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg2  ; CLK      ;
; N/A           ; None        ; -3.763 ns ; D[6] ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg6  ; CLK      ;
; N/A           ; None        ; -3.769 ns ; D[4] ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg4  ; CLK      ;
; N/A           ; None        ; -3.780 ns ; D[7] ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg7  ; CLK      ;
; N/A           ; None        ; -4.000 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[7]                                                                     ; CLK      ;
; N/A           ; None        ; -4.005 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[2]                                                                     ; CLK      ;
; N/A           ; None        ; -4.007 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[4]                                                                     ; CLK      ;
; N/A           ; None        ; -4.010 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[1]                                                                     ; CLK      ;
; N/A           ; None        ; -4.014 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[3]                                                                     ; CLK      ;
; N/A           ; None        ; -4.016 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[6]                                                                     ; CLK      ;
; N/A           ; None        ; -4.017 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[0]                                                                     ; CLK      ;
; N/A           ; None        ; -4.018 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[5]                                                                     ; CLK      ;
; N/A           ; None        ; -4.099 ns ; D[1] ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg1  ; CLK      ;
; N/A           ; None        ; -4.109 ns ; D[0] ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg0  ; CLK      ;
; N/A           ; None        ; -4.785 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[6]                                                    ; CLK      ;
; N/A           ; None        ; -4.786 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[0]                                                    ; CLK      ;
; N/A           ; None        ; -4.786 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[4]                                                    ; CLK      ;
; N/A           ; None        ; -4.786 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[2]                                                    ; CLK      ;
; N/A           ; None        ; -4.796 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                                           ; CLK      ;
; N/A           ; None        ; -4.796 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|usedw_is_1_dff                                                                      ; CLK      ;
; N/A           ; None        ; -4.827 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|usedw_is_0_dff                                                                      ; CLK      ;
; N/A           ; None        ; -4.852 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|rd_ptr_lsb                                                                          ; CLK      ;
; N/A           ; None        ; -5.049 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[5]                                                    ; CLK      ;
; N/A           ; None        ; -5.050 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[3]                                                    ; CLK      ;
; N/A           ; None        ; -5.051 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[1]                                                    ; CLK      ;
; N/A           ; None        ; -5.092 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                                            ; CLK      ;
; N/A           ; None        ; -5.148 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_we_reg       ; CLK      ;
; N/A           ; None        ; -5.219 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[0]                                                       ; CLK      ;
; N/A           ; None        ; -5.219 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[1]                                                       ; CLK      ;
; N/A           ; None        ; -5.219 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[2]                                                       ; CLK      ;
; N/A           ; None        ; -5.219 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[3]                                                       ; CLK      ;
; N/A           ; None        ; -5.219 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[4]                                                       ; CLK      ;
; N/A           ; None        ; -5.219 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[5]                                                       ; CLK      ;
; N/A           ; None        ; -5.219 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[6]                                                       ; CLK      ;
; N/A           ; None        ; -5.234 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK      ;
; N/A           ; None        ; -5.234 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLK      ;
; N/A           ; None        ; -5.248 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg2 ; CLK      ;
; N/A           ; None        ; -5.248 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg4 ; CLK      ;
; N/A           ; None        ; -5.249 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK      ;
; N/A           ; None        ; -5.255 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK      ;
; N/A           ; None        ; -5.258 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLK      ;
; N/A           ; None        ; -5.259 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLK      ;
; N/A           ; None        ; -5.266 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[7]                                                    ; CLK      ;
; N/A           ; None        ; -5.582 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg0  ; CLK      ;
; N/A           ; None        ; -5.582 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK      ;
; N/A           ; None        ; -5.582 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK      ;
; N/A           ; None        ; -5.582 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg2 ; CLK      ;
; N/A           ; None        ; -5.582 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK      ;
; N/A           ; None        ; -5.582 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg4 ; CLK      ;
; N/A           ; None        ; -5.582 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg5 ; CLK      ;
; N/A           ; None        ; -5.582 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg6 ; CLK      ;
; N/A           ; None        ; -5.582 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_address_reg7 ; CLK      ;
; N/A           ; None        ; -5.582 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg1  ; CLK      ;
; N/A           ; None        ; -5.582 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg2  ; CLK      ;
; N/A           ; None        ; -5.582 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg3  ; CLK      ;
; N/A           ; None        ; -5.582 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg4  ; CLK      ;
; N/A           ; None        ; -5.582 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg5  ; CLK      ;
; N/A           ; None        ; -5.582 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg6  ; CLK      ;
; N/A           ; None        ; -5.582 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg7  ; CLK      ;
; N/A           ; None        ; -5.621 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[0]                          ; CLK      ;
; N/A           ; None        ; -5.621 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[1]                          ; CLK      ;
; N/A           ; None        ; -5.621 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[2]                          ; CLK      ;
; N/A           ; None        ; -5.621 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[3]                          ; CLK      ;
; N/A           ; None        ; -5.621 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[4]                          ; CLK      ;
; N/A           ; None        ; -5.621 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[5]                          ; CLK      ;
; N/A           ; None        ; -5.621 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[6]                          ; CLK      ;
; N/A           ; None        ; -5.621 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[7]                          ; CLK      ;
; N/A           ; None        ; -5.883 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[0]                                                           ; CLK      ;
; N/A           ; None        ; -5.883 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[1]                                                           ; CLK      ;
; N/A           ; None        ; -5.883 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[2]                                                           ; CLK      ;
; N/A           ; None        ; -5.883 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[3]                                                           ; CLK      ;
; N/A           ; None        ; -5.883 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[4]                                                           ; CLK      ;
; N/A           ; None        ; -5.883 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[5]                                                           ; CLK      ;
; N/A           ; None        ; -5.883 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[6]                                                           ; CLK      ;
; N/A           ; None        ; -5.883 ns ; WR   ; fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[7]                                                           ; CLK      ;
+---------------+-------------+-----------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Wed Jul 07 08:11:23 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FIFO -c FIFO --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" has Internal fmax of 241.78 MHz between source register "fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff" and destination register "fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff" (period= 4.136 ns)
    Info: + Longest register to register delay is 3.872 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y34_N5; Fanout = 13; REG Node = 'fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff'
        Info: 2: + IC(0.779 ns) + CELL(0.623 ns) = 1.402 ns; Loc. = LCCOMB_X50_Y34_N16; Fanout = 11; COMB Node = 'fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|valid_rreq'
        Info: 3: + IC(0.408 ns) + CELL(0.651 ns) = 2.461 ns; Loc. = LCCOMB_X50_Y34_N20; Fanout = 2; COMB Node = 'fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~66'
        Info: 4: + IC(0.680 ns) + CELL(0.623 ns) = 3.764 ns; Loc. = LCCOMB_X49_Y34_N4; Fanout = 1; COMB Node = 'fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~0'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.872 ns; Loc. = LCFF_X49_Y34_N5; Fanout = 13; REG Node = 'fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff'
        Info: Total cell delay = 2.005 ns ( 51.78 % )
        Info: Total interconnect delay = 1.867 ns ( 48.22 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 3.195 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 77; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(1.200 ns) + CELL(0.666 ns) = 3.195 ns; Loc. = LCFF_X49_Y34_N5; Fanout = 13; REG Node = 'fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff'
            Info: Total cell delay = 1.756 ns ( 54.96 % )
            Info: Total interconnect delay = 1.439 ns ( 45.04 % )
        Info: - Longest clock path from clock "CLK" to source register is 3.195 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 77; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(1.200 ns) + CELL(0.666 ns) = 3.195 ns; Loc. = LCFF_X49_Y34_N5; Fanout = 13; REG Node = 'fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff'
            Info: Total cell delay = 1.756 ns ( 54.96 % )
            Info: Total interconnect delay = 1.439 ns ( 45.04 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff" (data pin = "WR", clock pin = "CLK") is 6.584 ns
    Info: + Longest pin to register delay is 9.819 ns
        Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_C14; Fanout = 15; PIN Node = 'WR'
        Info: 2: + IC(5.804 ns) + CELL(0.370 ns) = 7.088 ns; Loc. = LCCOMB_X49_Y34_N6; Fanout = 43; COMB Node = 'fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|valid_wreq~26'
        Info: 3: + IC(0.696 ns) + CELL(0.624 ns) = 8.408 ns; Loc. = LCCOMB_X50_Y34_N20; Fanout = 2; COMB Node = 'fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~66'
        Info: 4: + IC(0.680 ns) + CELL(0.623 ns) = 9.711 ns; Loc. = LCCOMB_X49_Y34_N4; Fanout = 1; COMB Node = 'fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~0'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.819 ns; Loc. = LCFF_X49_Y34_N5; Fanout = 13; REG Node = 'fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff'
        Info: Total cell delay = 2.639 ns ( 26.88 % )
        Info: Total interconnect delay = 7.180 ns ( 73.12 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 3.195 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 77; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.200 ns) + CELL(0.666 ns) = 3.195 ns; Loc. = LCFF_X49_Y34_N5; Fanout = 13; REG Node = 'fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff'
        Info: Total cell delay = 1.756 ns ( 54.96 % )
        Info: Total interconnect delay = 1.439 ns ( 45.04 % )
Info: tco from clock "CLK" to destination pin "Q[5]" through memory "fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[5]" is 11.133 ns
    Info: + Longest clock path from clock "CLK" to source memory is 3.262 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 77; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.118 ns) + CELL(0.815 ns) = 3.262 ns; Loc. = M4K_X52_Y34; Fanout = 1; MEM Node = 'fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[5]'
        Info: Total cell delay = 1.905 ns ( 58.40 % )
        Info: Total interconnect delay = 1.357 ns ( 41.60 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Longest memory to pin delay is 7.611 ns
        Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X52_Y34; Fanout = 1; MEM Node = 'fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[5]'
        Info: 2: + IC(4.296 ns) + CELL(3.206 ns) = 7.611 ns; Loc. = PIN_Y14; Fanout = 0; PIN Node = 'Q[5]'
        Info: Total cell delay = 3.315 ns ( 43.56 % )
        Info: Total interconnect delay = 4.296 ns ( 56.44 % )
Info: th for memory "fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg5" (data pin = "D[5]", clock pin = "CLK") is -3.381 ns
    Info: + Longest clock path from clock "CLK" to destination memory is 3.305 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 77; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.118 ns) + CELL(0.858 ns) = 3.305 ns; Loc. = M4K_X52_Y34; Fanout = 1; MEM Node = 'fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg5'
        Info: Total cell delay = 1.948 ns ( 58.94 % )
        Info: Total interconnect delay = 1.357 ns ( 41.06 % )
    Info: + Micro hold delay of destination is 0.267 ns
    Info: - Shortest pin to memory delay is 6.953 ns
        Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_D15; Fanout = 1; PIN Node = 'D[5]'
        Info: 2: + IC(5.909 ns) + CELL(0.130 ns) = 6.953 ns; Loc. = M4K_X52_Y34; Fanout = 1; MEM Node = 'fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0~portb_datain_reg5'
        Info: Total cell delay = 1.044 ns ( 15.02 % )
        Info: Total interconnect delay = 5.909 ns ( 84.98 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Allocated 117 megabytes of memory during processing
    Info: Processing ended: Wed Jul 07 08:11:24 2010
    Info: Elapsed time: 00:00:01


