ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Jul 03, 2024 at 23:04:18 CST
ncverilog
	/home/YuChengWang/STAR/sim/softmax_SASA.sv
	/home/YuChengWang/STAR/src/SASA.sv
	/home/YuChengWang/STAR/src/def.sv
	+incdir+/home/YuChengWang/STAR/src
	+nc64bit
	+access+r
	+define+FSDB_FILE="SASA.fsdb"
Recompiling... reason: file '../src/submodule/MVU.sv' is newer than expected.
	expected: Wed Jul  3 22:51:34 2024
	actual:   Wed Jul  3 23:04:15 2024
file: /home/YuChengWang/STAR/src/SASA.sv
            if(MVA_counter[`SASA_Input_shift-1:0] == `SASA_Input_shift'hf && MVA_counter>0)begin      //every Segnum vector a 
                                                                        |
ncvlog: *W,INTOVF (/home/YuChengWang/STAR/src/./submodule/MVU.sv,44|72): bit overflow during conversion from text [2.5(IEEE)] (2 bits).
(`include file: /home/YuChengWang/STAR/src/./submodule/MVU.sv line 44, file: /home/YuChengWang/STAR/src/SASA.sv line 2)
	module worklib.MVU:sv
		errors: 0, warnings: 1
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
                  .MatchVector(MatchVector),
                                         |
ncelab: *W,CUVMPW (../sim/softmax_SASA.sv,42|41): port sizes differ in port connection (257/256).
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.MVU:sv <0x14135059>
			streams:  14, words: 138817
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  5       5
		Registers:               51      51
		Scalar wires:            16       -
		Vectored wires:          20       -
		Always blocks:           10      10
		Initial blocks:           9       9
		Cont. assignments:       14      20
		Pseudo assignments:      12      12
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.softmax_SASA:sv
Loading snapshot worklib.softmax_SASA:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_Q-2020.03, Linux x86_64/64bit, 02/09/2020
(C) 1996 - 2020 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'SASA.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
==> The input size is :          64
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

-----------------------------------------------------

Congratulations! All data have been generated successfully!

-------------------------PASS------------------------

Simulation complete via $finish(1) at time 1360 NS + 0
../sim/softmax_SASA.sv:136       #(`CYCLE/2); $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Jul 03, 2024 at 23:06:50 CST  (total: 00:02:32)
