<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>uvm_tlm2_imps.svh</title><link rel="stylesheet" type="text/css" href="../styles/main.css" /><script type="text/javascript" src="../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="TLM2_imps"></a><a name="Topic1277"></a><div class="CTopic TSection LSystemVerilog first">
 <div class="CTitle">TLM2 imps (interface implementations)</div>
 <div class="CBody"><p>This section defines the implementation classes for connecting TLM2 interfaces.</p><p>TLM imps bind a TLM interface with the object that contains the interface implementation.&nbsp; In addition to the transaction type and the phase type, the imps are parameterized with the type of the object that will provide the implementation. Most often this will be the type of the component where the imp resides. The constructor of the imp takes as an argument an object of type IMP and installs it as the implementation object.&nbsp; Most often the imp constructor argument is &quot;this&quot;.</p></div>
</div>

<a name="IMP_binding_macros"></a><a name="Topic1278"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">IMP binding macros</div>
</div>

<a name="`UVM_TLM_NB_TRANSPORT_FW_IMP"></a><a name="Topic1279"></a><div class="CTopic TMacro LSystemVerilog">
 <div class="CTitle">`UVM_TLM_NB_TRANSPORT_FW_IMP</div>
 <div class="CBody"><p>The macro wraps the forward path call function nb_transport_fw()</p><p>The first call to this method for a transaction marks the initial timing point.&nbsp; Every call to this method may mark a timing point in the execution of the transaction. The timing annotation argument allows the timing points to be offset from the simulation times at which the forward path is used.&nbsp; The final timing point of a transaction may be marked by a call to nb_transport_bw() within <a href="../index.html#File10:uvm_tlm2_imps.svh:`UVM_TLM_NB_TRANSPORT_BW_IMP" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1280);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >`UVM_TLM_NB_TRANSPORT_BW_IMP</a> or a return from this or subsequent call to nb_transport_fw().</p><p>See <a href="../index.html#File10:tlm2.txt:TLM2_Interfaces,Ports,Exports_and_Transport_Interfaces_Subset" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1292);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >TLM2 Interfaces, Ports, Exports and Transport Interfaces Subset</a> for more details on the semantics and rules of the nonblocking transport interface.</p></div>
</div>

<a name="`UVM_TLM_NB_TRANSPORT_BW_IMP"></a><a name="Topic1280"></a><div class="CTopic TMacro LSystemVerilog">
 <div class="CTitle">`UVM_TLM_NB_TRANSPORT_BW_IMP</div>
 <div class="CBody"><p>Implementation of the backward path.&nbsp; The macro wraps the function called nb_transport_bw().&nbsp; This function MUST be implemented in the INITIATOR component class.</p><p>Every call to this method may mark a timing point, including the final timing point, in the execution of the transaction.&nbsp; The timing annotation argument allows the timing point to be offset from the simulation times at which the backward path is used.&nbsp; The final timing point of a transaction may be marked by a call to nb_transport_fw() within <a href="../index.html#File10:uvm_tlm2_imps.svh:`UVM_TLM_NB_TRANSPORT_FW_IMP" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1279);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >`UVM_TLM_NB_TRANSPORT_FW_IMP</a> or a return from this or subsequent call to nb_transport_bw().</p><p>See <a href="../index.html#File10:tlm2.txt:TLM2_Interfaces,Ports,Exports_and_Transport_Interfaces_Subset" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1292);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >TLM2 Interfaces, Ports, Exports and Transport Interfaces Subset</a> for more details on the semantics and rules of the nonblocking transport interface.</p><div class="CHeading">Example</div><pre class="CText">class master extends uvm_component;<br />   uvm_tlm_nb_initiator_socket<br />         #(trans, uvm_tlm_phase_e, this_t) initiator_socket;<br /><br />   function void build_phase(uvm_phase phase);<br />      initiator_socket = new(&quot;initiator_socket&quot;, this, this);<br />   endfunction<br /><br />   function uvm_tlm_sync_e nb_transport_bw(trans t,<br />                                  ref uvm_tlm_phase_e p,<br />                                  input uvm_tlm_time delay);<br />       transaction = t;<br />       state = p;<br />       return UVM_TLM_ACCEPTED;<br />   endfunction<br /><br />   ...<br />endclass</pre></div>
</div>

<a name="`UVM_TLM_B_TRANSPORT_IMP"></a><a name="Topic1281"></a><div class="CTopic TMacro LSystemVerilog">
 <div class="CTitle">`UVM_TLM_B_TRANSPORT_IMP</div>
 <div class="CBody"><p>The macro wraps the function b_transport() Execute a blocking transaction. Once this method returns, the transaction is assumed to have been executed. Whether that execution is succesful or not must be indicated by the transaction itself.</p><p>The callee may modify or update the transaction object, subject to any constraints imposed by the transaction class. The initiator may re-use a transaction object from one call to the next and across calls to b_transport().</p><p>The call to b_transport shall mark the first timing point of the transaction. The return from b_transport() shall mark the final timing point of the transaction. The timing annotation argument allows the timing points to be offset from the simulation times at which the task call and return are executed.</p></div>
</div>

<a name="IMP_binding_classes"></a><a name="Topic1282"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">IMP binding classes</div>
</div>

<a name="uvm_tlm_b_transport_imp"></a><a name="Topic1283"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_tlm_b_transport_imp</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype1283"><div class="CPEntry Parent TClass"><div class="CPName">uvm_port_base<span class="TemplateSignature"> #(uvm_tlm_if #(T))</span></div></div><div class="CPEntry TClass Current"><div class="CPName">uvm_tlm_b_transport_imp<span class="TemplateSignature"> #(<span class="SHKeyword">type</span> T=uvm_tlm_generic_payload, <span class="SHKeyword">type</span> IMP=<span class="SHKeyword">int</span>)</span></div></div></div>
 <div class="CBody"><p>Used like exports, except an addtional class parameter specifices the type of the implementation object.&nbsp; When the imp is instantiated the implementation object is bound.</p></div>
</div>

<a name="uvm_tlm_nb_transport_fw_imp"></a><a name="Topic1284"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_tlm_nb_transport_fw_imp</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype1284"><div class="CPEntry Parent TClass"><div class="CPName">uvm_port_base<span class="TemplateSignature"> #(uvm_tlm_if #(T,P))</span></div></div><div class="CPEntry TClass Current"><div class="CPName">uvm_tlm_nb_transport_fw_imp<span class="TemplateSignature"> #(<span class="SHKeyword">type</span> T=uvm_tlm_generic_payload, <span class="SHKeyword">type</span> P=uvm_tlm_phase_e, <span class="SHKeyword">type</span> IMP=<span class="SHKeyword">int</span>)</span></div></div></div>
 <div class="CBody"><p>Used like exports, except an addtional class parameter specifices the type of the implementation object.&nbsp; When the imp is instantiated the implementation object is bound.</p></div>
</div>

<a name="uvm_tlm_nb_transport_bw_imp"></a><a name="Topic1285"></a><div class="CTopic TClass LSystemVerilog last">
 <div class="CTitle">uvm_tlm_nb_transport_bw_imp</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype1285"><div class="CPEntry Parent TClass"><div class="CPName">uvm_port_base<span class="TemplateSignature"> #(uvm_tlm_if #(T,P))</span></div></div><div class="CPEntry TClass Current"><div class="CPName">uvm_tlm_nb_transport_bw_imp<span class="TemplateSignature"> #(<span class="SHKeyword">type</span> T=uvm_tlm_generic_payload, <span class="SHKeyword">type</span> P=uvm_tlm_phase_e, <span class="SHKeyword">type</span> IMP=<span class="SHKeyword">int</span>)</span></div></div></div>
 <div class="CBody"><p>Used like exports, except an addtional class parameter specifices the type of the implementation object.&nbsp; When the imp is instantiated the implementation object is bound.</p></div>
</div>

</body></html>