

================================================================
== Vitis HLS Report for 'stencil3d_Pipeline_row_bound_height_row_bound_col'
================================================================
* Date:           Sat Apr  5 07:23:28 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.496 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      902|      902|  4.510 us|  4.510 us|  902|  902|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- row_bound_height_row_bound_col  |      900|      900|         2|          1|          1|   900|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       87|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|       43|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       43|      159|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln27_1_fu_162_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln27_fu_136_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln28_fu_202_p2     |         +|   0|  0|  12|           5|           1|
    |icmp_ln27_fu_130_p2    |      icmp|   0|  0|  11|          10|           8|
    |icmp_ln28_fu_148_p2    |      icmp|   0|  0|   9|           5|           2|
    |or_ln30_fu_191_p2      |        or|   0|  0|  14|          14|           4|
    |select_ln11_fu_154_p3  |    select|   0|  0|   5|           1|           1|
    |select_ln27_fu_168_p3  |    select|   0|  0|   5|           1|           5|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  87|          52|          25|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten19_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_j_load                 |   9|          2|    5|         10|
    |i_fu_52                                 |   9|          2|    5|         10|
    |indvar_flatten19_fu_56                  |   9|          2|   10|         20|
    |j_fu_48                                 |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   42|         84|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_52                  |   5|   0|    5|          0|
    |indvar_flatten19_fu_56   |  10|   0|   10|          0|
    |j_fu_48                  |   5|   0|    5|          0|
    |zext_ln29_reg_247        |  10|   0|   64|         54|
    |zext_ln30_reg_257        |  10|   0|   64|         54|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  43|   0|  151|        108|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+---------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_row_bound_height_row_bound_col|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_row_bound_height_row_bound_col|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_row_bound_height_row_bound_col|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_row_bound_height_row_bound_col|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_row_bound_height_row_bound_col|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_row_bound_height_row_bound_col|  return value|
|orig_address0  |  out|   14|   ap_memory|                                               orig|         array|
|orig_ce0       |  out|    1|   ap_memory|                                               orig|         array|
|orig_q0        |   in|   32|   ap_memory|                                               orig|         array|
|orig_address1  |  out|   14|   ap_memory|                                               orig|         array|
|orig_ce1       |  out|    1|   ap_memory|                                               orig|         array|
|orig_q1        |   in|   32|   ap_memory|                                               orig|         array|
|sol_address0   |  out|   14|   ap_memory|                                                sol|         array|
|sol_ce0        |  out|    1|   ap_memory|                                                sol|         array|
|sol_we0        |  out|    1|   ap_memory|                                                sol|         array|
|sol_d0         |  out|   32|   ap_memory|                                                sol|         array|
|sol_address1   |  out|   14|   ap_memory|                                                sol|         array|
|sol_ce1        |  out|    1|   ap_memory|                                                sol|         array|
|sol_we1        |  out|    1|   ap_memory|                                                sol|         array|
|sol_d1         |  out|   32|   ap_memory|                                                sol|         array|
+---------------+-----+-----+------------+---------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.23>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten19 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sol, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %orig, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten19"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 1, i5 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 1, i5 %j"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc89"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten19_load = load i10 %indvar_flatten19" [stencil.c:27]   --->   Operation 14 'load' 'indvar_flatten19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.60ns)   --->   "%icmp_ln27 = icmp_eq  i10 %indvar_flatten19_load, i10 900" [stencil.c:27]   --->   Operation 16 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.72ns)   --->   "%add_ln27 = add i10 %indvar_flatten19_load, i10 1" [stencil.c:27]   --->   Operation 17 'add' 'add_ln27' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc92, void %loop_height.exitStub" [stencil.c:27]   --->   Operation 18 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [stencil.c:28]   --->   Operation 19 'load' 'j_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [stencil.c:27]   --->   Operation 20 'load' 'i_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.63ns)   --->   "%icmp_ln28 = icmp_eq  i5 %j_load, i5 31" [stencil.c:28]   --->   Operation 21 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.27ns)   --->   "%select_ln11 = select i1 %icmp_ln28, i5 1, i5 %j_load" [stencil.c:11]   --->   Operation 22 'select' 'select_ln11' <Predicate = (!icmp_ln27)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.70ns)   --->   "%add_ln27_1 = add i5 %i_load, i5 1" [stencil.c:27]   --->   Operation 23 'add' 'add_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.27ns)   --->   "%select_ln27 = select i1 %icmp_ln28, i5 %add_ln27_1, i5 %i_load" [stencil.c:27]   --->   Operation 24 'select' 'select_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i5.i4, i5 %select_ln27, i5 %select_ln11, i4 0" [stencil.c:29]   --->   Operation 25 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i14 %shl_ln" [stencil.c:29]   --->   Operation 26 'zext' 'zext_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%orig_addr = getelementptr i32 %orig, i64 0, i64 %zext_ln29" [stencil.c:29]   --->   Operation 27 'getelementptr' 'orig_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.24ns)   --->   "%orig_load = load i14 %orig_addr" [stencil.c:29]   --->   Operation 28 'load' 'orig_load' <Predicate = (!icmp_ln27)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%or_ln30 = or i14 %shl_ln, i14 15" [stencil.c:30]   --->   Operation 29 'or' 'or_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i14 %or_ln30" [stencil.c:30]   --->   Operation 30 'zext' 'zext_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%orig_addr_1 = getelementptr i32 %orig, i64 0, i64 %zext_ln30" [stencil.c:30]   --->   Operation 31 'getelementptr' 'orig_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.24ns)   --->   "%orig_load_1 = load i14 %orig_addr_1" [stencil.c:30]   --->   Operation 32 'load' 'orig_load_1' <Predicate = (!icmp_ln27)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 33 [1/1] (0.70ns)   --->   "%add_ln28 = add i5 %select_ln11, i5 1" [stencil.c:28]   --->   Operation 33 'add' 'add_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln28 = store i10 %add_ln27, i10 %indvar_flatten19" [stencil.c:28]   --->   Operation 34 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln28 = store i5 %select_ln27, i5 %i" [stencil.c:28]   --->   Operation 35 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln28 = store i5 %add_ln28, i5 %j" [stencil.c:28]   --->   Operation 36 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.49>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @row_bound_height_row_bound_col_str"   --->   Operation 37 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 900, i64 900, i64 900"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [stencil.c:11]   --->   Operation 40 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (1.24ns)   --->   "%orig_load = load i14 %orig_addr" [stencil.c:29]   --->   Operation 41 'load' 'orig_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sol_addr = getelementptr i32 %sol, i64 0, i64 %zext_ln29" [stencil.c:29]   --->   Operation 42 'getelementptr' 'sol_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.24ns)   --->   "%store_ln29 = store i32 %orig_load, i14 %sol_addr" [stencil.c:29]   --->   Operation 43 'store' 'store_ln29' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 44 [1/2] (1.24ns)   --->   "%orig_load_1 = load i14 %orig_addr_1" [stencil.c:30]   --->   Operation 44 'load' 'orig_load_1' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sol_addr_1 = getelementptr i32 %sol, i64 0, i64 %zext_ln30" [stencil.c:30]   --->   Operation 45 'getelementptr' 'sol_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.24ns)   --->   "%store_ln30 = store i32 %orig_load_1, i14 %sol_addr_1" [stencil.c:30]   --->   Operation 46 'store' 'store_ln30' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc89" [stencil.c:28]   --->   Operation 47 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ orig]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ sol]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 010]
i                     (alloca           ) [ 010]
indvar_flatten19      (alloca           ) [ 010]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten19_load (load             ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
icmp_ln27             (icmp             ) [ 010]
add_ln27              (add              ) [ 000]
br_ln27               (br               ) [ 000]
j_load                (load             ) [ 000]
i_load                (load             ) [ 000]
icmp_ln28             (icmp             ) [ 000]
select_ln11           (select           ) [ 000]
add_ln27_1            (add              ) [ 000]
select_ln27           (select           ) [ 000]
shl_ln                (bitconcatenate   ) [ 000]
zext_ln29             (zext             ) [ 011]
orig_addr             (getelementptr    ) [ 011]
or_ln30               (or               ) [ 000]
zext_ln30             (zext             ) [ 011]
orig_addr_1           (getelementptr    ) [ 011]
add_ln28              (add              ) [ 000]
store_ln28            (store            ) [ 000]
store_ln28            (store            ) [ 000]
store_ln28            (store            ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
empty                 (speclooptripcount) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
specloopname_ln11     (specloopname     ) [ 000]
orig_load             (load             ) [ 000]
sol_addr              (getelementptr    ) [ 000]
store_ln29            (store            ) [ 000]
orig_load_1           (load             ) [ 000]
sol_addr_1            (getelementptr    ) [ 000]
store_ln30            (store            ) [ 000]
br_ln28               (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="orig">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sol">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sol"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i5.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_bound_height_row_bound_col_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="j_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="indvar_flatten19_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten19/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="orig_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="14" slack="0"/>
<pin id="64" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="14" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="0"/>
<pin id="72" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="73" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="32" slack="0"/>
<pin id="75" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="orig_load/1 orig_load_1/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="orig_addr_1_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="14" slack="0"/>
<pin id="81" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_1/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="sol_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="14" slack="1"/>
<pin id="89" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sol_addr/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="14" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="0"/>
<pin id="97" dir="0" index="4" bw="14" slack="0"/>
<pin id="98" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="100" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 store_ln30/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="sol_addr_1_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="14" slack="1"/>
<pin id="107" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sol_addr_1/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln0_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="10" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln0_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="5" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="5" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="indvar_flatten19_load_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="0"/>
<pin id="129" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten19_load/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln27_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="0"/>
<pin id="132" dir="0" index="1" bw="10" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln27_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="10" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="j_load_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="5" slack="0"/>
<pin id="144" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_load_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln28_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="0"/>
<pin id="150" dir="0" index="1" bw="5" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="select_ln11_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="5" slack="0"/>
<pin id="157" dir="0" index="2" bw="5" slack="0"/>
<pin id="158" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln27_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="select_ln27_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="5" slack="0"/>
<pin id="171" dir="0" index="2" bw="5" slack="0"/>
<pin id="172" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="shl_ln_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="14" slack="0"/>
<pin id="178" dir="0" index="1" bw="5" slack="0"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="0" index="3" bw="1" slack="0"/>
<pin id="181" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln29_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="14" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="or_ln30_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="14" slack="0"/>
<pin id="193" dir="0" index="1" bw="14" slack="0"/>
<pin id="194" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln30/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln30_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="14" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln28_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln28_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="0" index="1" bw="10" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln28_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="0"/>
<pin id="215" dir="0" index="1" bw="5" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln28_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="0" index="1" bw="5" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="223" class="1005" name="j_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="0"/>
<pin id="225" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="230" class="1005" name="i_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="237" class="1005" name="indvar_flatten19_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="10" slack="0"/>
<pin id="239" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten19 "/>
</bind>
</comp>

<comp id="247" class="1005" name="zext_ln29_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="1"/>
<pin id="249" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln29 "/>
</bind>
</comp>

<comp id="252" class="1005" name="orig_addr_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="14" slack="1"/>
<pin id="254" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr "/>
</bind>
</comp>

<comp id="257" class="1005" name="zext_ln30_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="1"/>
<pin id="259" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln30 "/>
</bind>
</comp>

<comp id="262" class="1005" name="orig_addr_1_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="14" slack="1"/>
<pin id="264" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="34" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="76"><net_src comp="60" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="34" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="77" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="101"><net_src comp="67" pin="7"/><net_sink comp="92" pin=4"/></net>

<net id="102"><net_src comp="85" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="67" pin="3"/><net_sink comp="92" pin=1"/></net>

<net id="111"><net_src comp="103" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="127" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="142" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="166"><net_src comp="145" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="18" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="148" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="162" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="145" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="168" pin="3"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="154" pin="3"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="189"><net_src comp="176" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="195"><net_src comp="176" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="36" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="206"><net_src comp="154" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="136" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="168" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="202" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="48" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="229"><net_src comp="223" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="233"><net_src comp="52" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="236"><net_src comp="230" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="240"><net_src comp="56" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="243"><net_src comp="237" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="250"><net_src comp="186" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="255"><net_src comp="60" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="260"><net_src comp="197" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="265"><net_src comp="77" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="67" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: orig | {}
	Port: sol | {2 }
 - Input state : 
	Port: stencil3d_Pipeline_row_bound_height_row_bound_col : orig | {1 2 }
	Port: stencil3d_Pipeline_row_bound_height_row_bound_col : sol | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten19_load : 1
		icmp_ln27 : 2
		add_ln27 : 2
		br_ln27 : 3
		j_load : 1
		i_load : 1
		icmp_ln28 : 2
		select_ln11 : 3
		add_ln27_1 : 2
		select_ln27 : 3
		shl_ln : 4
		zext_ln29 : 5
		orig_addr : 6
		orig_load : 7
		or_ln30 : 5
		zext_ln30 : 5
		orig_addr_1 : 6
		orig_load_1 : 7
		add_ln28 : 4
		store_ln28 : 3
		store_ln28 : 4
		store_ln28 : 5
	State 2
		store_ln29 : 1
		store_ln30 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |   add_ln27_fu_136  |    0    |    17   |
|    add   |  add_ln27_1_fu_162 |    0    |    12   |
|          |   add_ln28_fu_202  |    0    |    12   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln27_fu_130  |    0    |    11   |
|          |  icmp_ln28_fu_148  |    0    |    9    |
|----------|--------------------|---------|---------|
|  select  | select_ln11_fu_154 |    0    |    5    |
|          | select_ln27_fu_168 |    0    |    5    |
|----------|--------------------|---------|---------|
|bitconcatenate|    shl_ln_fu_176   |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln29_fu_186  |    0    |    0    |
|          |  zext_ln30_fu_197  |    0    |    0    |
|----------|--------------------|---------|---------|
|    or    |   or_ln30_fu_191   |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    71   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|        i_reg_230       |    5   |
|indvar_flatten19_reg_237|   10   |
|        j_reg_223       |    5   |
|   orig_addr_1_reg_262  |   14   |
|    orig_addr_reg_252   |   14   |
|    zext_ln29_reg_247   |   64   |
|    zext_ln30_reg_257   |   64   |
+------------------------+--------+
|          Total         |   176  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_67 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   71   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   176  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   176  |   89   |
+-----------+--------+--------+--------+
