/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [12:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire [15:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = ~(celloutsig_1_2z[0] | celloutsig_1_7z[4]);
  assign celloutsig_0_10z = ~(celloutsig_0_7z[8] | celloutsig_0_9z[0]);
  assign celloutsig_1_1z = ~celloutsig_1_0z;
  assign celloutsig_0_4z = ~celloutsig_0_3z[2];
  assign celloutsig_0_31z = ~celloutsig_0_10z;
  assign celloutsig_0_6z = ~((celloutsig_0_3z[1] | celloutsig_0_1z) & celloutsig_0_1z);
  assign celloutsig_0_0z = in_data[79] ^ in_data[0];
  assign celloutsig_1_19z = celloutsig_1_13z ^ celloutsig_1_6z;
  assign celloutsig_0_32z = ~(_00_ ^ celloutsig_0_13z);
  assign celloutsig_1_0z = ~(in_data[128] ^ in_data[97]);
  reg [3:0] _12_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _12_ <= 4'h0;
    else _12_ <= celloutsig_0_7z[5:2];
  assign { _01_[3], _00_, _01_[1:0] } = _12_;
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z } <= celloutsig_1_2z;
  assign celloutsig_1_4z = in_data[186:182] || { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_6z } < { in_data[112], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_18z = celloutsig_1_7z[5:0] < celloutsig_1_15z[6:1];
  assign celloutsig_1_12z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_2z } % { 1'h1, in_data[114:111], celloutsig_1_4z };
  assign celloutsig_1_2z = { in_data[180], celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, in_data[178:177] };
  assign celloutsig_1_14z = { in_data[109:108], celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_0z } % { 1'h1, celloutsig_1_12z[4:1] };
  assign celloutsig_1_15z = { celloutsig_1_7z[6:3], celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_0z } % { 1'h1, celloutsig_1_12z[4], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_14z };
  assign celloutsig_0_7z = { in_data[72:61], celloutsig_0_6z } % { 1'h1, in_data[58:48], in_data[0] };
  assign celloutsig_0_3z = in_data[67:60] % { 1'h1, in_data[75:72], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_9z = { celloutsig_0_7z[5:4], celloutsig_0_4z } * in_data[65:63];
  assign celloutsig_0_5z = celloutsig_0_3z[2] ? { in_data[24:12], celloutsig_0_4z } : { in_data[90:85], celloutsig_0_3z[7:3], 1'h0, celloutsig_0_3z[1:0] };
  assign celloutsig_1_13z = celloutsig_1_0z & celloutsig_1_5z;
  assign celloutsig_0_13z = celloutsig_0_5z[6] & in_data[51];
  assign celloutsig_1_6z = ^ { in_data[141:125], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_1z = ^ { in_data[6:2], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z } <<< { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_10z = { in_data[190:189], celloutsig_1_0z } >>> { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z };
  assign _01_[2] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
