============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.13-s073_1
  Generated on:           Jun 27 2025  10:29:23 am
  Module:                 axis_sa
  Operating conditions:   ssg_cworstt_max_0p72v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (506 ps) Setup Check with Pin ro_reg[3][3][15]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[3][3][15]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42062/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[3][3][15]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 2: MET (506 ps) Setup Check with Pin ro_reg[3][3][14]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[3][3][14]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42063/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[3][3][14]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 3: MET (506 ps) Setup Check with Pin ro_reg[3][3][13]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[3][3][13]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42064/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[3][3][13]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 4: MET (506 ps) Setup Check with Pin ro_reg[3][3][12]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[3][3][12]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42065/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[3][3][12]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 5: MET (506 ps) Setup Check with Pin ro_reg[3][2][4]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[3][2][4]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42090/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[3][2][4]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 6: MET (506 ps) Setup Check with Pin ro_reg[3][2][3]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[3][2][3]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42089/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[3][2][3]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 7: MET (506 ps) Setup Check with Pin ro_reg[3][2][2]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[3][2][2]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42091/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[3][2][2]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 8: MET (506 ps) Setup Check with Pin ro_reg[3][2][1]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[3][2][1]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42092/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[3][2][1]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 9: MET (506 ps) Setup Check with Pin ro_reg[3][2][0]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[3][2][0]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42093/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[3][2][0]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 10: MET (506 ps) Setup Check with Pin ro_reg[2][4][15]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][15]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42094/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][4][15]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 11: MET (506 ps) Setup Check with Pin ro_reg[2][4][14]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][14]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42095/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][4][14]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 12: MET (506 ps) Setup Check with Pin ro_reg[2][4][13]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][13]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42096/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][4][13]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 13: MET (506 ps) Setup Check with Pin ro_reg[2][4][12]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][12]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42097/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][4][12]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 14: MET (506 ps) Setup Check with Pin ro_reg[2][4][11]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][11]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42098/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][4][11]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 15: MET (506 ps) Setup Check with Pin ro_reg[2][4][10]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][10]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42099/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][4][10]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 16: MET (506 ps) Setup Check with Pin ro_reg[2][4][9]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][9]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42100/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][4][9]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 17: MET (506 ps) Setup Check with Pin ro_reg[2][4][8]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][8]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42101/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][4][8]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 18: MET (506 ps) Setup Check with Pin ro_reg[2][4][7]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][7]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42102/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][4][7]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 19: MET (506 ps) Setup Check with Pin ro_reg[2][4][6]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][6]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42103/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][4][6]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 20: MET (506 ps) Setup Check with Pin ro_reg[2][4][5]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][5]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42104/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][4][5]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 21: MET (506 ps) Setup Check with Pin ro_reg[2][4][4]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][4]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42105/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][4][4]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 22: MET (506 ps) Setup Check with Pin ro_reg[2][4][3]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][3]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42106/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][4][3]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 23: MET (506 ps) Setup Check with Pin ro_reg[2][4][2]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][2]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42107/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][4][2]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 24: MET (506 ps) Setup Check with Pin ro_reg[2][4][1]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][1]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42108/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][4][1]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 25: MET (506 ps) Setup Check with Pin ro_reg[2][4][0]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][4][0]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42109/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][4][0]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 26: MET (506 ps) Setup Check with Pin ro_reg[2][3][15]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][15]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42110/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][3][15]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 27: MET (506 ps) Setup Check with Pin ro_reg[2][3][14]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][14]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42111/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][3][14]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 28: MET (506 ps) Setup Check with Pin ro_reg[2][3][13]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][13]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42112/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][3][13]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 29: MET (506 ps) Setup Check with Pin ro_reg[2][3][12]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][12]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42113/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][3][12]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 30: MET (506 ps) Setup Check with Pin ro_reg[2][3][11]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][11]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42114/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][3][11]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 31: MET (506 ps) Setup Check with Pin ro_reg[2][3][10]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][10]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42115/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][3][10]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 32: MET (506 ps) Setup Check with Pin ro_reg[2][3][9]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][9]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42116/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][3][9]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 33: MET (506 ps) Setup Check with Pin ro_reg[2][3][8]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][8]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42117/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][3][8]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 34: MET (506 ps) Setup Check with Pin ro_reg[2][3][7]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][7]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42118/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][3][7]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 35: MET (506 ps) Setup Check with Pin ro_reg[2][3][6]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][6]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42119/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][3][6]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 36: MET (506 ps) Setup Check with Pin ro_reg[2][3][5]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][5]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42120/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][3][5]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 37: MET (506 ps) Setup Check with Pin ro_reg[2][3][4]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][4]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42121/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][3][4]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 38: MET (506 ps) Setup Check with Pin ro_reg[2][3][3]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][3]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42122/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][3][3]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 39: MET (506 ps) Setup Check with Pin ro_reg[2][3][2]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][2]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42123/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][3][2]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 40: MET (506 ps) Setup Check with Pin ro_reg[2][3][1]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][1]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42124/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][3][1]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 41: MET (506 ps) Setup Check with Pin ro_reg[2][3][0]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[2][3][0]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42125/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[2][3][0]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 42: MET (506 ps) Setup Check with Pin ro_reg[1][5][10]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][5][10]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42131/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[1][5][10]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 43: MET (506 ps) Setup Check with Pin ro_reg[1][5][9]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][5][9]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42132/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[1][5][9]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 44: MET (506 ps) Setup Check with Pin ro_reg[1][5][8]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][5][8]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42161/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[1][5][8]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 45: MET (506 ps) Setup Check with Pin ro_reg[1][5][7]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][5][7]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42188/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[1][5][7]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 46: MET (506 ps) Setup Check with Pin ro_reg[1][5][6]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][5][6]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42187/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[1][5][6]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 47: MET (506 ps) Setup Check with Pin ro_reg[1][5][5]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][5][5]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42186/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[1][5][5]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 48: MET (506 ps) Setup Check with Pin ro_reg[1][5][4]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][5][4]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42185/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[1][5][4]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 49: MET (506 ps) Setup Check with Pin ro_reg[1][5][3]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][5][3]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42184/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[1][5][3]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 50: MET (506 ps) Setup Check with Pin ro_reg[1][5][2]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][5][2]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42183/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[1][5][2]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 51: MET (506 ps) Setup Check with Pin ro_reg[1][5][1]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][5][1]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42182/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[1][5][1]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 52: MET (506 ps) Setup Check with Pin ro_reg[1][5][0]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][5][0]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42180/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[1][5][0]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 53: MET (506 ps) Setup Check with Pin ro_reg[1][4][15]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][15]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42179/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[1][4][15]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 54: MET (506 ps) Setup Check with Pin ro_reg[1][4][14]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][14]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42181/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[1][4][14]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 55: MET (506 ps) Setup Check with Pin ro_reg[1][4][13]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][13]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42178/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[1][4][13]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 56: MET (506 ps) Setup Check with Pin ro_reg[1][4][12]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][12]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42177/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[1][4][12]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 57: MET (506 ps) Setup Check with Pin ro_reg[1][4][11]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][11]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42176/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[1][4][11]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 58: MET (506 ps) Setup Check with Pin ro_reg[1][4][10]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][10]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42175/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[1][4][10]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 59: MET (506 ps) Setup Check with Pin ro_reg[1][4][9]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][9]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42174/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[1][4][9]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 60: MET (506 ps) Setup Check with Pin ro_reg[1][4][8]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][8]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42173/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[1][4][8]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 61: MET (506 ps) Setup Check with Pin ro_reg[1][4][7]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][7]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42172/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[1][4][7]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 62: MET (506 ps) Setup Check with Pin ro_reg[1][4][6]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][6]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42171/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[1][4][6]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 63: MET (506 ps) Setup Check with Pin ro_reg[1][4][5]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][5]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42170/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[1][4][5]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 64: MET (506 ps) Setup Check with Pin ro_reg[1][4][4]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][4]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42169/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[1][4][4]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 65: MET (506 ps) Setup Check with Pin ro_reg[1][4][3]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][3]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42168/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[1][4][3]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 66: MET (506 ps) Setup Check with Pin ro_reg[1][4][2]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][2]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42167/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[1][4][2]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 67: MET (506 ps) Setup Check with Pin ro_reg[1][4][1]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][1]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42166/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[1][4][1]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 68: MET (506 ps) Setup Check with Pin ro_reg[1][4][0]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[1][4][0]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42165/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[1][4][0]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 69: MET (506 ps) Setup Check with Pin ro_reg[0][6][15]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][15]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42164/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][6][15]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 70: MET (506 ps) Setup Check with Pin ro_reg[0][6][14]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][14]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42163/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][6][14]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 71: MET (506 ps) Setup Check with Pin ro_reg[0][6][13]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][13]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42162/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][6][13]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 72: MET (506 ps) Setup Check with Pin ro_reg[0][6][12]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][12]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42040/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][6][12]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 73: MET (506 ps) Setup Check with Pin ro_reg[0][6][11]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][11]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42160/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][6][11]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 74: MET (506 ps) Setup Check with Pin ro_reg[0][6][10]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][10]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42159/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][6][10]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 75: MET (506 ps) Setup Check with Pin ro_reg[0][6][9]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][9]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42158/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][6][9]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 76: MET (506 ps) Setup Check with Pin ro_reg[0][6][8]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][8]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42157/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][6][8]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 77: MET (506 ps) Setup Check with Pin ro_reg[0][6][7]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][7]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42156/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][6][7]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 78: MET (506 ps) Setup Check with Pin ro_reg[0][6][6]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][6]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42155/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][6][6]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 79: MET (506 ps) Setup Check with Pin ro_reg[0][6][5]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][5]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42154/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][6][5]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 80: MET (506 ps) Setup Check with Pin ro_reg[0][6][4]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][4]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42153/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][6][4]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 81: MET (506 ps) Setup Check with Pin ro_reg[0][6][3]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][3]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42152/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][6][3]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 82: MET (506 ps) Setup Check with Pin ro_reg[0][6][2]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][2]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42151/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][6][2]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 83: MET (506 ps) Setup Check with Pin ro_reg[0][6][1]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][1]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42150/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][6][1]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 84: MET (506 ps) Setup Check with Pin ro_reg[0][6][0]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][6][0]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45107/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42149/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][6][0]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 85: MET (506 ps) Setup Check with Pin ro_reg[0][5][15]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][15]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42148/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][5][15]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 86: MET (506 ps) Setup Check with Pin ro_reg[0][5][14]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][14]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42147/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][5][14]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 87: MET (506 ps) Setup Check with Pin ro_reg[0][5][13]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][13]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42146/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][5][13]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 88: MET (506 ps) Setup Check with Pin ro_reg[0][5][12]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][12]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42145/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][5][12]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 89: MET (506 ps) Setup Check with Pin ro_reg[0][5][11]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][11]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42144/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][5][11]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 90: MET (506 ps) Setup Check with Pin ro_reg[0][5][10]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][10]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#------------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  m_ready            -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y     -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y           -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y           -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42143/Y           -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][5][10]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#------------------------------------------------------------------------------------------------



Path 91: MET (506 ps) Setup Check with Pin ro_reg[0][5][9]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][9]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42142/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][5][9]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 92: MET (506 ps) Setup Check with Pin ro_reg[0][5][8]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][8]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42141/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][5][8]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 93: MET (506 ps) Setup Check with Pin ro_reg[0][5][7]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][7]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42140/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][5][7]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 94: MET (506 ps) Setup Check with Pin ro_reg[0][5][6]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][6]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42139/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][5][6]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 95: MET (506 ps) Setup Check with Pin ro_reg[0][5][5]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][5]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42138/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][5][5]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 96: MET (506 ps) Setup Check with Pin ro_reg[0][5][4]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][4]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42137/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][5][4]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 97: MET (506 ps) Setup Check with Pin ro_reg[0][5][3]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][3]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42136/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][5][3]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 98: MET (506 ps) Setup Check with Pin ro_reg[0][5][2]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][2]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42134/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][5][2]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 99: MET (506 ps) Setup Check with Pin ro_reg[0][5][1]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][1]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42135/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][5][1]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------



Path 100: MET (506 ps) Setup Check with Pin ro_reg[0][5][0]/CK->D
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (F) m_ready
          Clock: (R) CLK
       Endpoint: (F) ro_reg[0][5][0]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           16     
                                              
             Setup:-     103                  
       Uncertainty:-     125                  
     Required Time:=    1772                  
      Launch Clock:-      16                  
       Input Delay:-     500                  
         Data Path:-     750                  
             Slack:=     506                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-----------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge             Cell              Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  m_ready           -       -     F     (arrival)                         2    34     0     516 
  g39821__6783/Y    -       A->Y  R     NAND2_X1A_A9PP140ZTUL_C35         2    32    26     542 
  g45875/Y          -       A->Y  F     INV_X1M_A9PP140ZTUL_C35          23   140    84     626 
  g45108/Y          -       A->Y  F     OR2_X0P5B_A9PP140ZTUL_C35        64   881   487    1112 
  g42133/Y          -       S0->Y F     MXIT2_X1M_A9PP140ZTUL_C35         1   199   153    1265 
  ro_reg[0][5][0]/D -       -     F     DFFRPQNA_X1M_A9PP140ZTUL_C35      1     -     0    1265 
#-----------------------------------------------------------------------------------------------


