# TCL File Generated by Component Editor 18.0
# Tue Mar 10 12:25:43 MDT 2020
# DO NOT MODIFY


# 
# FE_ICS52000 "FE_ICS52000" v1.0
#  2020.03.10.12:25:43
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module FE_ICS52000
# 
set_module_property DESCRIPTION ""
set_module_property NAME FE_ICS52000
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME FE_ICS52000
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property GROUP "FPGA Open Speech Tools"

# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL FE_ICS52000
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file FE_ICS52000_v1.vhd VHDL PATH FE_ICS52000_v1.vhd TOP_LEVEL_FILE
add_fileset_file mic_array_startup.vhd VHDL PATH mic_array_startup.vhd


# 
# parameters
# 
add_parameter avalon_data_width INTEGER 32
set_parameter_property avalon_data_width DEFAULT_VALUE 32
set_parameter_property avalon_data_width DISPLAY_NAME avalon_data_width
set_parameter_property avalon_data_width TYPE INTEGER
set_parameter_property avalon_data_width UNITS None
set_parameter_property avalon_data_width ALLOWED_RANGES -2147483648:2147483647
set_parameter_property avalon_data_width HDL_PARAMETER true
add_parameter mic_data_width INTEGER 24
set_parameter_property mic_data_width DEFAULT_VALUE 24
set_parameter_property mic_data_width DISPLAY_NAME mic_data_width
set_parameter_property mic_data_width TYPE INTEGER
set_parameter_property mic_data_width UNITS None
set_parameter_property mic_data_width ALLOWED_RANGES -2147483648:2147483647
set_parameter_property mic_data_width HDL_PARAMETER true
add_parameter cfg_data_width INTEGER 16
set_parameter_property cfg_data_width DEFAULT_VALUE 16
set_parameter_property cfg_data_width DISPLAY_NAME cfg_data_width
set_parameter_property cfg_data_width TYPE INTEGER
set_parameter_property cfg_data_width UNITS None
set_parameter_property cfg_data_width ALLOWED_RANGES -2147483648:2147483647
set_parameter_property cfg_data_width HDL_PARAMETER true
add_parameter ch_width INTEGER 6
set_parameter_property ch_width DEFAULT_VALUE 6
set_parameter_property ch_width DISPLAY_NAME ch_width
set_parameter_property ch_width TYPE INTEGER
set_parameter_property ch_width UNITS None
set_parameter_property ch_width ALLOWED_RANGES -2147483648:2147483647
set_parameter_property ch_width HDL_PARAMETER true
add_parameter n_mics INTEGER 16
set_parameter_property n_mics DEFAULT_VALUE 16
set_parameter_property n_mics DISPLAY_NAME n_mics
set_parameter_property n_mics TYPE INTEGER
set_parameter_property n_mics UNITS None
set_parameter_property n_mics ALLOWED_RANGES -2147483648:2147483647
set_parameter_property n_mics HDL_PARAMETER true
add_parameter n_clocks INTEGER 4
set_parameter_property n_clocks DEFAULT_VALUE 4
set_parameter_property n_clocks DISPLAY_NAME n_clocks
set_parameter_property n_clocks TYPE INTEGER
set_parameter_property n_clocks UNITS None
set_parameter_property n_clocks ALLOWED_RANGES -2147483648:2147483647
set_parameter_property n_clocks HDL_PARAMETER true
add_parameter sck_multiplier INTEGER 64
set_parameter_property sck_multiplier DEFAULT_VALUE 64
set_parameter_property sck_multiplier DISPLAY_NAME sck_multiplier
set_parameter_property sck_multiplier TYPE INTEGER
set_parameter_property sck_multiplier UNITS None
set_parameter_property sck_multiplier ALLOWED_RANGES -2147483648:2147483647
set_parameter_property sck_multiplier HDL_PARAMETER true


# 
# display items
# 


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock sys_clk
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset_n reset_n Input 1


# 
# connection point cfg_input
# 
add_interface cfg_input avalon_streaming end
set_interface_property cfg_input associatedClock sys_clk
set_interface_property cfg_input associatedReset reset
set_interface_property cfg_input dataBitsPerSymbol 16
set_interface_property cfg_input errorDescriptor ""
set_interface_property cfg_input firstSymbolInHighOrderBits true
set_interface_property cfg_input maxChannel 0
set_interface_property cfg_input readyLatency 0
set_interface_property cfg_input ENABLED true
set_interface_property cfg_input EXPORT_OF ""
set_interface_property cfg_input PORT_NAME_MAP ""
set_interface_property cfg_input CMSIS_SVD_VARIABLES ""
set_interface_property cfg_input SVD_ADDRESS_GROUP ""

add_interface_port cfg_input cfg_input_data data Input cfg_data_width
add_interface_port cfg_input cfg_input_error error Input 2
add_interface_port cfg_input cfg_input_valid valid Input 1


# 
# connection point sys_clk
# 
add_interface sys_clk clock end
set_interface_property sys_clk clockRate 0
set_interface_property sys_clk ENABLED true
set_interface_property sys_clk EXPORT_OF ""
set_interface_property sys_clk PORT_NAME_MAP ""
set_interface_property sys_clk CMSIS_SVD_VARIABLES ""
set_interface_property sys_clk SVD_ADDRESS_GROUP ""

add_interface_port sys_clk sys_clk clk Input 1


# 
# connection point mic_clk_in
# 
add_interface mic_clk_in clock end
set_interface_property mic_clk_in clockRate 0
set_interface_property mic_clk_in ENABLED true
set_interface_property mic_clk_in EXPORT_OF ""
set_interface_property mic_clk_in PORT_NAME_MAP ""
set_interface_property mic_clk_in CMSIS_SVD_VARIABLES ""
set_interface_property mic_clk_in SVD_ADDRESS_GROUP ""

add_interface_port mic_clk_in mic_clk_in clk Input 1


# 
# connection point mic_physical
# 
add_interface mic_physical conduit end
set_interface_property mic_physical associatedClock mic_clk_in
set_interface_property mic_physical associatedReset reset
set_interface_property mic_physical ENABLED true
set_interface_property mic_physical EXPORT_OF ""
set_interface_property mic_physical PORT_NAME_MAP ""
set_interface_property mic_physical CMSIS_SVD_VARIABLES ""
set_interface_property mic_physical SVD_ADDRESS_GROUP ""

add_interface_port mic_physical mic_data_in mic_data_in Input n_mics
add_interface_port mic_physical mic_ws_out mic_ws_out Output n_mics
add_interface_port mic_physical mic_clk_out clk Output n_clocks
add_interface_port mic_physical mics_rdy mics_rdy Output 1


# 
# connection point mic_output
# 
add_interface mic_output avalon_streaming start
set_interface_property mic_output associatedClock sys_clk
set_interface_property mic_output associatedReset reset
set_interface_property mic_output dataBitsPerSymbol 32
set_interface_property mic_output errorDescriptor ""
set_interface_property mic_output firstSymbolInHighOrderBits true
set_interface_property mic_output maxChannel 0
set_interface_property mic_output readyLatency 0
set_interface_property mic_output ENABLED true
set_interface_property mic_output EXPORT_OF ""
set_interface_property mic_output PORT_NAME_MAP ""
set_interface_property mic_output CMSIS_SVD_VARIABLES ""
set_interface_property mic_output SVD_ADDRESS_GROUP ""

add_interface_port mic_output mic_out_channel channel Output ch_width
add_interface_port mic_output mic_out_data data Output avalon_data_width
add_interface_port mic_output mic_out_error error Output 2
add_interface_port mic_output mic_out_valid valid Output 1

