<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/prng.v.html" target="file-frame">third_party/tests/ivtest/ivltests/prng.v</a>
defines: 
time_elapsed: 2.112s
ram usage: 43052 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpyu9ye5_t/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/prng.v.html" target="file-frame">third_party/tests/ivtest/ivltests/prng.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/prng.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/prng.v:4</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/prng.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/prng.v:4</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/prng.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/prng.v:4</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpyu9ye5_t/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpyu9ye5_t/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpyu9ye5_t/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/prng.v.html" target="file-frame">third_party/tests/ivtest/ivltests/prng.v</a>, line:4, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:10
       |vpiFullName:work@test
       |vpiStmt:
       \_assignment: , line:11
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (seed1), line:11
           |vpiName:seed1
           |vpiFullName:work@test.seed1
         |vpiRhs:
         \_constant: , line:11
           |vpiConstType:5
           |vpiDecompile:32&#39;hcafe_babe
           |vpiSize:32
           |HEX:32&#39;hcafe_babe
       |vpiStmt:
       \_assignment: , line:12
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (seed2), line:12
           |vpiName:seed2
           |vpiFullName:work@test.seed2
         |vpiRhs:
         \_constant: , line:12
           |vpiConstType:5
           |vpiDecompile:32&#39;hdead_beef
           |vpiSize:32
           |HEX:32&#39;hdead_beef
       |vpiStmt:
       \_for_stmt: , line:15
         |vpiFullName:work@test
         |vpiCondition:
         \_operation: , line:15
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (i), line:15
             |vpiName:i
             |vpiFullName:work@test.i
           |vpiOperand:
           \_constant: , line:15
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_constant: , line:15
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiLhs:
           \_logic_var: , line:15
             |vpiFullName:work@test
         |vpiForIncStmt:
         \_operation: , line:15
           |vpiOpType:82
           |vpiOperand:
           \_ref_obj: (i), line:15
             |vpiName:i
         |vpiStmt:
         \_begin: , line:15
           |vpiFullName:work@test
           |vpiStmt:
           \_assignment: , line:16
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_bit_select: (mem1), line:16
               |vpiName:mem1
               |vpiFullName:work@test.mem1
               |vpiIndex:
               \_ref_obj: (i), line:16
                 |vpiName:i
             |vpiRhs:
             \_sys_func_call: ($random), line:16
               |vpiName:$random
               |vpiArgument:
               \_ref_obj: (seed1), line:16
                 |vpiName:seed1
       |vpiStmt:
       \_assignment: , line:20
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (seed1), line:20
           |vpiName:seed1
           |vpiFullName:work@test.seed1
         |vpiRhs:
         \_constant: , line:20
           |vpiConstType:5
           |vpiDecompile:32&#39;hcafe_babe
           |vpiSize:32
           |HEX:32&#39;hcafe_babe
       |vpiStmt:
       \_assignment: , line:21
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (seed2), line:21
           |vpiName:seed2
           |vpiFullName:work@test.seed2
         |vpiRhs:
         \_constant: , line:21
           |vpiConstType:5
           |vpiDecompile:32&#39;hdead_beef
           |vpiSize:32
           |HEX:32&#39;hdead_beef
       |vpiStmt:
       \_for_stmt: , line:22
         |vpiFullName:work@test
         |vpiCondition:
         \_operation: , line:22
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (i), line:22
             |vpiName:i
             |vpiFullName:work@test.i
           |vpiOperand:
           \_constant: , line:22
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_constant: , line:22
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiLhs:
           \_logic_var: , line:22
             |vpiFullName:work@test
         |vpiForIncStmt:
         \_operation: , line:22
           |vpiOpType:82
           |vpiOperand:
           \_ref_obj: (i), line:22
             |vpiName:i
         |vpiStmt:
         \_begin: , line:22
           |vpiFullName:work@test
           |vpiStmt:
           \_assignment: , line:23
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_bit_select: (mem2), line:23
               |vpiName:mem2
               |vpiFullName:work@test.mem2
               |vpiIndex:
               \_ref_obj: (i), line:23
                 |vpiName:i
             |vpiRhs:
             \_sys_func_call: ($random), line:23
               |vpiName:$random
               |vpiArgument:
               \_ref_obj: (seed1), line:23
                 |vpiName:seed1
           |vpiStmt:
           \_assignment: , line:25
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (rtn), line:25
               |vpiName:rtn
               |vpiFullName:work@test.rtn
             |vpiRhs:
             \_sys_func_call: ($random), line:25
               |vpiName:$random
               |vpiArgument:
               \_ref_obj: (seed2), line:25
                 |vpiName:seed2
           |vpiStmt:
           \_assignment: , line:26
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (rtn), line:26
               |vpiName:rtn
               |vpiFullName:work@test.rtn
             |vpiRhs:
             \_sys_func_call: ($random), line:26
               |vpiName:$random
       |vpiStmt:
       \_for_stmt: , line:30
         |vpiFullName:work@test
         |vpiCondition:
         \_operation: , line:30
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (i), line:30
             |vpiName:i
             |vpiFullName:work@test.i
           |vpiOperand:
           \_constant: , line:30
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_constant: , line:30
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiLhs:
           \_logic_var: , line:30
             |vpiFullName:work@test
         |vpiForIncStmt:
         \_operation: , line:30
           |vpiOpType:82
           |vpiOperand:
           \_ref_obj: (i), line:30
             |vpiName:i
         |vpiStmt:
         \_begin: , line:30
           |vpiFullName:work@test
           |vpiStmt:
           \_if_stmt: , line:31
             |vpiCondition:
             \_operation: , line:31
               |vpiOpType:15
               |vpiOperand:
               \_bit_select: (mem1), line:31
                 |vpiName:mem1
                 |vpiFullName:work@test.mem1
                 |vpiIndex:
                 \_ref_obj: (i), line:31
                   |vpiName:i
               |vpiOperand:
               \_bit_select: (mem2), line:31
                 |vpiName:mem2
                 |vpiFullName:work@test.mem2
                 |vpiIndex:
                 \_ref_obj: (i), line:31
                   |vpiName:i
                   |vpiFullName:work@test.i
             |vpiStmt:
             \_begin: , line:31
               |vpiFullName:work@test
               |vpiStmt:
               \_sys_func_call: ($display), line:32
                 |vpiName:$display
                 |vpiArgument:
                 \_constant: , line:32
                   |vpiConstType:6
                   |vpiDecompile:&#34;FAILED %0d: %x != %x&#34;
                   |vpiSize:22
                   |STRING:&#34;FAILED %0d: %x != %x&#34;
                 |vpiArgument:
                 \_ref_obj: (i), line:32
                   |vpiName:i
                 |vpiArgument:
                 \_bit_select: (mem1), line:32
                   |vpiName:mem1
                   |vpiIndex:
                   \_ref_obj: (i), line:32
                     |vpiName:i
                 |vpiArgument:
                 \_bit_select: (mem2), line:32
                   |vpiName:mem2
                   |vpiIndex:
                   \_ref_obj: (i), line:32
                     |vpiName:i
               |vpiStmt:
               \_sys_func_call: ($finish), line:33
                 |vpiName:$finish
       |vpiStmt:
       \_sys_func_call: ($display), line:37
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:37
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
       |vpiStmt:
       \_sys_func_call: ($finish), line:38
         |vpiName:$finish
   |vpiNet:
   \_logic_net: (rtn), line:5
     |vpiName:rtn
     |vpiFullName:work@test.rtn
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (pseed), line:6
     |vpiName:pseed
     |vpiFullName:work@test.pseed
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (seed1), line:6
     |vpiName:seed1
     |vpiFullName:work@test.seed1
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (seed2), line:6
     |vpiName:seed2
     |vpiFullName:work@test.seed2
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (mem1), line:7
     |vpiName:mem1
     |vpiFullName:work@test.mem1
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (mem2), line:7
     |vpiName:mem2
     |vpiFullName:work@test.mem2
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (i), line:8
     |vpiName:i
     |vpiFullName:work@test.i
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/prng.v.html" target="file-frame">third_party/tests/ivtest/ivltests/prng.v</a>, line:4
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiNet:
   \_logic_net: (rtn), line:5, parent:work@test
     |vpiName:rtn
     |vpiFullName:work@test.rtn
     |vpiNetType:48
     |vpiRange:
     \_range: , line:5
       |vpiLeftRange:
       \_constant: , line:5
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:5
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (pseed), line:6, parent:work@test
     |vpiName:pseed
     |vpiFullName:work@test.pseed
     |vpiNetType:48
     |vpiRange:
     \_range: , line:6
       |vpiLeftRange:
       \_constant: , line:6
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:6
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (seed1), line:6, parent:work@test
     |vpiName:seed1
     |vpiFullName:work@test.seed1
     |vpiNetType:48
     |vpiRange:
     \_range: , line:6
       |vpiLeftRange:
       \_constant: , line:6
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:6
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (seed2), line:6, parent:work@test
     |vpiName:seed2
     |vpiFullName:work@test.seed2
     |vpiNetType:48
     |vpiRange:
     \_range: , line:6
       |vpiLeftRange:
       \_constant: , line:6
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:6
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (i), line:8, parent:work@test
     |vpiName:i
     |vpiFullName:work@test.i
   |vpiArrayNet:
   \_array_net: (mem1), line:7, parent:work@test
     |vpiName:mem1
     |vpiFullName:work@test.mem1
     |vpiSize:4
     |vpiNet:
     \_logic_net: , parent:mem1
       |vpiFullName:work@test.mem1
       |vpiNetType:48
       |vpiRange:
       \_range: , line:7
         |vpiLeftRange:
         \_constant: , line:7
           |vpiConstType:7
           |vpiDecompile:31
           |vpiSize:32
           |INT:31
         |vpiRightRange:
         \_constant: , line:7
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:7
       |vpiLeftRange:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiArrayNet:
   \_array_net: (mem2), line:7, parent:work@test
     |vpiName:mem2
     |vpiFullName:work@test.mem2
     |vpiSize:4
     |vpiNet:
     \_logic_net: , parent:mem2
       |vpiFullName:work@test.mem2
       |vpiNetType:48
       |vpiRange:
       \_range: , line:7
         |vpiLeftRange:
         \_constant: , line:7
           |vpiConstType:7
           |vpiDecompile:31
           |vpiSize:32
           |INT:31
         |vpiRightRange:
         \_constant: , line:7
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:7
       |vpiLeftRange:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \rtn of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \pseed of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \seed1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \seed2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \i of type 36
Object: \mem1 of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \mem2 of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_test of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \seed1 of type 608
Object:  of type 7
ERROR: Failed to parse hexadecimal string: 32&#39;hcafe_babe

</pre>
</body>