Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Mon Oct  9 08:51:55 2017
| Host         : ubuntu running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_system_timing_summary_routed.rpt -rpx main_system_timing_summary_routed.rpx
| Design       : main_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     76.801        0.000                      0                  174        0.153        0.000                      0                  174       41.160        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        76.801        0.000                      0                  174        0.153        0.000                      0                  174       41.160        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       76.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.801ns  (required time - arrival time)
  Source:                 spm/byte_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/byte_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 2.935ns (46.845%)  route 3.330ns (53.155%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 88.211 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         1.633     5.177    spm/sysclk
    SLICE_X64Y13         FDRE                                         r  spm/byte_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     5.695 r  spm/byte_count_reg[10]/Q
                         net (fo=1, routed)           0.793     6.488    spm/byte_count[10]
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.162 r  spm/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.162    spm/state2_carry__1_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.496 f  spm/state2_carry__2/O[1]
                         net (fo=2, routed)           0.830     8.326    spm/state2_carry__2_n_6
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.303     8.629 r  spm/state1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.629    spm/state1_carry__0_i_2_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.086 f  spm/state1_carry__0/CO[1]
                         net (fo=4, routed)           0.409     9.495    spm/state1_carry__0_n_2
    SLICE_X65Y14         LUT2 (Prop_lut2_I0_O)        0.323     9.818 r  spm/i__i_2__0/O
                         net (fo=3, routed)           0.462    10.280    spm/i__i_2__0_n_0
    SLICE_X65Y14         LUT6 (Prop_lut6_I0_O)        0.326    10.606 r  spm/__7/i_/O
                         net (fo=16, routed)          0.836    11.442    spm/__7/i__n_0
    SLICE_X63Y11         FDRE                                         r  spm/byte_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         1.516    88.211    spm/sysclk
    SLICE_X63Y11         FDRE                                         r  spm/byte_count_reg[1]/C
                         clock pessimism              0.273    88.484    
                         clock uncertainty           -0.035    88.449    
    SLICE_X63Y11         FDRE (Setup_fdre_C_CE)      -0.205    88.244    spm/byte_count_reg[1]
  -------------------------------------------------------------------
                         required time                         88.244    
                         arrival time                         -11.442    
  -------------------------------------------------------------------
                         slack                                 76.801    

Slack (MET) :             76.801ns  (required time - arrival time)
  Source:                 spm/byte_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/byte_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 2.935ns (46.845%)  route 3.330ns (53.155%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 88.211 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         1.633     5.177    spm/sysclk
    SLICE_X64Y13         FDRE                                         r  spm/byte_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     5.695 r  spm/byte_count_reg[10]/Q
                         net (fo=1, routed)           0.793     6.488    spm/byte_count[10]
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.162 r  spm/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.162    spm/state2_carry__1_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.496 f  spm/state2_carry__2/O[1]
                         net (fo=2, routed)           0.830     8.326    spm/state2_carry__2_n_6
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.303     8.629 r  spm/state1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.629    spm/state1_carry__0_i_2_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.086 f  spm/state1_carry__0/CO[1]
                         net (fo=4, routed)           0.409     9.495    spm/state1_carry__0_n_2
    SLICE_X65Y14         LUT2 (Prop_lut2_I0_O)        0.323     9.818 r  spm/i__i_2__0/O
                         net (fo=3, routed)           0.462    10.280    spm/i__i_2__0_n_0
    SLICE_X65Y14         LUT6 (Prop_lut6_I0_O)        0.326    10.606 r  spm/__7/i_/O
                         net (fo=16, routed)          0.836    11.442    spm/__7/i__n_0
    SLICE_X63Y11         FDRE                                         r  spm/byte_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         1.516    88.211    spm/sysclk
    SLICE_X63Y11         FDRE                                         r  spm/byte_count_reg[2]/C
                         clock pessimism              0.273    88.484    
                         clock uncertainty           -0.035    88.449    
    SLICE_X63Y11         FDRE (Setup_fdre_C_CE)      -0.205    88.244    spm/byte_count_reg[2]
  -------------------------------------------------------------------
                         required time                         88.244    
                         arrival time                         -11.442    
  -------------------------------------------------------------------
                         slack                                 76.801    

Slack (MET) :             76.801ns  (required time - arrival time)
  Source:                 spm/byte_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/byte_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 2.935ns (46.845%)  route 3.330ns (53.155%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 88.211 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         1.633     5.177    spm/sysclk
    SLICE_X64Y13         FDRE                                         r  spm/byte_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     5.695 r  spm/byte_count_reg[10]/Q
                         net (fo=1, routed)           0.793     6.488    spm/byte_count[10]
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.162 r  spm/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.162    spm/state2_carry__1_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.496 f  spm/state2_carry__2/O[1]
                         net (fo=2, routed)           0.830     8.326    spm/state2_carry__2_n_6
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.303     8.629 r  spm/state1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.629    spm/state1_carry__0_i_2_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.086 f  spm/state1_carry__0/CO[1]
                         net (fo=4, routed)           0.409     9.495    spm/state1_carry__0_n_2
    SLICE_X65Y14         LUT2 (Prop_lut2_I0_O)        0.323     9.818 r  spm/i__i_2__0/O
                         net (fo=3, routed)           0.462    10.280    spm/i__i_2__0_n_0
    SLICE_X65Y14         LUT6 (Prop_lut6_I0_O)        0.326    10.606 r  spm/__7/i_/O
                         net (fo=16, routed)          0.836    11.442    spm/__7/i__n_0
    SLICE_X63Y11         FDRE                                         r  spm/byte_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         1.516    88.211    spm/sysclk
    SLICE_X63Y11         FDRE                                         r  spm/byte_count_reg[3]/C
                         clock pessimism              0.273    88.484    
                         clock uncertainty           -0.035    88.449    
    SLICE_X63Y11         FDRE (Setup_fdre_C_CE)      -0.205    88.244    spm/byte_count_reg[3]
  -------------------------------------------------------------------
                         required time                         88.244    
                         arrival time                         -11.442    
  -------------------------------------------------------------------
                         slack                                 76.801    

Slack (MET) :             76.801ns  (required time - arrival time)
  Source:                 spm/byte_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/byte_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 2.935ns (46.845%)  route 3.330ns (53.155%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 88.211 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         1.633     5.177    spm/sysclk
    SLICE_X64Y13         FDRE                                         r  spm/byte_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     5.695 r  spm/byte_count_reg[10]/Q
                         net (fo=1, routed)           0.793     6.488    spm/byte_count[10]
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.162 r  spm/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.162    spm/state2_carry__1_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.496 f  spm/state2_carry__2/O[1]
                         net (fo=2, routed)           0.830     8.326    spm/state2_carry__2_n_6
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.303     8.629 r  spm/state1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.629    spm/state1_carry__0_i_2_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.086 f  spm/state1_carry__0/CO[1]
                         net (fo=4, routed)           0.409     9.495    spm/state1_carry__0_n_2
    SLICE_X65Y14         LUT2 (Prop_lut2_I0_O)        0.323     9.818 r  spm/i__i_2__0/O
                         net (fo=3, routed)           0.462    10.280    spm/i__i_2__0_n_0
    SLICE_X65Y14         LUT6 (Prop_lut6_I0_O)        0.326    10.606 r  spm/__7/i_/O
                         net (fo=16, routed)          0.836    11.442    spm/__7/i__n_0
    SLICE_X63Y11         FDRE                                         r  spm/byte_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         1.516    88.211    spm/sysclk
    SLICE_X63Y11         FDRE                                         r  spm/byte_count_reg[4]/C
                         clock pessimism              0.273    88.484    
                         clock uncertainty           -0.035    88.449    
    SLICE_X63Y11         FDRE (Setup_fdre_C_CE)      -0.205    88.244    spm/byte_count_reg[4]
  -------------------------------------------------------------------
                         required time                         88.244    
                         arrival time                         -11.442    
  -------------------------------------------------------------------
                         slack                                 76.801    

Slack (MET) :             76.946ns  (required time - arrival time)
  Source:                 spm/byte_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/byte_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 2.935ns (48.079%)  route 3.170ns (51.921%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.209 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         1.633     5.177    spm/sysclk
    SLICE_X64Y13         FDRE                                         r  spm/byte_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     5.695 r  spm/byte_count_reg[10]/Q
                         net (fo=1, routed)           0.793     6.488    spm/byte_count[10]
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.162 r  spm/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.162    spm/state2_carry__1_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.496 f  spm/state2_carry__2/O[1]
                         net (fo=2, routed)           0.830     8.326    spm/state2_carry__2_n_6
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.303     8.629 r  spm/state1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.629    spm/state1_carry__0_i_2_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.086 f  spm/state1_carry__0/CO[1]
                         net (fo=4, routed)           0.409     9.495    spm/state1_carry__0_n_2
    SLICE_X65Y14         LUT2 (Prop_lut2_I0_O)        0.323     9.818 r  spm/i__i_2__0/O
                         net (fo=3, routed)           0.462    10.280    spm/i__i_2__0_n_0
    SLICE_X65Y14         LUT6 (Prop_lut6_I0_O)        0.326    10.606 r  spm/__7/i_/O
                         net (fo=16, routed)          0.675    11.282    spm/__7/i__n_0
    SLICE_X61Y12         FDRE                                         r  spm/byte_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         1.514    88.209    spm/sysclk
    SLICE_X61Y12         FDRE                                         r  spm/byte_count_reg[0]/C
                         clock pessimism              0.259    88.468    
                         clock uncertainty           -0.035    88.433    
    SLICE_X61Y12         FDRE (Setup_fdre_C_CE)      -0.205    88.228    spm/byte_count_reg[0]
  -------------------------------------------------------------------
                         required time                         88.228    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                 76.946    

Slack (MET) :             76.946ns  (required time - arrival time)
  Source:                 spm/byte_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/byte_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 2.935ns (48.079%)  route 3.170ns (51.921%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.209 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         1.633     5.177    spm/sysclk
    SLICE_X64Y13         FDRE                                         r  spm/byte_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     5.695 r  spm/byte_count_reg[10]/Q
                         net (fo=1, routed)           0.793     6.488    spm/byte_count[10]
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.162 r  spm/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.162    spm/state2_carry__1_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.496 f  spm/state2_carry__2/O[1]
                         net (fo=2, routed)           0.830     8.326    spm/state2_carry__2_n_6
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.303     8.629 r  spm/state1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.629    spm/state1_carry__0_i_2_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.086 f  spm/state1_carry__0/CO[1]
                         net (fo=4, routed)           0.409     9.495    spm/state1_carry__0_n_2
    SLICE_X65Y14         LUT2 (Prop_lut2_I0_O)        0.323     9.818 r  spm/i__i_2__0/O
                         net (fo=3, routed)           0.462    10.280    spm/i__i_2__0_n_0
    SLICE_X65Y14         LUT6 (Prop_lut6_I0_O)        0.326    10.606 r  spm/__7/i_/O
                         net (fo=16, routed)          0.675    11.282    spm/__7/i__n_0
    SLICE_X61Y12         FDRE                                         r  spm/byte_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         1.514    88.209    spm/sysclk
    SLICE_X61Y12         FDRE                                         r  spm/byte_count_reg[8]/C
                         clock pessimism              0.259    88.468    
                         clock uncertainty           -0.035    88.433    
    SLICE_X61Y12         FDRE (Setup_fdre_C_CE)      -0.205    88.228    spm/byte_count_reg[8]
  -------------------------------------------------------------------
                         required time                         88.228    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                 76.946    

Slack (MET) :             77.158ns  (required time - arrival time)
  Source:                 spm/byte_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/byte_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 2.935ns (49.381%)  route 3.009ns (50.619%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 88.210 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         1.633     5.177    spm/sysclk
    SLICE_X64Y13         FDRE                                         r  spm/byte_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     5.695 r  spm/byte_count_reg[10]/Q
                         net (fo=1, routed)           0.793     6.488    spm/byte_count[10]
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.162 r  spm/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.162    spm/state2_carry__1_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.496 f  spm/state2_carry__2/O[1]
                         net (fo=2, routed)           0.830     8.326    spm/state2_carry__2_n_6
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.303     8.629 r  spm/state1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.629    spm/state1_carry__0_i_2_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.086 f  spm/state1_carry__0/CO[1]
                         net (fo=4, routed)           0.409     9.495    spm/state1_carry__0_n_2
    SLICE_X65Y14         LUT2 (Prop_lut2_I0_O)        0.323     9.818 r  spm/i__i_2__0/O
                         net (fo=3, routed)           0.462    10.280    spm/i__i_2__0_n_0
    SLICE_X65Y14         LUT6 (Prop_lut6_I0_O)        0.326    10.606 r  spm/__7/i_/O
                         net (fo=16, routed)          0.514    11.120    spm/__7/i__n_0
    SLICE_X64Y12         FDRE                                         r  spm/byte_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         1.515    88.210    spm/sysclk
    SLICE_X64Y12         FDRE                                         r  spm/byte_count_reg[5]/C
                         clock pessimism              0.273    88.483    
                         clock uncertainty           -0.035    88.448    
    SLICE_X64Y12         FDRE (Setup_fdre_C_CE)      -0.169    88.279    spm/byte_count_reg[5]
  -------------------------------------------------------------------
                         required time                         88.279    
                         arrival time                         -11.120    
  -------------------------------------------------------------------
                         slack                                 77.158    

Slack (MET) :             77.158ns  (required time - arrival time)
  Source:                 spm/byte_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/byte_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 2.935ns (49.381%)  route 3.009ns (50.619%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 88.210 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         1.633     5.177    spm/sysclk
    SLICE_X64Y13         FDRE                                         r  spm/byte_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     5.695 r  spm/byte_count_reg[10]/Q
                         net (fo=1, routed)           0.793     6.488    spm/byte_count[10]
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.162 r  spm/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.162    spm/state2_carry__1_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.496 f  spm/state2_carry__2/O[1]
                         net (fo=2, routed)           0.830     8.326    spm/state2_carry__2_n_6
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.303     8.629 r  spm/state1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.629    spm/state1_carry__0_i_2_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.086 f  spm/state1_carry__0/CO[1]
                         net (fo=4, routed)           0.409     9.495    spm/state1_carry__0_n_2
    SLICE_X65Y14         LUT2 (Prop_lut2_I0_O)        0.323     9.818 r  spm/i__i_2__0/O
                         net (fo=3, routed)           0.462    10.280    spm/i__i_2__0_n_0
    SLICE_X65Y14         LUT6 (Prop_lut6_I0_O)        0.326    10.606 r  spm/__7/i_/O
                         net (fo=16, routed)          0.514    11.120    spm/__7/i__n_0
    SLICE_X64Y12         FDRE                                         r  spm/byte_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         1.515    88.210    spm/sysclk
    SLICE_X64Y12         FDRE                                         r  spm/byte_count_reg[6]/C
                         clock pessimism              0.273    88.483    
                         clock uncertainty           -0.035    88.448    
    SLICE_X64Y12         FDRE (Setup_fdre_C_CE)      -0.169    88.279    spm/byte_count_reg[6]
  -------------------------------------------------------------------
                         required time                         88.279    
                         arrival time                         -11.120    
  -------------------------------------------------------------------
                         slack                                 77.158    

Slack (MET) :             77.158ns  (required time - arrival time)
  Source:                 spm/byte_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/byte_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 2.935ns (49.381%)  route 3.009ns (50.619%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 88.210 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         1.633     5.177    spm/sysclk
    SLICE_X64Y13         FDRE                                         r  spm/byte_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     5.695 r  spm/byte_count_reg[10]/Q
                         net (fo=1, routed)           0.793     6.488    spm/byte_count[10]
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.162 r  spm/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.162    spm/state2_carry__1_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.496 f  spm/state2_carry__2/O[1]
                         net (fo=2, routed)           0.830     8.326    spm/state2_carry__2_n_6
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.303     8.629 r  spm/state1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.629    spm/state1_carry__0_i_2_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.086 f  spm/state1_carry__0/CO[1]
                         net (fo=4, routed)           0.409     9.495    spm/state1_carry__0_n_2
    SLICE_X65Y14         LUT2 (Prop_lut2_I0_O)        0.323     9.818 r  spm/i__i_2__0/O
                         net (fo=3, routed)           0.462    10.280    spm/i__i_2__0_n_0
    SLICE_X65Y14         LUT6 (Prop_lut6_I0_O)        0.326    10.606 r  spm/__7/i_/O
                         net (fo=16, routed)          0.514    11.120    spm/__7/i__n_0
    SLICE_X64Y12         FDRE                                         r  spm/byte_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         1.515    88.210    spm/sysclk
    SLICE_X64Y12         FDRE                                         r  spm/byte_count_reg[7]/C
                         clock pessimism              0.273    88.483    
                         clock uncertainty           -0.035    88.448    
    SLICE_X64Y12         FDRE (Setup_fdre_C_CE)      -0.169    88.279    spm/byte_count_reg[7]
  -------------------------------------------------------------------
                         required time                         88.279    
                         arrival time                         -11.120    
  -------------------------------------------------------------------
                         slack                                 77.158    

Slack (MET) :             77.267ns  (required time - arrival time)
  Source:                 spm/byte_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/byte_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.833ns  (logic 2.935ns (50.314%)  route 2.898ns (49.686%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.209 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         1.633     5.177    spm/sysclk
    SLICE_X64Y13         FDRE                                         r  spm/byte_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.518     5.695 r  spm/byte_count_reg[10]/Q
                         net (fo=1, routed)           0.793     6.488    spm/byte_count[10]
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.162 r  spm/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.162    spm/state2_carry__1_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.496 f  spm/state2_carry__2/O[1]
                         net (fo=2, routed)           0.830     8.326    spm/state2_carry__2_n_6
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.303     8.629 r  spm/state1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.629    spm/state1_carry__0_i_2_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.086 f  spm/state1_carry__0/CO[1]
                         net (fo=4, routed)           0.409     9.495    spm/state1_carry__0_n_2
    SLICE_X65Y14         LUT2 (Prop_lut2_I0_O)        0.323     9.818 r  spm/i__i_2__0/O
                         net (fo=3, routed)           0.462    10.280    spm/i__i_2__0_n_0
    SLICE_X65Y14         LUT6 (Prop_lut6_I0_O)        0.326    10.606 r  spm/__7/i_/O
                         net (fo=16, routed)          0.404    11.010    spm/__7/i__n_0
    SLICE_X64Y14         FDRE                                         r  spm/byte_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         1.514    88.209    spm/sysclk
    SLICE_X64Y14         FDRE                                         r  spm/byte_count_reg[13]/C
                         clock pessimism              0.273    88.482    
                         clock uncertainty           -0.035    88.447    
    SLICE_X64Y14         FDRE (Setup_fdre_C_CE)      -0.169    88.278    spm/byte_count_reg[13]
  -------------------------------------------------------------------
                         required time                         88.278    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                 77.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 spm/buffer_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/buffer_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.640%)  route 0.102ns (35.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         0.591     1.495    spm/sysclk
    SLICE_X62Y15         FDRE                                         r  spm/buffer_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  spm/buffer_out_reg[12]/Q
                         net (fo=1, routed)           0.102     1.737    spm/p_0_in[13]
    SLICE_X64Y15         LUT4 (Prop_lut4_I3_O)        0.045     1.782 r  spm/buffer_out[13]_i_1/O
                         net (fo=1, routed)           0.000     1.782    spm/buffer_out[13]_i_1_n_0
    SLICE_X64Y15         FDRE                                         r  spm/buffer_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         0.860     2.009    spm/sysclk
    SLICE_X64Y15         FDRE                                         r  spm/buffer_out_reg[13]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X64Y15         FDRE (Hold_fdre_C_D)         0.121     1.630    spm/buffer_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 spm/buffer_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/mosi_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         0.591     1.495    spm/sysclk
    SLICE_X64Y15         FDRE                                         r  spm/buffer_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  spm/buffer_out_reg[16]/Q
                         net (fo=1, routed)           0.051     1.710    spm/buffer_out_reg_n_0_[16]
    SLICE_X65Y15         LUT5 (Prop_lut5_I2_O)        0.045     1.755 r  spm/__8/i_/O
                         net (fo=1, routed)           0.000     1.755    spm/__8/i__n_0
    SLICE_X65Y15         FDRE                                         r  spm/mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         0.860     2.009    spm/sysclk
    SLICE_X65Y15         FDRE                                         r  spm/mosi_reg/C
                         clock pessimism             -0.501     1.508    
    SLICE_X65Y15         FDRE (Hold_fdre_C_D)         0.091     1.599    spm/mosi_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 spm/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            brightness_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         0.590     1.494    spm/sysclk
    SLICE_X61Y14         FDRE                                         r  spm/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  spm/data_in_reg[2]/Q
                         net (fo=1, routed)           0.112     1.747    p_1_in[0]
    SLICE_X61Y15         FDRE                                         r  brightness_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         0.858     2.007    led_OBUF_BUFG[1]
    SLICE_X61Y15         FDRE                                         r  brightness_reg[0]/C
                         clock pessimism             -0.499     1.508    
    SLICE_X61Y15         FDRE (Hold_fdre_C_D)         0.070     1.578    brightness_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 spm/buffer_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/buffer_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.063%)  route 0.152ns (44.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         0.590     1.494    spm/sysclk
    SLICE_X62Y16         FDRE                                         r  spm/buffer_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  spm/buffer_in_reg[14]/Q
                         net (fo=1, routed)           0.152     1.786    spm/buffer_in_reg_n_0_[14]
    SLICE_X60Y16         LUT2 (Prop_lut2_I1_O)        0.045     1.831 r  spm/buffer_in[13]_i_1/O
                         net (fo=1, routed)           0.000     1.831    spm/buffer_in[13]_i_1_n_0
    SLICE_X60Y16         FDRE                                         r  spm/buffer_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         0.857     2.006    spm/sysclk
    SLICE_X60Y16         FDRE                                         r  spm/buffer_in_reg[13]/C
                         clock pessimism             -0.479     1.527    
    SLICE_X60Y16         FDRE (Hold_fdre_C_D)         0.121     1.648    spm/buffer_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 spm/buffer_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         0.590     1.494    spm/sysclk
    SLICE_X60Y14         FDRE                                         r  spm/buffer_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  spm/buffer_in_reg[3]/Q
                         net (fo=1, routed)           0.082     1.740    spm/buffer_in_reg_n_0_[3]
    SLICE_X61Y14         LUT2 (Prop_lut2_I1_O)        0.045     1.785 r  spm/data_in[2]_i_1/O
                         net (fo=1, routed)           0.000     1.785    spm/data_in[2]_i_1_n_0
    SLICE_X61Y14         FDRE                                         r  spm/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         0.859     2.008    spm/sysclk
    SLICE_X61Y14         FDRE                                         r  spm/data_in_reg[2]/C
                         clock pessimism             -0.501     1.507    
    SLICE_X61Y14         FDRE (Hold_fdre_C_D)         0.091     1.598    spm/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dm/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dm/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.556%)  route 0.137ns (42.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         0.590     1.494    dm/led_OBUF_BUFG[1]
    SLICE_X59Y15         FDRE                                         r  dm/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  dm/counter_reg[1]/Q
                         net (fo=8, routed)           0.137     1.772    dm/counter_reg__0[1]
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.045     1.817 r  dm/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.817    dm/p_0_in[5]
    SLICE_X60Y15         FDRE                                         r  dm/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         0.858     2.007    dm/led_OBUF_BUFG[1]
    SLICE_X60Y15         FDRE                                         r  dm/counter_reg[5]/C
                         clock pessimism             -0.499     1.508    
    SLICE_X60Y15         FDRE (Hold_fdre_C_D)         0.121     1.629    dm/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 spm/data_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            brightness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.916%)  route 0.160ns (53.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         0.590     1.494    spm/sysclk
    SLICE_X61Y14         FDRE                                         r  spm/data_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  spm/data_in_reg[8]/Q
                         net (fo=1, routed)           0.160     1.794    p_1_in[6]
    SLICE_X62Y14         FDRE                                         r  brightness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         0.861     2.010    led_OBUF_BUFG[1]
    SLICE_X62Y14         FDRE                                         r  brightness_reg[6]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X62Y14         FDRE (Hold_fdre_C_D)         0.051     1.582    brightness_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 spm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/byte_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.554%)  route 0.168ns (47.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         0.591     1.495    spm/sysclk
    SLICE_X65Y13         FDRE                                         r  spm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  spm/FSM_sequential_state_reg[1]/Q
                         net (fo=55, routed)          0.168     1.804    spm/state_0[1]
    SLICE_X64Y13         LUT2 (Prop_lut2_I0_O)        0.045     1.849 r  spm/byte_count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.849    spm/byte_count[10]_i_1_n_0
    SLICE_X64Y13         FDRE                                         r  spm/byte_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         0.861     2.010    spm/sysclk
    SLICE_X64Y13         FDRE                                         r  spm/byte_count_reg[10]/C
                         clock pessimism             -0.502     1.508    
    SLICE_X64Y13         FDRE (Hold_fdre_C_D)         0.120     1.628    spm/byte_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 spm/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/byte_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.966%)  route 0.172ns (48.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         0.591     1.495    spm/sysclk
    SLICE_X65Y13         FDRE                                         r  spm/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  spm/FSM_sequential_state_reg[1]/Q
                         net (fo=55, routed)          0.172     1.808    spm/state_0[1]
    SLICE_X64Y13         LUT2 (Prop_lut2_I0_O)        0.045     1.853 r  spm/byte_count[12]_i_1/O
                         net (fo=1, routed)           0.000     1.853    spm/byte_count[12]_i_1_n_0
    SLICE_X64Y13         FDRE                                         r  spm/byte_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         0.861     2.010    spm/sysclk
    SLICE_X64Y13         FDRE                                         r  spm/byte_count_reg[12]/C
                         clock pessimism             -0.502     1.508    
    SLICE_X64Y13         FDRE (Hold_fdre_C_D)         0.121     1.629    spm/byte_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 dm/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dm/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.189ns (51.013%)  route 0.181ns (48.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         0.590     1.494    dm/led_OBUF_BUFG[1]
    SLICE_X59Y15         FDRE                                         r  dm/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  dm/counter_reg[0]/Q
                         net (fo=9, routed)           0.181     1.816    dm/counter_reg__0[0]
    SLICE_X60Y15         LUT5 (Prop_lut5_I1_O)        0.048     1.864 r  dm/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.864    dm/p_0_in[4]
    SLICE_X60Y15         FDRE                                         r  dm/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=104, routed)         0.858     2.007    dm/led_OBUF_BUFG[1]
    SLICE_X60Y15         FDRE                                         r  dm/counter_reg[4]/C
                         clock pessimism             -0.499     1.508    
    SLICE_X60Y15         FDRE (Hold_fdre_C_D)         0.131     1.639    dm/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  led_OBUF_BUFG[1]_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X61Y15   brightness_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X62Y14   brightness_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X62Y13   brightness_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X62Y13   brightness_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X62Y13   brightness_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X62Y14   brightness_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X62Y14   brightness_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X62Y14   brightness_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X59Y15   dm/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y117   r_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y117   r_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y117   r_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y117   r_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X62Y12   spm/buffer_in_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X65Y12   spm/buffer_in_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X65Y12   spm/buffer_in_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X62Y12   spm/buffer_in_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X64Y12   spm/byte_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X64Y12   spm/byte_count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X62Y14   brightness_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X62Y14   brightness_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X62Y13   brightness_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X62Y13   brightness_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X62Y13   brightness_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X62Y13   brightness_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X62Y13   brightness_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X62Y13   brightness_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X62Y14   brightness_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X62Y14   brightness_reg[5]/C



