{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445347768425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445347768425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 20 21:29:27 2015 " "Processing started: Tue Oct 20 21:29:27 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445347768425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445347768425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_EP2C -c FPGA_EP2C " "Command: quartus_sta FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445347768425 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1445347768566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1445347768831 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445347768910 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445347768910 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_anf1 " "Entity dcfifo_anf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_i09:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_i09:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769394 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_h09:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_h09:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769394 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1445347769394 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1445347769394 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_EP2C.sdc " "Synopsys Design Constraints File file not found: 'FPGA_EP2C.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1445347769394 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1445347769410 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 40.000 -waveform \{0.000 20.000\} -name SYS_CLK SYS_CLK " "create_clock -period 40.000 -waveform \{0.000 20.000\} -name SYS_CLK SYS_CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769410 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comb_3\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{comb_3\|altpll_component\|pll\|clk\[0\]\} \{comb_3\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{comb_3\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{comb_3\|altpll_component\|pll\|clk\[0\]\} \{comb_3\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769410 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769410 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1445347769410 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DAC_POLLING:comb_5\|Div:comb_3\|clk_div DAC_POLLING:comb_5\|Div:comb_3\|clk_div " "create_clock -period 1.000 -name DAC_POLLING:comb_5\|Div:comb_3\|clk_div DAC_POLLING:comb_5\|Div:comb_3\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769410 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Div:comb_4\|clk_div Div:comb_4\|clk_div " "create_clock -period 1.000 -name Div:comb_4\|clk_div Div:comb_4\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769410 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA2AR9331:comb_7\|r_clk FPGA2AR9331:comb_7\|r_clk " "create_clock -period 1.000 -name FPGA2AR9331:comb_7\|r_clk FPGA2AR9331:comb_7\|r_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769410 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769410 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1445347769597 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769597 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1445347769597 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1445347769613 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1445347769675 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1445347769675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.194 " "Worst-case setup slack is -4.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.194       -32.870 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -4.194       -32.870 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.956      -149.992 FPGA2AR9331:comb_7\|r_clk  " "   -3.956      -149.992 FPGA2AR9331:comb_7\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.703       -35.142 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -2.703       -35.142 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.070       -32.941 Div:comb_4\|clk_div  " "   -2.070       -32.941 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071        -0.071 SYS_CLK  " "   -0.071        -0.071 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445347769675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.237 " "Worst-case hold slack is -0.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.237        -0.237 Div:comb_4\|clk_div  " "   -0.237        -0.237 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.145        -0.145 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -0.145        -0.145 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.074        -0.074 SYS_CLK  " "   -0.074        -0.074 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "    0.433         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 FPGA2AR9331:comb_7\|r_clk  " "    0.452         0.000 FPGA2AR9331:comb_7\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445347769691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.345 " "Worst-case recovery slack is 5.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.345         0.000 SYS_CLK  " "    5.345         0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445347769707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.061 " "Worst-case removal slack is 3.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.061         0.000 SYS_CLK  " "    3.061         0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445347769707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -123.171 FPGA2AR9331:comb_7\|r_clk  " "   -3.201      -123.171 FPGA2AR9331:comb_7\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -38.662 Div:comb_4\|clk_div  " "   -1.487       -38.662 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -23.792 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -1.487       -23.792 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.715         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    4.715         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.599         0.000 SYS_CLK  " "   19.599         0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347769722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445347769722 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1445347770769 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1445347770769 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1445347770785 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1445347770832 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1445347771441 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1445347771628 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1445347771660 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1445347771660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.682 " "Worst-case setup slack is -3.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347771675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347771675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.682       -28.529 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -3.682       -28.529 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347771675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.642      -136.305 FPGA2AR9331:comb_7\|r_clk  " "   -3.642      -136.305 FPGA2AR9331:comb_7\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347771675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.444       -31.791 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -2.444       -31.791 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347771675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.890       -28.418 Div:comb_4\|clk_div  " "   -1.890       -28.418 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347771675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.059        -0.059 SYS_CLK  " "   -0.059        -0.059 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347771675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445347771675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.268 " "Worst-case hold slack is -0.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347771707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347771707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.268        -0.268 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -0.268        -0.268 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347771707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.138        -0.138 Div:comb_4\|clk_div  " "   -0.138        -0.138 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347771707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.051        -0.051 SYS_CLK  " "   -0.051        -0.051 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347771707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "    0.382         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347771707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 FPGA2AR9331:comb_7\|r_clk  " "    0.401         0.000 FPGA2AR9331:comb_7\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347771707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445347771707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.382 " "Worst-case recovery slack is 5.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347771722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347771722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.382         0.000 SYS_CLK  " "    5.382         0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347771722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445347771722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.823 " "Worst-case removal slack is 2.823" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347771738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347771738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.823         0.000 SYS_CLK  " "    2.823         0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347771738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445347771738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347771753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347771753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -123.171 FPGA2AR9331:comb_7\|r_clk  " "   -3.201      -123.171 FPGA2AR9331:comb_7\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347771753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -38.662 Div:comb_4\|clk_div  " "   -1.487       -38.662 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347771753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -23.792 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -1.487       -23.792 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347771753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.716         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    4.716         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347771753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.599         0.000 SYS_CLK  " "   19.599         0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347771753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445347771753 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1445347772385 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1445347772385 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1445347772416 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1445347772803 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1445347772803 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1445347772803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.568 " "Worst-case setup slack is -1.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347772834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347772834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.568       -12.163 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -1.568       -12.163 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347772834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.152       -38.970 FPGA2AR9331:comb_7\|r_clk  " "   -1.152       -38.970 FPGA2AR9331:comb_7\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347772834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520        -5.831 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -0.520        -5.831 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347772834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.311        -1.418 Div:comb_4\|clk_div  " "   -0.311        -1.418 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347772834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188         0.000 SYS_CLK  " "    0.188         0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347772834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445347772834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.278 " "Worst-case hold slack is -0.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347772868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347772868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.278        -0.278 Div:comb_4\|clk_div  " "   -0.278        -0.278 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347772868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.139        -0.139 SYS_CLK  " "   -0.139        -0.139 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347772868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.064         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    0.064         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347772868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "    0.179         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347772868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 FPGA2AR9331:comb_7\|r_clk  " "    0.187         0.000 FPGA2AR9331:comb_7\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347772868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445347772868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.818 " "Worst-case recovery slack is 7.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347772894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347772894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.818         0.000 SYS_CLK  " "    7.818         0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347772894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445347772894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.157 " "Worst-case removal slack is 1.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347772909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347772909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.157         0.000 SYS_CLK  " "    1.157         0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347772909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445347772909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347772940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347772940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -69.000 FPGA2AR9331:comb_7\|r_clk  " "   -1.000       -69.000 FPGA2AR9331:comb_7\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347772940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -26.000 Div:comb_4\|clk_div  " "   -1.000       -26.000 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347772940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -16.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -1.000       -16.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347772940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.797         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    4.797         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347772940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.201         0.000 SYS_CLK  " "   19.201         0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445347772940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445347772940 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1445347773576 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1445347773576 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1445347774326 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1445347774326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "528 " "Peak virtual memory: 528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445347774763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 20 21:29:34 2015 " "Processing ended: Tue Oct 20 21:29:34 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445347774763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445347774763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445347774763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445347774763 ""}
