###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       126850   # Number of WRITE/WRITEP commands
num_reads_done                 =       592892   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       444354   # Number of read row buffer hits
num_read_cmds                  =       592888   # Number of READ/READP commands
num_writes_done                =       126850   # Number of read requests issued
num_write_row_hits             =        96711   # Number of write row buffer hits
num_act_cmds                   =       179319   # Number of ACT commands
num_pre_cmds                   =       179290   # Number of PRE commands
num_ondemand_pres              =       156693   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9396623   # Cyles of rank active rank.0
rank_active_cycles.1           =      9098830   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       603377   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       901170   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       677496   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8597   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2603   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2604   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          691   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          584   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          805   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1073   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          981   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1373   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22935   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =          188   # Write cmd latency (cycles)
write_latency[40-59]           =          277   # Write cmd latency (cycles)
write_latency[60-79]           =          504   # Write cmd latency (cycles)
write_latency[80-99]           =         1087   # Write cmd latency (cycles)
write_latency[100-119]         =         2111   # Write cmd latency (cycles)
write_latency[120-139]         =         3674   # Write cmd latency (cycles)
write_latency[140-159]         =         5406   # Write cmd latency (cycles)
write_latency[160-179]         =         6533   # Write cmd latency (cycles)
write_latency[180-199]         =         6520   # Write cmd latency (cycles)
write_latency[200-]            =       100540   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       231690   # Read request latency (cycles)
read_latency[40-59]            =        74283   # Read request latency (cycles)
read_latency[60-79]            =        96622   # Read request latency (cycles)
read_latency[80-99]            =        38175   # Read request latency (cycles)
read_latency[100-119]          =        28493   # Read request latency (cycles)
read_latency[120-139]          =        22532   # Read request latency (cycles)
read_latency[140-159]          =        13077   # Read request latency (cycles)
read_latency[160-179]          =         9694   # Read request latency (cycles)
read_latency[180-199]          =         7645   # Read request latency (cycles)
read_latency[200-]             =        70677   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.33235e+08   # Write energy
read_energy                    =  2.39052e+09   # Read energy
act_energy                     =  4.90617e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.89621e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.32562e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86349e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.67767e+09   # Active standby energy rank.1
average_read_latency           =      106.471   # Average read request latency (cycles)
average_interarrival           =      13.8934   # Average request interarrival latency (cycles)
total_energy                   =  1.64824e+10   # Total energy (pJ)
average_power                  =      1648.24   # Average power (mW)
average_bandwidth              =       6.1418   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       163801   # Number of WRITE/WRITEP commands
num_reads_done                 =       656423   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       489574   # Number of read row buffer hits
num_read_cmds                  =       656421   # Number of READ/READP commands
num_writes_done                =       163801   # Number of read requests issued
num_write_row_hits             =       121643   # Number of write row buffer hits
num_act_cmds                   =       209926   # Number of ACT commands
num_pre_cmds                   =       209895   # Number of PRE commands
num_ondemand_pres              =       185737   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9308485   # Cyles of rank active rank.0
rank_active_cycles.1           =      9202082   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       691515   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       797918   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       780967   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5812   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2623   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2458   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          653   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          611   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          819   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1100   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          984   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1402   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22795   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           11   # Write cmd latency (cycles)
write_latency[20-39]           =          242   # Write cmd latency (cycles)
write_latency[40-59]           =          334   # Write cmd latency (cycles)
write_latency[60-79]           =          622   # Write cmd latency (cycles)
write_latency[80-99]           =         1309   # Write cmd latency (cycles)
write_latency[100-119]         =         2446   # Write cmd latency (cycles)
write_latency[120-139]         =         4394   # Write cmd latency (cycles)
write_latency[140-159]         =         6134   # Write cmd latency (cycles)
write_latency[160-179]         =         7590   # Write cmd latency (cycles)
write_latency[180-199]         =         7906   # Write cmd latency (cycles)
write_latency[200-]            =       132813   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       229348   # Read request latency (cycles)
read_latency[40-59]            =        77704   # Read request latency (cycles)
read_latency[60-79]            =       104163   # Read request latency (cycles)
read_latency[80-99]            =        46745   # Read request latency (cycles)
read_latency[100-119]          =        34249   # Read request latency (cycles)
read_latency[120-139]          =        26920   # Read request latency (cycles)
read_latency[140-159]          =        16134   # Read request latency (cycles)
read_latency[160-179]          =        11994   # Read request latency (cycles)
read_latency[180-199]          =         9428   # Read request latency (cycles)
read_latency[200-]             =        99736   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.17695e+08   # Write energy
read_energy                    =  2.64669e+09   # Read energy
act_energy                     =  5.74358e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.31927e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.83001e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.80849e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.7421e+09   # Active standby energy rank.1
average_read_latency           =      129.502   # Average read request latency (cycles)
average_interarrival           =      12.1914   # Average request interarrival latency (cycles)
total_energy                   =  1.70089e+10   # Total energy (pJ)
average_power                  =      1700.89   # Average power (mW)
average_bandwidth              =      6.99924   # Average bandwidth
