Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec 13 11:37:47 2023
| Host         : LAPTOP-ISJLH1PH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_0[0]
                            (input port)
  Destination:            LED_out_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.910ns  (logic 5.417ns (60.797%)  route 3.493ns (39.203%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  BTN_0[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN_0[0]
    W6                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  BTN_0_IBUF[0]_inst/O
                         net (fo=7, routed)           1.623     3.094    design_1_i/code_0/U0/BTN[0]
    SLICE_X0Y9           LUT4 (Prop_lut4_I3_O)        0.152     3.246 r  design_1_i/code_0/U0/LED_out[3]_INST_0/O
                         net (fo=1, routed)           1.870     5.116    LED_out_0_OBUF[3]
    T5                   OBUF (Prop_obuf_I_O)         3.794     8.910 r  LED_out_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.910    LED_out_0[3]
    T5                                                                r  LED_out_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_0[0]
                            (input port)
  Destination:            LED_out_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.726ns  (logic 5.424ns (62.162%)  route 3.302ns (37.838%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  BTN_0[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN_0[0]
    W6                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  BTN_0_IBUF[0]_inst/O
                         net (fo=7, routed)           1.631     3.102    design_1_i/code_0/U0/BTN[0]
    SLICE_X0Y9           LUT4 (Prop_lut4_I1_O)        0.146     3.248 r  design_1_i/code_0/U0/LED_out[0]_INST_0/O
                         net (fo=1, routed)           1.671     4.918    LED_out_0_OBUF[0]
    Y13                  OBUF (Prop_obuf_I_O)         3.807     8.726 r  LED_out_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.726    LED_out_0[0]
    Y13                                                               r  LED_out_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_0[3]
                            (input port)
  Destination:            LED_out_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.722ns  (logic 5.451ns (62.503%)  route 3.270ns (37.497%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  BTN_0[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN_0[3]
    V11                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  BTN_0_IBUF[3]_inst/O
                         net (fo=7, routed)           1.403     2.910    design_1_i/code_0/U0/BTN[3]
    SLICE_X0Y9           LUT4 (Prop_lut4_I0_O)        0.153     3.063 r  design_1_i/code_0/U0/LED_out[5]_INST_0/O
                         net (fo=1, routed)           1.867     4.930    LED_out_0_OBUF[5]
    W11                  OBUF (Prop_obuf_I_O)         3.792     8.722 r  LED_out_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.722    LED_out_0[5]
    W11                                                               r  LED_out_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_0[0]
                            (input port)
  Destination:            LED_out_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.497ns  (logic 5.197ns (61.161%)  route 3.300ns (38.839%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 f  BTN_0[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN_0[0]
    W6                   IBUF (Prop_ibuf_I_O)         1.471     1.471 f  BTN_0_IBUF[0]_inst/O
                         net (fo=7, routed)           1.631     3.102    design_1_i/code_0/U0/BTN[0]
    SLICE_X0Y9           LUT4 (Prop_lut4_I2_O)        0.124     3.226 r  design_1_i/code_0/U0/LED_out[1]_INST_0/O
                         net (fo=1, routed)           1.669     4.895    LED_out_0_OBUF[1]
    Y12                  OBUF (Prop_obuf_I_O)         3.602     8.497 r  LED_out_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.497    LED_out_0[1]
    Y12                                                               r  LED_out_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_0[3]
                            (input port)
  Destination:            LED_out_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.495ns  (logic 5.204ns (61.267%)  route 3.290ns (38.733%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  BTN_0[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN_0[3]
    V11                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  BTN_0_IBUF[3]_inst/O
                         net (fo=7, routed)           1.422     2.929    design_1_i/code_0/U0/BTN[3]
    SLICE_X0Y9           LUT4 (Prop_lut4_I0_O)        0.124     3.053 r  design_1_i/code_0/U0/LED_out[6]_INST_0/O
                         net (fo=1, routed)           1.868     4.921    LED_out_0_OBUF[6]
    U8                   OBUF (Prop_obuf_I_O)         3.574     8.495 r  LED_out_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.495    LED_out_0[6]
    U8                                                                r  LED_out_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_0[3]
                            (input port)
  Destination:            LED_out_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.485ns  (logic 5.219ns (61.504%)  route 3.266ns (38.496%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  BTN_0[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN_0[3]
    V11                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  BTN_0_IBUF[3]_inst/O
                         net (fo=7, routed)           1.403     2.910    design_1_i/code_0/U0/BTN[3]
    SLICE_X0Y9           LUT4 (Prop_lut4_I0_O)        0.124     3.034 r  design_1_i/code_0/U0/LED_out[4]_INST_0/O
                         net (fo=1, routed)           1.863     4.897    LED_out_0_OBUF[4]
    Y11                  OBUF (Prop_obuf_I_O)         3.588     8.485 r  LED_out_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.485    LED_out_0[4]
    Y11                                                               r  LED_out_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_0[0]
                            (input port)
  Destination:            LED_out_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.402ns  (logic 5.107ns (60.790%)  route 3.294ns (39.210%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 f  BTN_0[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN_0[0]
    W6                   IBUF (Prop_ibuf_I_O)         1.471     1.471 f  BTN_0_IBUF[0]_inst/O
                         net (fo=7, routed)           1.623     3.094    design_1_i/code_0/U0/BTN[0]
    SLICE_X0Y9           LUT4 (Prop_lut4_I3_O)        0.124     3.218 r  design_1_i/code_0/U0/LED_out[2]_INST_0/O
                         net (fo=1, routed)           1.671     4.889    LED_out_0_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.513     8.402 r  LED_out_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.402    LED_out_0[2]
    U5                                                                r  LED_out_0[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_0[3]
                            (input port)
  Destination:            LED_out_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.288ns  (logic 1.533ns (67.007%)  route 0.755ns (32.993%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  BTN_0[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN_0[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  BTN_0_IBUF[3]_inst/O
                         net (fo=7, routed)           0.412     0.687    design_1_i/code_0/U0/BTN[3]
    SLICE_X0Y9           LUT4 (Prop_lut4_I0_O)        0.045     0.732 r  design_1_i/code_0/U0/LED_out[2]_INST_0/O
                         net (fo=1, routed)           0.342     1.074    LED_out_0_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.214     2.288 r  LED_out_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.288    LED_out_0[2]
    U5                                                                r  LED_out_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_0[2]
                            (input port)
  Destination:            LED_out_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.619ns (69.109%)  route 0.724ns (30.891%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  BTN_0[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN_0[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.272     0.272 r  BTN_0_IBUF[2]_inst/O
                         net (fo=7, routed)           0.404     0.676    design_1_i/code_0/U0/BTN[2]
    SLICE_X0Y9           LUT4 (Prop_lut4_I1_O)        0.045     0.721 r  design_1_i/code_0/U0/LED_out[1]_INST_0/O
                         net (fo=1, routed)           0.320     1.041    LED_out_0_OBUF[1]
    Y12                  OBUF (Prop_obuf_I_O)         1.302     2.343 r  LED_out_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.343    LED_out_0[1]
    Y12                                                               r  LED_out_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_0[2]
                            (input port)
  Destination:            LED_out_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.690ns (69.561%)  route 0.739ns (30.440%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  BTN_0[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN_0[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.272     0.272 r  BTN_0_IBUF[2]_inst/O
                         net (fo=7, routed)           0.404     0.676    design_1_i/code_0/U0/BTN[2]
    SLICE_X0Y9           LUT4 (Prop_lut4_I2_O)        0.048     0.724 r  design_1_i/code_0/U0/LED_out[0]_INST_0/O
                         net (fo=1, routed)           0.336     1.060    LED_out_0_OBUF[0]
    Y13                  OBUF (Prop_obuf_I_O)         1.369     2.429 r  LED_out_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.429    LED_out_0[0]
    Y13                                                               r  LED_out_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_0[1]
                            (input port)
  Destination:            LED_out_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.468ns  (logic 1.553ns (62.907%)  route 0.915ns (37.093%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  BTN_0[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN_0[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  BTN_0_IBUF[1]_inst/O
                         net (fo=7, routed)           0.499     0.732    design_1_i/code_0/U0/BTN[1]
    SLICE_X0Y9           LUT4 (Prop_lut4_I2_O)        0.045     0.777 r  design_1_i/code_0/U0/LED_out[6]_INST_0/O
                         net (fo=1, routed)           0.417     1.194    LED_out_0_OBUF[6]
    U8                   OBUF (Prop_obuf_I_O)         1.274     2.468 r  LED_out_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.468    LED_out_0[6]
    U8                                                                r  LED_out_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_0[1]
                            (input port)
  Destination:            LED_out_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.499ns  (logic 1.567ns (62.709%)  route 0.932ns (37.291%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  BTN_0[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN_0[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.233     0.233 f  BTN_0_IBUF[1]_inst/O
                         net (fo=7, routed)           0.524     0.757    design_1_i/code_0/U0/BTN[1]
    SLICE_X0Y9           LUT4 (Prop_lut4_I2_O)        0.045     0.802 r  design_1_i/code_0/U0/LED_out[4]_INST_0/O
                         net (fo=1, routed)           0.408     1.210    LED_out_0_OBUF[4]
    Y11                  OBUF (Prop_obuf_I_O)         1.288     2.499 r  LED_out_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.499    LED_out_0[4]
    Y11                                                               r  LED_out_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_0[3]
                            (input port)
  Destination:            LED_out_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.500ns  (logic 1.666ns (66.653%)  route 0.834ns (33.347%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  BTN_0[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN_0[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  BTN_0_IBUF[3]_inst/O
                         net (fo=7, routed)           0.412     0.687    design_1_i/code_0/U0/BTN[3]
    SLICE_X0Y9           LUT4 (Prop_lut4_I0_O)        0.048     0.735 r  design_1_i/code_0/U0/LED_out[3]_INST_0/O
                         net (fo=1, routed)           0.421     1.156    LED_out_0_OBUF[3]
    T5                   OBUF (Prop_obuf_I_O)         1.344     2.500 r  LED_out_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.500    LED_out_0[3]
    T5                                                                r  LED_out_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_0[1]
                            (input port)
  Destination:            LED_out_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.558ns  (logic 1.629ns (63.697%)  route 0.929ns (36.303%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  BTN_0[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN_0[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  BTN_0_IBUF[1]_inst/O
                         net (fo=7, routed)           0.524     0.757    design_1_i/code_0/U0/BTN[1]
    SLICE_X0Y9           LUT4 (Prop_lut4_I2_O)        0.043     0.800 r  design_1_i/code_0/U0/LED_out[5]_INST_0/O
                         net (fo=1, routed)           0.405     1.205    LED_out_0_OBUF[5]
    W11                  OBUF (Prop_obuf_I_O)         1.353     2.558 r  LED_out_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.558    LED_out_0[5]
    W11                                                               r  LED_out_0[5] (OUT)
  -------------------------------------------------------------------    -------------------





