
Cadence Innovus(TM) Implementation System.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v22.33-s094_1, built Fri Aug 25 16:48:21 PDT 2023
Options:	
Date:		Wed Nov 20 14:35:44 2024
Host:		cae-europractice1.othr.de (x86_64 w/Linux 5.15.0-210.163.7.el8uek.x86_64) (1core*16cpus*AMD Ryzen Threadripper PRO 5975WX 32-Cores 512KB)
OS:		Oracle Linux Server 8.10

License:
		[14:35:44.434092] Configured Lic search path (21.01-s002): 5280@hs-lic3.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:

		invs	Innovus Implementation System	22.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> getVersion
<CMD> getVersion
<CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[INFO] Loading Pegasus 23.11 fill procedures
<CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
<CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
<CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
<CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
<CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
<CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
<CMD> win
<CMD> set enc_check_rename_command_name 1
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set dbgDualViewAwareXTree 1
<CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enable_ilm_dual_view_gui_and_attribute 1
<CMD> set enc_check_rename_command_name 1
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_design_uniquify 1
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {lef/sky130_scl_9T.tlef lef/sky130_scl_9T.lef lef/sky130_fd_io.lef}
<CMD> set init_mmmc_file Fabric.view
<CMD> set init_original_verilog_files SRC/comb_fabric.v
<CMD> set init_pwr_net VDD
<CMD> set init_verilog SRC/post_synth_fabric_netlist.v
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str {Clock Gates}} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str {Clock Gates}} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str {Clock Gates}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}}}}}} {!!map {id {!!str power_clock_gating_histograms_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.fanout.clock_gates.hst} title {!!str {Clock Gates}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.flops.hst} title {!!str {Gated Flops}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.bits.hst} title {!!str {Gated Bits}} group {!!str {Fanout Distribution}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set pegEnableDualViewForTQuantus 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set spgUnflattenIlmInCheckPlace 2
<CMD> set timing_library_ca_derate_data_consistency 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
<CMD> set defStreamOutCheckUncolored false
<CMD> set init_lef_check_antenna 1
<CMD> set init_verilog_tolerate_port_mismatch 0
<CMD> set lefdefInputCheckColoredShape 0
<CMD> set load_netlist_ignore_undefined_cell 1
<CMD> init_design
#% Begin Load MMMC data ... (date=11/20 14:36:39, mem=1423.1M)
#% End Load MMMC data ... (date=11/20 14:36:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1423.9M, current mem=1423.9M)
RC_CORNER

Loading LEF file lef/sky130_scl_9T.tlef ...

Loading LEF file lef/sky130_scl_9T.lef ...
Set DBUPerIGU to M2 pitch 460.

Loading LEF file lef/sky130_fd_io.lef ...
WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
The NOWIREEXTENSIONATPIN statement will be ignored. See file lef/sky130_fd_io.lef at line 2.
**WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__hvclampv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-63' for more detail.
**WARN: (IMPLF-63):	The layer 'pwell' referenced in OBS in macro 'sky130_fd_io__top_amuxsplitv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-63' for more detail.
**WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_amuxsplitv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-63' for more detail.
**WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_analog_pad' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-63' for more detail.
**WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_analog_pad' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-63' for more detail.
**WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-63' for more detail.
**WARN: (IMPLF-63):	The layer 'pwell' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-63' for more detail.
**WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-63' for more detail.
**WARN: (IMPLF-63):	The layer 'pwell' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-63' for more detail.
**WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-63' for more detail.
**WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-63' for more detail.
**WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_gpiov2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-63' for more detail.
**WARN: (IMPLF-63):	The layer 'pwell' referenced in OBS in macro 'sky130_fd_io__top_gpiov2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-63' for more detail.
**WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_gpiov2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-63' for more detail.
**WARN: (IMPLF-63):	The layer 'pwell' referenced in OBS in macro 'sky130_fd_io__top_gpiov2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-63' for more detail.
**WARN: (IMPLF-63):	The layer 'nwell' referenced in OBS in macro 'sky130_fd_io__top_gpiov2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-63' for more detail.
**WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_gpiov2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-63' for more detail.
**WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_gpiovrefv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-63' for more detail.
**WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_ground_hvc_wpad' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-63' for more detail.
**WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_ground_lvc_wpad' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-63' for more detail.
**WARN: (EMS-27):	Message (IMPLF-63) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'PAD_A_ESD_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD_A_ESD_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'FILT_IN_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'TIE_WEAK_HI_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'TIE_WEAK_HI_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'PULLUP_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PULLUP_H' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'TIE_LO_ESD' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'TIE_HI_ESD' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'AMUXBUS_B' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'AMUXBUS_B' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'AMUXBUS_A' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'AMUXBUS_A' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'sky130_fd_io__top_xres4v2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'amuxbus_b' in macro 'sky130_fd_io__top_vrefcapv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'amuxbus_b' in macro 'sky130_fd_io__top_vrefcapv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'amuxbus_a' in macro 'sky130_fd_io__top_vrefcapv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'amuxbus_a' in macro 'sky130_fd_io__top_vrefcapv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'pad<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'pad<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'amuxbus_b' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'amuxbus_a' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'vohref' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'voutref_dft' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'pad_a_esd_1_h<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad_a_esd_1_h<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'vinref_dft' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'pad_a_esd_1_h<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad_a_esd_1_h<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'pad_a_esd_0_h<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad_a_esd_0_h<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'pad_a_esd_0_h<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad_a_esd_0_h<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'pad_a_noesd_h<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'pad_a_noesd_h<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'tie_lo_esd<0>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'tie_lo_esd<1>' in macro 'sky130_fd_io__top_sio_macro' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'tie_lo_esd' in macro 'sky130_fd_io__top_pwrdetv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'AMUXBUS_A' in macro 'sky130_fd_io__top_power_lvc_wpad' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'AMUXBUS_B' in macro 'sky130_fd_io__top_power_lvc_wpad' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from Fabric.view
Reading MAX_LIB timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lib/sky130_ss_1.62_125_nldm.lib' ...
Read 109 cells in library 'sky130_ss_1.62_125' 
Reading MIN_LIB timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lib/sky130_ff_1.98_0_nldm.lib' ...
Read 109 cells in library 'sky130_ff_1.98_0' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=33.0M, fe_cpu=0.34min, fe_real=0.93min, fe_mem=1481.2M) ***
#% Begin Load netlist data ... (date=11/20 14:36:40, mem=1445.9M)
*** Begin netlist parsing (mem=1481.2M) ***
Created 109 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'SRC/post_synth_fabric_netlist.v'

*** Memory Usage v#1 (Current mem = 1491.242M, initial mem = 643.109M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1491.2M) ***
#% End Load netlist data ... (date=11/20 14:36:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=1465.1M, current mem=1465.1M)
Top level cell is fpga_top.
Hooked 218 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fpga_top ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
** info: there are 975 modules.
** info: there are 11552 stdCell insts.
** info: there are 32 Pad insts.

*** Memory Usage v#1 (Current mem = 1553.156M, initial mem = 643.109M) ***
Initializing I/O assignment ...
Adjusting Core to Left to: 0.1000. Core to Bottom to: 0.1000.
Start create_tracks
Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
lef/qrcTechFile_RCgen
Generating auto layer map file.
Completed (cpu: 0:00:01.4 real: 0:00:01.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: VIEW_SETUP
    RC-Corner Name        : RC_CORNER
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: 'lef/qrcTechFile_RCgen'
 
 Analysis View: VIEW_HOLD
    RC-Corner Name        : RC_CORNER
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: 'lef/qrcTechFile_RCgen'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'SDC/global_ports.sdc' ...
Current (total cpu=0:00:22.9, real=0:00:58.0, peak res=1915.0M, current mem=1915.0M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/global_ports.sdc, Line 13).

INFO (CTE): Reading of timing constraints file SDC/global_ports.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1917.3M, current mem=1917.3M)
Current (total cpu=0:00:23.0, real=0:00:59.0, peak res=1917.3M, current mem=1917.3M)
Reading timing constraints file 'SDC/cbx_1__0_.sdc' ...
Current (total cpu=0:00:23.0, real=0:00:59.0, peak res=1917.3M, current mem=1917.3M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_1__0_.sdc, Line 13).

INFO (CTE): Reading of timing constraints file SDC/cbx_1__0_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1958.3M, current mem=1958.3M)
Current (total cpu=0:00:23.1, real=0:00:59.0, peak res=1958.3M, current mem=1958.3M)
Reading timing constraints file 'SDC/cbx_1__1_.sdc' ...
Current (total cpu=0:00:23.2, real=0:00:59.0, peak res=1958.3M, current mem=1958.3M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_1__1_.sdc, Line 13).

INFO (CTE): Reading of timing constraints file SDC/cbx_1__1_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1958.7M, current mem=1958.7M)
Current (total cpu=0:00:23.3, real=0:00:59.0, peak res=1958.7M, current mem=1958.7M)
Reading timing constraints file 'SDC/cby_0__1_.sdc' ...
Current (total cpu=0:00:23.3, real=0:00:59.0, peak res=1958.7M, current mem=1958.7M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_0__1_.sdc, Line 13).

INFO (CTE): Reading of timing constraints file SDC/cby_0__1_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1959.1M, current mem=1959.1M)
Current (total cpu=0:00:23.4, real=0:00:59.0, peak res=1959.1M, current mem=1959.1M)
Reading timing constraints file 'SDC/cby_1__1_.sdc' ...
Current (total cpu=0:00:23.4, real=0:00:59.0, peak res=1959.1M, current mem=1959.1M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_1__1_.sdc, Line 13).

INFO (CTE): Reading of timing constraints file SDC/cby_1__1_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1959.9M, current mem=1959.9M)
Current (total cpu=0:00:23.5, real=0:00:59.0, peak res=1959.9M, current mem=1959.9M)
Reading timing constraints file 'SDC/logical_tile_clb_mode_clb_.sdc' ...
Current (total cpu=0:00:23.6, real=0:00:59.0, peak res=1959.9M, current mem=1959.9M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_clb_.sdc, Line 13).

INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_clb_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.5, real=0:00:01.0, peak res=1960.4M, current mem=1960.4M)
Current (total cpu=0:00:24.1, real=0:01:00.0, peak res=1960.4M, current mem=1960.4M)
Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle.sdc' ...
Current (total cpu=0:00:24.2, real=0:01:00.0, peak res=1960.4M, current mem=1960.4M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle.sdc, Line 13).

INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1960.8M, current mem=1960.8M)
Current (total cpu=0:00:24.3, real=0:01:00.0, peak res=1960.8M, current mem=1960.8M)
Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc' ...
Current (total cpu=0:00:24.3, real=0:01:00.0, peak res=1960.8M, current mem=1960.8M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc, Line 13).

INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1961.2M, current mem=1961.2M)
Current (total cpu=0:00:24.4, real=0:01:00.0, peak res=1961.2M, current mem=1961.2M)
Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc' ...
Current (total cpu=0:00:24.4, real=0:01:00.0, peak res=1961.2M, current mem=1961.2M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc, Line 13).

INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1961.5M, current mem=1961.5M)
Current (total cpu=0:00:24.5, real=0:01:00.0, peak res=1961.5M, current mem=1961.5M)
Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc' ...
Current (total cpu=0:00:24.6, real=0:01:00.0, peak res=1961.5M, current mem=1961.5M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc, Line 13).

INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1961.9M, current mem=1961.9M)
Current (total cpu=0:00:24.6, real=0:01:00.0, peak res=1961.9M, current mem=1961.9M)
Reading timing constraints file 'SDC/logical_tile_io_mode_io_.sdc' ...
Current (total cpu=0:00:24.7, real=0:01:00.0, peak res=1961.9M, current mem=1961.9M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_io_mode_io_.sdc, Line 13).

INFO (CTE): Reading of timing constraints file SDC/logical_tile_io_mode_io_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1962.2M, current mem=1962.2M)
Current (total cpu=0:00:24.8, real=0:01:00.0, peak res=1962.2M, current mem=1962.2M)
Reading timing constraints file 'SDC/sb_0__0_.sdc' ...
Current (total cpu=0:00:24.8, real=0:01:00.0, peak res=1962.2M, current mem=1962.2M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_0__0_.sdc, Line 13).

INFO (CTE): Reading of timing constraints file SDC/sb_0__0_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1962.8M, current mem=1962.8M)
Current (total cpu=0:00:24.9, real=0:01:00.0, peak res=1962.8M, current mem=1962.8M)
Reading timing constraints file 'SDC/sb_0__1_.sdc' ...
Current (total cpu=0:00:25.0, real=0:01:01, peak res=1962.8M, current mem=1962.8M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_0__1_.sdc, Line 13).

INFO (CTE): Reading of timing constraints file SDC/sb_0__1_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1963.2M, current mem=1963.2M)
Current (total cpu=0:00:25.1, real=0:01:01, peak res=1963.2M, current mem=1963.2M)
Reading timing constraints file 'SDC/sb_1__0_.sdc' ...
Current (total cpu=0:00:25.2, real=0:01:01, peak res=1963.2M, current mem=1963.2M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_1__0_.sdc, Line 13).

INFO (CTE): Reading of timing constraints file SDC/sb_1__0_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1963.6M, current mem=1963.6M)
Current (total cpu=0:00:25.3, real=0:01:01, peak res=1963.6M, current mem=1963.6M)
Reading timing constraints file 'SDC/sb_1__1_.sdc' ...
Current (total cpu=0:00:25.4, real=0:01:01, peak res=1963.6M, current mem=1963.6M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_1__1_.sdc, Line 13).

INFO (CTE): Reading of timing constraints file SDC/sb_1__1_.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1964.2M, current mem=1964.2M)
Current (total cpu=0:00:25.5, real=0:01:01, peak res=1964.2M, current mem=1964.2M)
Total number of combinational cells: 87
Total number of sequential cells: 19
Total number of tristate cells: 3
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: BUFX16 BUFX2 BUFX4 BUFX8 CLKBUFX2 CLKBUFX4 CLKBUFX8
Total number of usable buffers: 7
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 INVX1 CLKINVX2 CLKINVX4 CLKINVX8 INVX16 INVX2 INVX4 INVX8
Total number of usable inverters: 9
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
**WARN: (IMPSYC-2):	Timing information is not defined for cell sky130_fd_io__top_gpio_ovtv2; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-63            35  The layer '%s' referenced %s is not foun...
WARNING   IMPLF-200           95  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201           82  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPSYC-2             1  Timing information is not defined for ce...
WARNING   TCLCMD-1461         15  Skipped unsupported command: %s          
*** Message Summary: 228 warning(s), 0 error(s)

<CMD> floorPlan -coreMarginsBy io -r 1.00 0.71 80 80 80 80
Adjusting Core to Left to: 80.1400. Core to Bottom to: 80.1400.
Start create_tracks
Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> loadIoFile IO_PAD.io
Reading IO assignment file "IO_PAD.io" ...
**WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'N' between IOs 'pad_gnd1' and 'grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio'.
**WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'W' between IOs 'pad_pwr1' and 'grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio'.
Start create_tracks
Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
<CMD> zoomBox -486.82300 -301.13200 1710.48400 1665.92700
<CMD> fit
<CMD> setDesignMode -process 130
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -override -verbose -netlistOverride
11552 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -override -verbose -netlistOverride
11552 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top met5 bottom met5 left met4 right met4} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
#% Begin addRing (date=11/20 14:39:40, mem=2025.3M)


viaInitial starts at Wed Nov 20 14:39:40 2024
viaInitial ends at Wed Nov 20 14:39:40 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2172.5M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  met4  |        4       |       NA       |
|  via4  |        8       |        0       |
|  met5  |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=11/20 14:39:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=2028.8M, current mem=2028.8M)
<CMD> zoomBox -298.86400 -71.18000 1564.28200 1596.73300
<CMD> zoomBox -208.84000 54.99800 1374.83400 1472.72400
<CMD> zoomBox -67.27800 253.41200 1076.92700 1277.72000
<CMD> zoomBox 35.00000 396.76700 861.68900 1136.83000
<CMD> zoomBox 137.75500 540.79000 645.44700 995.28300
<CMD> zoomBox 183.13700 604.39800 549.94500 932.76900
<CMD> zoomBox 200.86000 629.23900 512.64700 908.35500
<CMD> zoomBox 239.61300 683.55700 431.09000 854.97000
<CMD> fit
<CMD> undo
<CMD> zoomBox -426.39200 419.30100 1157.28200 1837.02700
<CMD> zoomBox -362.92600 918.93100 609.64900 1789.59300
<CMD> zoomBox -331.50300 1132.25900 371.18200 1761.31200
<CMD> zoomBox -319.23100 1215.57200 278.05100 1750.26700
<CMD> zoomBox -296.07400 1337.57600 135.46200 1723.89300
<CMD> zoomBox -351.28300 1046.70800 475.40500 1786.77000
<CMD> zoomBox -457.04700 489.49200 1126.63000 1907.22100
<CMD> zoomBox -596.07600 -242.97800 1982.67900 2065.55800
<CMD> zoomBox -659.65800 -577.95500 2374.17200 2137.97000
<CMD> zoomBox -734.45900 -972.04700 2834.75300 2223.16000
<CMD> zoomBox -590.39800 -619.51200 2443.43300 2096.41400
<CMD> zoomBox 1505.41800 1908.02600 1960.68900 1405.65800
<CMD> zoomBox 1587.49800 1825.99200 1616.53600 1590.77900
<CMD> zoomBox 1600.14700 1815.11500 1611.02400 1599.61600
<CMD> fit
<CMD> zoomBox -342.55700 249.58800 -42.31400 89.45900
<CMD> fit
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top met5 bottom met5 left met4 right met4} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
#% Begin addRing (date=11/20 14:46:55, mem=2028.8M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2172.6M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  met4  |        4       |       NA       |
|  via4  |        8       |        0       |
|  met5  |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=11/20 14:46:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=2028.9M, current mem=2028.9M)
<CMD> zoomBox 184.53600 1333.79600 1372.16100 209.55600
<CMD> gui_select -rect {223.53900 1270.43600 1336.40700 232.30100}
<CMD> deleteSelectedFromFPlan
<CMD> fit
<CMD> loadIoFile IO_PAD.io
Reading IO assignment file "IO_PAD.io" ...
**WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'N' between IOs 'pad_gnd1' and 'grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio'.
**WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'W' between IOs 'pad_pwr1' and 'grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio'.
Start create_tracks
Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
<CMD> zoomBox -555.27800 -649.17700 2478.54400 2066.74100
<CMD> zoomBox -529.96400 -332.45100 2048.78500 1976.08000
<CMD> zoomBox -477.19700 210.03700 1385.95000 1877.95100
<CMD> zoomBox -439.07300 601.98500 907.05100 1807.05300
<CMD> zoomBox -410.07900 885.65100 562.49600 1756.31300
<CMD> zoomBox -388.08300 1089.90000 314.60300 1718.95400
<CMD> zoomBox -424.06900 755.76000 720.14000 1780.07100
<CMD> zoomBox -459.88700 423.17000 1123.79500 1840.90300
<CMD> zoomBox -482.66400 211.66700 1380.49100 1879.58800
<CMD> zoomBox -509.46100 -37.16000 1682.48600 1925.10000
<CMD> zoomBox -578.07600 -674.29700 2455.76200 2041.63600
<CMD> zoomBox -205.22400 0.76100 45.96100 -340.69300
<CMD> fit
<CMD> loadIoFile IO_PAD.io
Reading IO assignment file "IO_PAD.io" ...
**WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'W' between IOs 'pad_pwr1' and 'grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio'.
Start create_tracks
Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
<CMD> zoomBox -567.12200 -666.44400 2434.89600 2021.00300
<CMD> zoomBox -494.91700 -47.84600 1674.04100 1893.83400
<CMD> zoomBox -414.79600 609.36700 917.21600 1801.80200
<CMD> zoomBox -377.49800 888.14600 584.88000 1749.68000
<CMD> zoomBox -324.53500 1217.82900 177.83300 1667.55600
<CMD> zoomBox -308.48400 1317.74000 54.47700 1642.66800
<CMD> zoomBox -302.21600 1356.75900 6.30100 1632.94800
<CMD> zoomBox -324.53600 1217.82600 177.83600 1667.55600
<CMD> zoomBox -360.88000 991.59800 457.15000 1723.90900
<CMD> zoomBox -447.12600 454.75600 1119.96400 1857.63600
<CMD> selectInst grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio
<CMD> deselectAll
<CMD> selectInst grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio
<CMD> deselectAll
<CMD> selectInst grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio
<CMD> deselectAll
<CMD> selectInst pad_gnd1
<CMD> zoomBox -728.63800 -29.29200 1823.10700 2255.06400
<CMD> zoomBox -857.38100 -250.66000 2144.67200 2436.81800
<CMD> zoomBox -1008.84300 -511.09200 2522.98400 2650.64700
<CMD> zoomBox -731.27700 -473.39800 2270.77600 2214.08000
<CMD> zoomBox -495.34600 -441.35800 2056.39900 1842.99800
<CMD> deselectAll
<CMD> zoomBox 1544.73000 1608.62000 1848.43000 1473.27600
<CMD> zoomBox 1509.64800 1380.53600 1866.94200 1700.39000
<CMD> zoomBox 1419.81800 1317.86800 1914.34300 1760.57300
<CMD> zoomBox 1362.69200 1278.01500 1944.48600 1798.84500
<CMD> zoomBox 1295.48500 1231.13000 1979.94900 1843.87100
<CMD> zoomBox 1216.41800 1175.97100 2021.67000 1896.84300
<CMD> zoomBox 1123.39800 1111.07700 2070.75400 1959.16300
<CMD> zoomBox 1032.34600 1042.73300 2146.88300 2040.48200
<CMD> zoomBox 925.22500 962.32900 2236.44600 2136.15200
<CMD> zoomBox 650.93900 756.45200 2465.77800 2381.12000
<CMD> zoomBox 476.51200 625.52800 2611.61700 2536.90300
<CMD> zoomBox -588.29000 -173.70600 3501.90200 3487.88900
<CMD> zoomBox -2014.59300 -1224.31500 4645.60200 4737.98100
<CMD> zoomBox -1707.00100 -1021.40800 3954.16500 4046.54400
<CMD> zoomBox -1445.54800 -848.93700 3366.44400 3458.82300
<CMD> zoomBox -1223.31200 -702.33600 2866.88100 2959.26000
<CMD> zoomBox -1001.87100 -638.84000 2474.79400 2473.51700
<CMD> zoomBox -399.11700 -465.37900 1415.72500 1159.29200
<CMD> selectInst pad_reset/gpio
<CMD> zoomBox -264.23700 -429.10600 1278.37900 951.86500
<CMD> zoomBox -149.58900 -398.27400 1161.63600 775.55200
<CMD> zoomBox -52.13800 -372.06700 1062.40400 625.68600
<CMD> deselectAll
<CMD> selectInst pad_set/gpio
<CMD> zoomBox -171.72600 -412.01400 1139.50000 761.81300
<CMD> zoomBox -312.41800 -459.01100 1230.20100 921.96200
<CMD> zoomBox -477.93800 -514.30200 1336.90800 1110.37300
<CMD> zoomBox -672.66800 -579.35000 1462.44600 1332.03300
<CMD> zoomBox -1171.28300 -745.90900 1783.89300 1899.60400
<CMD> zoomBox -2300.27700 -1123.04200 2511.73400 3184.73500
<CMD> zoomBox -1236.15700 -639.35200 2240.52200 2473.01800
<CMD> zoomBox -820.57500 -450.45100 2134.60300 2195.06400
<CMD> deselectAll
<CMD> fit
<CMD> loadIoFile IO_PAD.io
Reading IO assignment file "IO_PAD.io" ...
**WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'W' between IOs 'pad_pwr1' and 'grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio'.
<CMD> zoomBox -1356.99400 -595.03000 1118.04800 1620.66100
<CMD> zoomBox -1569.44700 -866.81200 1342.36700 1739.88300
<CMD> zoomBox -1819.39200 -1186.55600 1606.27200 1880.14500
<CMD> zoomBox -1320.10200 -382.27900 1154.94200 1833.41400
<CMD> zoomBox -1141.43800 -53.76700 962.35000 1829.57200
<CMD> zoomBox -862.34600 454.91800 657.64100 1815.63100
<CMD> zoomBox -598.29600 930.78300 335.16600 1766.43100
<CMD> zoomBox -442.19400 1188.64900 131.06900 1701.84200
<CMD> zoomBox -644.56100 867.44300 453.63300 1850.56100
<CMD> zoomBox -807.17000 609.34300 712.82300 1970.06100
<CMD> zoomBox -1032.23300 252.11300 1071.56400 2135.46000
<CMD> zoomBox -1175.35800 24.93900 1299.69800 2240.64200
<CMD> zoomBox -1343.73900 -242.32400 1568.09100 2364.38500
<CMD> zoomBox -1544.49400 -542.12800 1881.18900 2524.59000
<CMD> zoomBox -906.88300 -334.53500 881.34600 1266.31200
<CMD> zoomBox -802.43500 -300.52900 717.56000 1060.19100
<CMD> zoomBox -713.65400 -271.62400 578.34200 884.98800
<CMD> zoomBox -106.93400 -61.02700 -28.37800 -101.14100
<CMD> fit
<CMD> loadIoFile IO_PAD.io
Reading IO assignment file "IO_PAD.io" ...
**WARN: (IMPFP-3108):	The tool will relocate the IOs because of not enough space to accommodate the IOs for side 'W' between IOs 'pad_pwr1' and 'grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio'.
<CMD> fit
<CMD> zoomBox -455.13800 -347.93400 1679.35300 1562.89100
<CMD> floorPlan -site CoreSite -noSnapToGrid -d 2118.665 2118.665 80 80 80 80
Start create_tracks
Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> zoomBox -624.83000 -963.06700 2329.48400 1681.67500
<CMD> zoomBox -732.74200 -1354.24800 2742.92200 1757.21300
<CMD> zoomBox -859.69800 -1814.46100 3229.31900 1846.08200
<CMD> zoomBox -1184.77500 -2992.86100 4474.76500 2073.63500
<CMD> zoomBox -1391.50000 -3742.24100 5266.78200 2218.34300
<CMD> zoomBox -823.13900 -1455.49700 3265.88000 2205.04800
<CMD> zoomBox -490.42400 -90.50600 2020.74600 2157.52700
<CMD> zoomBox -276.47100 743.59500 1265.70100 2124.16800
<CMD> zoomBox -500.85800 -23.58200 2010.31300 2224.45200
<CMD> zoomBox -866.23500 -1272.80100 3222.79000 2387.74900
<CMD> zoomBox -648.03000 -740.38100 2827.64100 2371.08600
<CMD> zoomBox -462.55600 -287.82400 2491.76400 2356.92300
<CMD> zoomBox -427.58600 -237.37500 2083.58600 2010.66000
<CMD> zoomBox -397.86100 -194.49400 1736.63500 1716.33600
<CMD> zoomBox -372.18200 -158.04500 1442.14100 1466.16100
<CMD> zoomBox -350.35400 -127.06400 1191.82100 1253.51200
<CMD> zoomBox -800.38200 -538.23200 1710.79400 1709.80700
<CMD> zoomBox -625.44500 -378.40000 1509.05500 1532.43300
<CMD> zoomBox -476.74800 -242.54300 1337.57700 1381.66500
<CMD> zoomBox -775.49200 -867.97000 2700.18600 2243.50400
<CMD> zoomBox -574.60600 -121.82300 1936.57100 2126.21600
<CMD> loadIoFile IO_PAD.io
Reading IO assignment file "IO_PAD.io" ...
<CMD> fit
<CMD> setDesignMode -process 130
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -override -verbose -netlistOverride
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -override -verbose -netlistOverride
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VSSIO -type pgpin -pin VSSIO -override -verbose -netlistOverride
**ERROR: (IMPDB-1216):	The global net 'VSSIO' specified in the global net connection(GNC) rule doesn't exist in the design.
Type 'man IMPDB-1216' for more detail.
<CMD> globalNetConnect VDD -type pgpin -pin VDDIO -override -verbose -netlistOverride
44 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSSIO -override -verbose -netlistOverride
44 new gnd-pin connections were made to global net 'VSS'.
<CMD> globalNetConnect VSS -type pgpin -pin VSSD -override -verbose -netlistOverride
44 new gnd-pin connections were made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VSWITCH -override -verbose -netlistOverride
44 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VDD -type pgpin -pin VDDA -override -verbose -netlistOverride
44 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSSA -override -verbose -netlistOverride
44 new gnd-pin connections were made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDDIO_Q -override -verbose -netlistOverride
44 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSSIO_Q -override -verbose -netlistOverride
44 new gnd-pin connections were made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin P_CORE -override -verbose -netlistOverride
3 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin G_CORE -override -verbose -netlistOverride
2 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top met5 bottom met5 left met4 right met4} -width {top 5 bottom 5 left 5 right 5} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 20 bottom 20 left 20 right 20} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
#% Begin addRing (date=11/20 15:48:47, mem=2093.7M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2246.6M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  met4  |        4       |       NA       |
|  via4  |        8       |        0       |
|  met5  |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=11/20 15:48:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2093.7M, current mem=2093.7M)
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { VSS VDD } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { met1(1) met5(5) }
#% Begin sroute (date=11/20 15:49:13, mem=2093.7M)
*** Begin SPECIAL ROUTE on Wed Nov 20 15:49:13 2024 ***
SPECIAL ROUTE ran on directory: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl
SPECIAL ROUTE ran on machine: cae-europractice1.othr.de (Linux 5.15.0-210.163.7.el8uek.x86_64 x86_64 3.59Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VSS VDD"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 5
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 5
srouteTopTargetLayerLimit set to 5
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3756.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 11 layers, 5 routing layers, 1 overlap layer
Read in 121 macros, 17 used
Read in 60 components
  12 core components: 12 unplaced, 0 placed, 0 fixed
  48 pad components: 0 unplaced, 0 placed, 48 fixed
Read in 39 logical pins
Read in 39 nets
Read in 2 special nets, 2 routed
Read in 381 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 754
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Pad Ring connections: 978
  Number of Followpin connections: 377
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3766.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 2109 wires.
ViaGen created 2262 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  met1  |      1131      |       NA       |
|   via  |       754      |        0       |
|  via2  |       754      |        0       |
|  via3  |       754      |        0       |
|  met4  |       536      |       NA       |
|  met5  |       442      |       NA       |
+--------+----------------+----------------+
#% End sroute (date=11/20 15:49:13, total cpu=0:00:00.2, real=0:00:00.0, peak res=2108.5M, current mem=2108.5M)
<CMD> zoomBox 1886.13200 227.48100 1633.54500 665.29800
<CMD> zoomBox 1808.87100 500.16800 1890.48700 217.99100
<CMD> zoomBox 1828.27100 411.27400 1890.66000 284.45800
<CMD> fit
<CMD> zoomBox -205.95800 39.05100 2006.86800 2020.00300
<CMD> zoomBox -175.04100 162.28800 1705.86100 1846.09700
<CMD> zoomBox -65.18700 407.34800 1089.92300 1441.41800
<CMD> zoomBox 2.27600 557.84400 711.66000 1192.89400
<CMD> zoomBox 18.38100 593.77200 621.35800 1133.56500
<CMD> zoomBox 32.07100 624.31100 544.60100 1083.13500
<CMD> zoomBox 71.36900 720.97300 338.91400 960.48300
<CMD> zoomBox 77.80700 736.80800 305.22000 940.39100
<CMD> zoomBox 87.92900 761.70700 252.23600 908.79700
<CMD> zoomBox 91.88200 771.43100 231.54400 896.45800
<CMD> zoomBox 93.93800 775.24200 194.84400 865.57400
<CMD> zoomBox 98.24900 779.04500 171.15300 844.31000
<CMD> zoomBox 103.85300 784.17600 148.62600 824.25700
<CMD> zoomBox 107.41500 785.75700 145.47200 819.82600
<CMD> zoomBox 110.47200 787.10100 142.82100 816.06000
<CMD> zoomBox 113.07000 788.24300 140.56700 812.85900
<CMD> zoomBox 117.15600 790.03900 137.02400 807.82500
<CMD> fit
<CMD> undo
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { VSS VDD } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { met1(1) met5(5) }
#% Begin sroute (date=11/20 15:49:59, mem=2113.1M)
*** Begin SPECIAL ROUTE on Wed Nov 20 15:49:59 2024 ***
SPECIAL ROUTE ran on directory: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl
SPECIAL ROUTE ran on machine: cae-europractice1.othr.de (Linux 5.15.0-210.163.7.el8uek.x86_64 x86_64 3.59Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VSS VDD"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 5
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 5
srouteTopTargetLayerLimit set to 5
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3766.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 11 layers, 5 routing layers, 1 overlap layer
Read in 121 macros, 17 used
Read in 60 components
  12 core components: 12 unplaced, 0 placed, 0 fixed
  48 pad components: 0 unplaced, 0 placed, 48 fixed
Read in 39 logical pins
Read in 39 nets
Read in 2 special nets, 2 routed
Read in 381 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 754
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Pad Ring connections: 978
  Number of Followpin connections: 377
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3769.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 2109 wires.
ViaGen created 2262 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  met1  |      1131      |       NA       |
|   via  |       754      |        0       |
|  via2  |       754      |        0       |
|  via3  |       754      |        0       |
|  met4  |       536      |       NA       |
|  met5  |       442      |       NA       |
+--------+----------------+----------------+
#% End sroute (date=11/20 15:49:59, total cpu=0:00:00.2, real=0:00:00.0, peak res=2113.1M, current mem=2112.2M)
<CMD> zoomBox 1940.01700 1584.71200 2057.89100 1143.52800
<CMD> zoomBox 1926.59200 1534.34600 2024.13700 1299.09000
<CMD> undo
<CMD> sroute -connect { blockPin padPin corePin floatingStripe } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { VSS VDD } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { met1(1) met5(5) }
#% Begin sroute (date=11/20 15:50:47, mem=2112.2M)
*** Begin SPECIAL ROUTE on Wed Nov 20 15:50:47 2024 ***
SPECIAL ROUTE ran on directory: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl
SPECIAL ROUTE ran on machine: cae-europractice1.othr.de (Linux 5.15.0-210.163.7.el8uek.x86_64 x86_64 3.59Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VSS VDD"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 5
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 5
srouteTopTargetLayerLimit set to 5
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3769.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 11 layers, 5 routing layers, 1 overlap layer
Read in 121 macros, 17 used
Read in 60 components
  12 core components: 12 unplaced, 0 placed, 0 fixed
  48 pad components: 0 unplaced, 0 placed, 48 fixed
Read in 39 logical pins
Read in 39 nets
Read in 2 special nets, 2 routed
Read in 381 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 754
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 377
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3769.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 1131 wires.
ViaGen created 2262 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  met1  |      1131      |       NA       |
|   via  |       754      |        0       |
|  via2  |       754      |        0       |
|  via3  |       754      |        0       |
+--------+----------------+----------------+
#% End sroute (date=11/20 15:50:47, total cpu=0:00:00.2, real=0:00:00.0, peak res=2113.3M, current mem=2113.3M)
<CMD> fit
<CMD> zoomBox 74.91900 -36.72400 2287.74400 1944.22700
<CMD> zoomBox 344.58000 22.10300 2225.48200 1705.91200
<CMD> zoomBox 573.79200 72.10600 2172.55900 1503.34400
<CMD> zoomBox 934.22700 150.73600 2089.33700 1184.80600
<CMD> zoomBox 1074.99100 181.44400 2056.83500 1060.40400
<CMD> zoomBox 1194.64100 207.54500 2029.20900 954.66200
<CMD> zoomBox 1296.34300 229.73100 2005.72700 864.78100
<CMD> zoomBox 1382.79100 248.59000 1985.76700 788.38200
<CMD> zoomBox 1194.63900 207.54400 2029.20900 954.66200
<CMD> zoomBox 573.78400 72.10100 2172.56000 1503.34700
<CMD> zoomBox 74.90700 -36.73100 2287.74700 1944.23300
<CMD> zoomBox -242.34400 -105.94000 2360.99700 2224.60600
<CMD> zoomBox -1054.68100 -283.15400 2548.55900 2942.51500
<CMD> zoomBox -404.03600 -177.08600 2199.30600 2153.46100
<CMD> zoomBox -149.93300 -135.66200 2062.90800 1845.30300
<CMD> zoomBox -404.03700 -177.08700 2199.30600 2153.46100
<CMD> addStripe -nets {VDD VSS} -layer met4 -direction vertical -width 5 -spacing 5 -set_to_set_distance 120 -start_from left -start_offset 120 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit met5 -padcore_ring_bottom_layer_limit met1 -block_ring_top_layer_limit met5 -block_ring_bottom_layer_limit met1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=11/20 15:51:22, mem=2114.4M)

Initialize fgc environment(mem: 2257.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.8M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.8M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.8M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.8M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.8M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.8M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.8M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.8M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.8M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.8M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.8M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.8M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.8M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2257.8M)
Stripe generation is complete.
vias are now being generated.
addStripe created 24 wires.
ViaGen created 13620 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   via  |      4524      |        0       |
|  via2  |      4524      |        0       |
|  via3  |      4524      |        0       |
|  met4  |       24       |       NA       |
|  via4  |       48       |        0       |
+--------+----------------+----------------+
#% End addStripe (date=11/20 15:51:22, total cpu=0:00:00.3, real=0:00:00.0, peak res=2115.9M, current mem=2115.9M)
<CMD> zoomBox 367.19900 1419.27100 441.29200 1267.71800
<CMD> zoomBox 390.11900 1371.30800 433.04500 1314.36700
<CMD> zoomBox 395.16600 1351.31300 420.83900 1329.42500
<CMD> fit
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 0 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxRouteLayer 6 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-167):	Layer Number Provided for MaxRouteLayer option exceeds the MaxLayerNumber for the design.  Current option '6' is ignored. 
Type 'man IMPSP-167' for more detail.
<CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
Setting releaseMultiCpuLicenseMode to false.
<CMD> setPlaceMode -fp false
<CMD> setPlaceMode -fp false
<CMD> place_design
*** placeDesign #1 [begin] : totSession cpu/real = 0:08:13.5/1:16:33.3 (0.1), mem = 2261.9M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Multithreaded Timing Analysis is initialized with 8 threads

Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 3206 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.6) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.654633 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=2407.62 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2421.89)
Total number of fetched objects 10448
End delay calculation. (MEM=3094.05 CPU=0:00:01.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3094.05 CPU=0:00:01.4 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#7 (mem=3028.5M)" ...
Estimated loop count for BSM: 7077
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.3 mem=3092.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.3 mem=3092.5M) ***
No user-set net weight.
Net fanout histogram:
2		: 6733 (79.7%) nets
3		: 1112 (13.2%) nets
4     -	14	: 398 (4.7%) nets
15    -	39	: 143 (1.7%) nets
40    -	79	: 60 (0.7%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 2 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=8346 (0 fixed + 8346 movable) #buf cell=43 #inv cell=2093 #block=0 (0 floating + 0 preplaced)
#ioInst=48 #net=8448 #term=29143 #term/net=3.45, #fixedIo=49, #floatIo=0, #fixedPin=32, #floatPin=7
stdCell: 8346 single + 0 double + 0 multi
Total standard cell length = 33.7838 (mm), area = 0.1399 (mm^2)
**WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
Type 'man IMPSP-362' for more detail.
Estimated cell power/ground rail width = 0.517 um
Average module density = 0.058.
Density for the design = 0.058.
       = stdcell_area 73443 sites (139865 um^2) / alloc_area 1273888 sites (2425992 um^2).
Pin Density = 0.02288.
            = total # of pins 29143 / total area 1273888.
Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 10 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.103e+05 (1.10e+05 1.00e+05)
              Est.  stn bbox = 2.247e+05 (1.17e+05 1.07e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 3133.0M
Iteration  2: Total net bbox = 2.103e+05 (1.10e+05 1.00e+05)
              Est.  stn bbox = 2.247e+05 (1.17e+05 1.07e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3133.0M
Iteration  3: Total net bbox = 1.807e+05 (9.71e+04 8.36e+04)
              Est.  stn bbox = 2.273e+05 (1.21e+05 1.06e+05)
              cpu = 0:00:01.1 real = 0:00:00.0 mem = 3375.7M
Active setup views:
    VIEW_SETUP
Iteration  4: Total net bbox = 1.650e+05 (8.99e+04 7.51e+04)
              Est.  stn bbox = 2.053e+05 (1.12e+05 9.37e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 3375.7M
Iteration  5: Total net bbox = 2.180e+05 (9.24e+04 1.26e+05)
              Est.  stn bbox = 2.732e+05 (1.16e+05 1.57e+05)
              cpu = 0:00:01.3 real = 0:00:00.0 mem = 3375.7M
Iteration  6: Total net bbox = 2.209e+05 (1.09e+05 1.11e+05)
              Est.  stn bbox = 3.007e+05 (1.47e+05 1.54e+05)
              cpu = 0:00:02.2 real = 0:00:00.0 mem = 3505.7M
Iteration  7: Total net bbox = 2.441e+05 (1.23e+05 1.21e+05)
              Est.  stn bbox = 3.339e+05 (1.65e+05 1.69e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3281.7M
Iteration  8: Total net bbox = 2.487e+05 (1.25e+05 1.23e+05)
              Est.  stn bbox = 3.391e+05 (1.67e+05 1.72e+05)
              cpu = 0:00:10.4 real = 0:00:03.0 mem = 3249.7M
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.14 MB )
Iteration  9: Total net bbox = 2.525e+05 (1.32e+05 1.20e+05)
              Est.  stn bbox = 3.501e+05 (1.79e+05 1.71e+05)
              cpu = 0:00:03.4 real = 0:00:01.0 mem = 3282.4M
Iteration 10: Total net bbox = 2.556e+05 (1.34e+05 1.22e+05)
              Est.  stn bbox = 3.534e+05 (1.81e+05 1.73e+05)
              cpu = 0:00:10.4 real = 0:00:04.0 mem = 3250.4M
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Iteration 11: Total net bbox = 2.696e+05 (1.44e+05 1.26e+05)
              Est.  stn bbox = 3.713e+05 (1.95e+05 1.77e+05)
              cpu = 0:00:02.6 real = 0:00:01.0 mem = 3289.6M
Iteration 12: Total net bbox = 2.740e+05 (1.46e+05 1.28e+05)
              Est.  stn bbox = 3.763e+05 (1.97e+05 1.79e+05)
              cpu = 0:00:10.3 real = 0:00:03.0 mem = 3257.6M
MH packer: No MH instances from GP
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Iteration 13: Total net bbox = 2.757e+05 (1.48e+05 1.28e+05)
              Est.  stn bbox = 3.775e+05 (2.00e+05 1.78e+05)
              cpu = 0:00:04.1 real = 0:00:01.0 mem = 3295.9M
Iteration 14: Total net bbox = 2.757e+05 (1.48e+05 1.28e+05)
              Est.  stn bbox = 3.775e+05 (2.00e+05 1.78e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3295.9M
MH packer: No MH instances from GP
Iteration 15: Total net bbox = 2.976e+05 (1.58e+05 1.40e+05)
              Est.  stn bbox = 3.978e+05 (2.09e+05 1.89e+05)
              cpu = 0:00:07.5 real = 0:00:02.0 mem = 3316.0M
Iteration 16: Total net bbox = 2.976e+05 (1.58e+05 1.40e+05)
              Est.  stn bbox = 3.978e+05 (2.09e+05 1.89e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3316.0M
*** cost = 2.976e+05 (1.58e+05 1.40e+05) (cpu for global=0:00:56.7) real=0:00:19.0***
Placement multithread real runtime: 0:00:19.0 with 8 threads.
Info: 0 clock gating cells identified, 0 (on average) moved 0/8
Solver runtime cpu: 0:00:20.5 real: 0:00:04.6
Core Placement runtime cpu: 0:00:23.1 real: 0:00:08.0
*** Starting refinePlace (0:09:19 mem=3316.0M) ***
Total net bbox length = 2.976e+05 (1.577e+05 1.399e+05) (ext = 7.137e+04)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Move report: Detail placement moves 8346 insts, mean move: 2.76 um, max move: 48.89 um 
	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFRX1_0_): (1147.85, 1119.54) --> (1150.32, 1165.96)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 3418.2MB
Summary Report:
Instances move: 8346 (out of 8346 movable)
Instances flipped: 0
Mean displacement: 2.76 um
Max displacement: 48.89 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_5/DFFRX1_0_) (1147.85, 1119.54) -> (1150.32, 1165.96)
	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: DFFRX1
Total net bbox length = 2.872e+05 (1.487e+05 1.385e+05) (ext = 7.149e+04)
Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 3418.2MB
*** Finished refinePlace (0:09:21 mem=3418.2M) ***
*** End of Placement (cpu=0:01:02, real=0:00:21.0, mem=3420.2M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 1444 )
Density distribution unevenness ratio = 86.878%
*** Free Virtual Timing Model ...(mem=3420.2M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.654633 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3408.73)
Total number of fetched objects 10517
End delay calculation. (MEM=3820.73 CPU=0:00:01.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3820.73 CPU=0:00:01.4 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 26534 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 9014
[NR-eGR] #PG Blockages       : 26534
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 8447 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8415
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8415 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.84% H + 0.00% V. EstWL: 3.812650e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2 ( 2)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3 ( 3)      3444( 1.77%)       489( 0.25%)        27( 0.01%)   ( 2.04%) 
[NR-eGR]    met4 ( 4)       245( 0.14%)         3( 0.00%)         0( 0.00%)   ( 0.14%) 
[NR-eGR]    met5 ( 5)       191( 0.11%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      3884( 0.52%)       492( 0.07%)        27( 0.00%)   ( 0.59%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 1.57% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.74 sec, Real: 0.40 sec, Curr Mem: 3.22 MB )
Early Global Route congestion estimation runtime: 0.40 seconds, mem = 3346.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 404.03, normalized total congestion hotspot area = 439.85 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Iteration  8: Total net bbox = 2.670e+05 (1.42e+05 1.25e+05)
              Est.  stn bbox = 3.725e+05 (1.97e+05 1.76e+05)
              cpu = 0:00:01.8 real = 0:00:00.0 mem = 3730.2M
Iteration  9: Total net bbox = 2.718e+05 (1.45e+05 1.26e+05)
              Est.  stn bbox = 3.785e+05 (2.02e+05 1.77e+05)
              cpu = 0:00:02.8 real = 0:00:01.0 mem = 3730.2M
MH packer: No MH instances from GP
MH packer: No MH instances from GP
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.50 MB )
Iteration 10: Total net bbox = 2.894e+05 (1.53e+05 1.36e+05)
              Est.  stn bbox = 3.960e+05 (2.09e+05 1.87e+05)
              cpu = 0:00:14.7 real = 0:00:03.0 mem = 3758.1M
Iteration 11: Total net bbox = 3.017e+05 (1.59e+05 1.43e+05)
              Est.  stn bbox = 4.082e+05 (2.15e+05 1.93e+05)
              cpu = 0:00:24.0 real = 0:00:05.0 mem = 3894.4M
Iteration 12: Total net bbox = 3.009e+05 (1.58e+05 1.42e+05)
              Est.  stn bbox = 4.073e+05 (2.15e+05 1.93e+05)
              cpu = 0:00:02.0 real = 0:00:00.0 mem = 3894.4M
MH packer: No MH instances from GP
Move report: Congestion Driven Placement moves 8346 insts, mean move: 55.45 um, max move: 312.77 um 
	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/INVX1_60_): (1057.40, 1248.76) --> (1049.83, 943.56)

Finished Incremental Placement (cpu=0:00:47.6, real=0:00:10.0, mem=3638.4M)
*** Starting refinePlace (0:10:13 mem=3638.4M) ***
Total net bbox length = 3.215e+05 (1.693e+05 1.521e+05) (ext = 7.018e+04)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Move report: Detail placement moves 8346 insts, mean move: 1.27 um, max move: 30.57 um 
	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_5/g102): (1207.33, 1131.74) --> (1236.80, 1132.84)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 3475.4MB
Summary Report:
Instances move: 8346 (out of 8346 movable)
Instances flipped: 0
Mean displacement: 1.27 um
Max displacement: 30.57 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_5/g102) (1207.33, 1131.74) -> (1236.8, 1132.84)
	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: MX2X1
Total net bbox length = 3.129e+05 (1.608e+05 1.521e+05) (ext = 7.022e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3475.4MB
*** Finished refinePlace (0:10:14 mem=3475.4M) ***
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 26534 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 9014
[NR-eGR] #PG Blockages       : 26534
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 8447 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8415
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8415 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.38% H + 0.00% V. EstWL: 4.247764e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3 ( 3)      2930( 1.51%)       228( 0.12%)         4( 0.00%)   ( 1.63%) 
[NR-eGR]    met4 ( 4)       221( 0.12%)         2( 0.00%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]    met5 ( 5)        66( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      3218( 0.43%)       230( 0.03%)         4( 0.00%)   ( 0.46%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 1.11% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.71 sec, Real: 0.40 sec, Curr Mem: 3.36 MB )
Early Global Route congestion estimation runtime: 0.41 seconds, mem = 3492.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 2.43, normalized total congestion hotspot area = 21.16 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 19132um, number of vias: 4917
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)   Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  met1  (1H)             0  28879 
[NR-eGR]  met2  (2V)        187846  41162 
[NR-eGR]  met3  (3H)        191794   8009 
[NR-eGR]  met4  (4V)         39724   6298 
[NR-eGR]  met5  (5H)         20916      0 
[NR-eGR] ---------------------------------
[NR-eGR]        Total       440280  84348 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 312918um
[NR-eGR] Total length: 440280um, number of vias: 84348
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Early Global Route wiring runtime: 0.12 seconds, mem = 3544.5M
Tdgp not enabled or already been cleared! skip clearing
End of congRepair (cpu=0:00:50.6, real=0:00:12.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 2: 2, real = 0: 0:40, mem = 3490.5M **
Tdgp not enabled or already been cleared! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
WARNING   NRDB-741            10  Found shorts between two different ports...
WARNING   TA-112              20  A timing loop was found in the design. T...
WARNING   TA-146               1  A combinational timing loop(s) was found...
*** Message Summary: 35 warning(s), 0 error(s)

*** placeDesign #1 [finish] : cpu/real = 0:02:01.9/0:00:39.9 (3.1), totSession cpu/real = 0:10:15.4/1:17:13.2 (0.1), mem = 3490.5M
<CMD> zoomBox 458.17600 1520.72400 559.21100 1224.35600
<CMD> zoomBox 475.50200 1438.92300 514.47500 1333.13800
<CMD> zoomBox 481.30700 1416.75700 517.23100 1365.54600
<CMD> zoomBox 495.45700 1384.41700 511.96000 1374.64900
<CMD> selectInst cby_0__1_/mux_right_ipin_6/INVX4_0_
<CMD> deselectAll
<CMD> selectInst cby_0__1_/mux_right_ipin_5/INVX4_0_
<CMD> fit
<CMD> zoomBox 239.26800 244.32000 1394.43000 -65.51900
<CMD> zoomBox 331.32900 -243.12000 1165.93400 504.03000
<CMD> zoomBox 368.09300 -171.69800 1077.50700 463.37900
<CMD> zoomBox 399.34200 -110.99000 1002.34400 428.82600
<CMD> zoomBox 288.07600 -327.14700 1269.96600 551.85400
<CMD> zoomBox 177.32800 -542.30000 1536.34600 674.31100
<CMD> zoomBox -73.43400 -1029.46300 2139.50000 951.58500
<CMD> zoomBox -323.03100 -1514.36300 2739.85300 1227.57200
<CMD> zoomBox -481.75800 -1822.72600 3121.63500 1403.08000
<CMD> zoomBox -306.25100 -1402.48600 2756.63400 1339.45000
<CMD> zoomBox -157.07000 -1045.28200 2446.38300 1285.36400
<CMD> fit
<CMD> deselectAll
<CMD> optDesign -preCTS
Executing: place_opt_design -opt
**INFO: User settings:
setDesignMode -process                              130
setExtractRCMode -coupling_c_th                     0.4
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setPlaceMode -maxRouteLayer                         {}
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            false
setPlaceMode -place_global_reorder_scan             false
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -virtualIPO                         false

*** place_opt_design #1 [begin] : totSession cpu/real = 0:10:33.5/1:19:47.6 (0.1), mem = 3494.6M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:34.0/1:19:47.9 (0.1), mem = 3490.6M
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:34.0/1:19:47.9 (0.1), mem = 3490.6M
Enable CTE adjustment.
Enable Layer aware incrSKP.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2477.9M, totSessionCpu=0:10:34 **
**WARN: (IMPOPT-576):	7 nets have unplaced terms. 
GigaOpt running with 8 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:34.0/1:19:47.9 (0.1), mem = 3490.6M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	pReset[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	prog_clk[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	set[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	reset[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	clk[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ccff_head[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ccff_tail[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
AAE DB initialization (MEM=3409.79 CPU=0:00:00.0 REAL=0:00:00.0) 
Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
      (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
      Genus workers will not check out additional licenses.
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'ANTENNA'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL64'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL32'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL16'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL8'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL4'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL2'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL1'
-lefTechFileMap {}                         # string, default=""
Warning: cannot find min major genus version for innovus version; min major for 22.1 will be used instead.
**optDesign ... cpu = 0:00:01, real = 0:00:21, mem = 2477.0M, totSessionCpu=0:10:35 **
#optDebug: { P: 130 W: 5195 FE: standard PE: none LDR: 1}
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.31 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 26534 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 9014
[NR-eGR] #PG Blockages       : 26534
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 8447 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8415
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8415 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.40% H + 0.00% V. EstWL: 4.311313e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)              (13)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3 ( 3)      2981( 1.53%)       251( 0.13%)         3( 0.00%)         1( 0.00%)   ( 1.66%) 
[NR-eGR]    met4 ( 4)       222( 0.12%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]    met5 ( 5)        51( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total      3254( 0.44%)       252( 0.03%)         3( 0.00%)         1( 0.00%)   ( 0.47%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 1.12% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 20476um, number of vias: 4854
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)   Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  met1  (1H)             0  28879 
[NR-eGR]  met2  (2V)        188658  41214 
[NR-eGR]  met3  (3H)        196244   7752 
[NR-eGR]  met4  (4V)         41893   6032 
[NR-eGR]  met5  (5H)         20350      0 
[NR-eGR] ---------------------------------
[NR-eGR]        Total       447145  83877 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 312918um
[NR-eGR] Total length: 447145um, number of vias: 83877
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.01 sec, Real: 0.47 sec, Curr Mem: 3.38 MB )
Extraction called for design 'fpga_top' of instances=8394 and nets=10700 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3436.809M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3535.52)
Total number of fetched objects 10517
End delay calculation. (MEM=4176.68 CPU=0:00:01.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4176.68 CPU=0:00:02.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:02.0 totSessionCpu=0:10:41 mem=4120.7M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -9.352  |
|           TNS (ns):| -1903.2 |
|    Violating Paths:|  1690   |
|          All Paths:|  3150   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    277 (277)     |   -0.532   |    277 (277)     |
|   max_tran     |    280 (7501)    |   -2.743   |    280 (7501)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.765%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:25, mem = 2685.9M, totSessionCpu=0:10:41 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.2/0:00:24.2 (0.3), totSession cpu/real = 0:10:41.2/1:20:12.1 (0.1), mem = 3694.7M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 3694.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3694.7M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:41.4/1:20:12.3 (0.1), mem = 3694.7M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.2 (0.7), totSession cpu/real = 0:10:41.5/1:20:12.5 (0.1), mem = 3694.7M
End: GigaOpt Route Type Constraints Refinement
**WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
The useful skew maximum allowed delay is: 0.15
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:45.9/1:20:13.8 (0.1), mem = 3662.7M
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 7 candidate Buffer cells
*info: There are 9 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:10:46.9/1:20:14.8 (0.1), mem = 3705.4M
Running new flow changes for HFN
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:47.0/1:20:14.8 (0.1), mem = 3705.4M
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+---------+---------+--------+---------+------------+--------+
| Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+---------+---------+--------+---------+------------+--------+
|    5.77%|        -|  -9.352|-1529.219|   0:00:00.0| 4095.1M|
|    5.77%|        -|  -9.352|-1529.219|   0:00:00.0| 4101.1M|
+---------+---------+--------+---------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4101.1M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.7 (1.4), totSession cpu/real = 0:10:47.9/1:20:15.5 (0.1), mem = 3706.1M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:48.0/1:20:15.6 (0.1), mem = 3706.1M
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.5 (1.5), totSession cpu/real = 0:10:48.8/1:20:16.2 (0.1), mem = 3706.8M
End: Processing multi-driver nets
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:48.8/1:20:16.2 (0.1), mem = 3706.8M
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   688|  8709|    -2.86|   350|   350|    -0.55|     0|     0|     0|     0|    -9.35| -1529.22|       0|       0|       0|  5.77%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -7.22| -1361.70|     366|      17|     103|  5.98%| 0:00:02.0|  4382.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -7.22| -1361.70|       0|       0|       0|  5.98%| 0:00:00.0|  4382.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:04.6 real=0:00:02.0 mem=4382.7M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:05.3/0:00:02.0 (2.7), totSession cpu/real = 0:10:54.1/1:20:18.1 (0.1), mem = 3827.7M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:20, real = 0:00:31, mem = 2739.6M, totSessionCpu=0:10:54 **

Active setup views:
 VIEW_SETUP
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:54.2/1:20:18.2 (0.1), mem = 4089.4M
*info: 32 io nets excluded
*info: 2 clock nets excluded
*info: 32 multi-driver nets excluded.
*info: 772 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -7.220  TNS Slack -1361.701 
+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -7.220|-1361.701|    5.98%|   0:00:00.0| 4275.5M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -6.734|-1317.950|    5.97%|   0:00:01.0| 4488.2M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -6.558|-1314.943|    5.98%|   0:00:01.0| 4500.3M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -6.558|-1314.943|    5.98%|   0:00:00.0| 4505.3M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -6.321|-1300.796|    6.00%|   0:00:01.0| 4560.3M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -6.321|-1297.567|    6.02%|   0:00:00.0| 4567.4M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -6.262|-1296.127|    6.02%|   0:00:01.0| 4574.0M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -6.262|-1296.127|    6.02%|   0:00:00.0| 4574.0M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -6.180|-1287.289|    6.06%|   0:00:00.0| 4578.7M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -6.180|-1286.192|    6.06%|   0:00:00.0| 4578.7M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -6.180|-1285.082|    6.06%|   0:00:01.0| 4578.7M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -6.180|-1285.082|    6.06%|   0:00:00.0| 4578.7M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -6.180|-1282.244|    6.08%|   0:00:00.0| 4578.7M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -6.180|-1282.152|    6.08%|   0:00:00.0| 4578.7M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -6.180|-1282.152|    6.08%|   0:00:00.0| 4578.7M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -6.180|-1282.152|    6.08%|   0:00:00.0| 4578.7M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -6.180|-1281.779|    6.09%|   0:00:01.0| 4578.7M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -6.180|-1281.779|    6.09%|   0:00:00.0| 4578.7M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:29.9 real=0:00:06.0 mem=4578.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:29.9 real=0:00:06.0 mem=4578.7M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -6.180  TNS Slack -1281.779 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:30.7/0:00:06.4 (4.8), totSession cpu/real = 0:11:24.9/1:20:24.7 (0.1), mem = 4004.7M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -6.180
*** Check timing (0:00:00.0)
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:25.1/1:20:24.8 (0.1), mem = 4394.4M
Reclaim Optimization WNS Slack -6.180  TNS Slack -1281.779 Density 6.09
+---------+---------+--------+---------+------------+--------+
| Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+---------+---------+--------+---------+------------+--------+
|    6.09%|        -|  -6.180|-1281.779|   0:00:00.0| 4396.4M|
|    6.09%|       10|  -6.074|-1280.059|   0:00:00.0| 4562.0M|
|    6.09%|        2|  -6.074|-1280.055|   0:00:00.0| 4562.0M|
|    6.09%|        2|  -6.074|-1280.051|   0:00:00.0| 4564.0M|
|    6.09%|        2|  -6.074|-1280.039|   0:00:00.0| 4564.0M|
|    6.09%|        1|  -6.074|-1280.036|   0:00:00.0| 4564.0M|
|    6.09%|        0|  -6.074|-1280.036|   0:00:00.0| 4564.0M|
|    6.08%|        3|  -6.074|-1280.036|   0:00:01.0| 4564.0M|
|    6.08%|       10|  -6.074|-1280.001|   0:00:00.0| 4564.0M|
|    6.08%|        0|  -6.074|-1280.001|   0:00:00.0| 4564.0M|
|    6.08%|        0|  -6.074|-1280.001|   0:00:00.0| 4564.0M|
+---------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -6.074  TNS Slack -1280.001 Density 6.08
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:04.9) (real = 0:00:02.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.9/0:00:01.7 (2.8), totSession cpu/real = 0:11:30.0/1:20:26.5 (0.1), mem = 4564.0M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:02, mem=4012.99M, totSessionCpu=0:11:30).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:30.1/1:20:26.6 (0.1), mem = 4013.0M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  VIEW_SETUP
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.87 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 26534 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 9014
[NR-eGR] #PG Blockages       : 26534
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 8669 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8637
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8637 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.34% H + 0.00% V. EstWL: 4.256293e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3 ( 3)      2994( 1.54%)       257( 0.13%)         6( 0.00%)   ( 1.68%) 
[NR-eGR]    met4 ( 4)       233( 0.13%)         1( 0.00%)         0( 0.00%)   ( 0.13%) 
[NR-eGR]    met5 ( 5)        44( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      3272( 0.44%)       258( 0.03%)         6( 0.00%)   ( 0.47%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 1.15% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.75 sec, Real: 0.40 sec, Curr Mem: 3.88 MB )
Early Global Route congestion estimation runtime: 0.40 seconds, mem = 4024.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 4.25, normalized total congestion hotspot area = 27.32 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:02.5, real=0:00:01.0)***
Iteration  8: Total net bbox = 2.921e+05 (1.52e+05 1.40e+05)
              Est.  stn bbox = 4.033e+05 (2.08e+05 1.96e+05)
              cpu = 0:00:03.0 real = 0:00:01.0 mem = 4485.0M
Iteration  9: Total net bbox = 3.008e+05 (1.58e+05 1.43e+05)
              Est.  stn bbox = 4.143e+05 (2.15e+05 1.99e+05)
              cpu = 0:00:06.6 real = 0:00:03.0 mem = 4485.0M
MH packer: No MH instances from GP
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.20 MB )
Iteration 10: Total net bbox = 3.164e+05 (1.65e+05 1.52e+05)
              Est.  stn bbox = 4.298e+05 (2.22e+05 2.08e+05)
              cpu = 0:00:22.9 real = 0:00:05.0 mem = 4490.1M
MH packer: No MH instances from GP
Iteration 11: Total net bbox = 3.328e+05 (1.72e+05 1.61e+05)
              Est.  stn bbox = 4.456e+05 (2.29e+05 2.17e+05)
              cpu = 0:00:38.8 real = 0:00:08.0 mem = 4606.3M
MH packer: No MH instances from GP
Iteration 12: Total net bbox = 3.319e+05 (1.71e+05 1.61e+05)
              Est.  stn bbox = 4.448e+05 (2.28e+05 2.16e+05)
              cpu = 0:00:04.3 real = 0:00:02.0 mem = 4519.3M
MH packer: No MH instances from GP
Move report: Timing Driven Placement moves 8568 insts, mean move: 18.56 um, max move: 273.67 um 
	Max move on inst (cby_0__1_/mux_right_ipin_2/INVX4_0_): (490.68, 1062.46) --> (370.20, 909.27)

Finished Incremental Placement (cpu=0:01:21, real=0:00:20.0, mem=4263.3M)
*** Starting refinePlace (0:12:52 mem=4263.3M) ***
Total net bbox length = 3.534e+05 (1.834e+05 1.700e+05) (ext = 6.783e+04)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Move report: Detail placement moves 8568 insts, mean move: 1.34 um, max move: 24.19 um 
	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_2/INVX1_60_): (1313.48, 1376.06) --> (1336.62, 1377.10)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 4349.3MB
Summary Report:
Instances move: 8568 (out of 8568 movable)
Instances flipped: 0
Mean displacement: 1.34 um
Max displacement: 24.19 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_2/INVX1_60_) (1313.48, 1376.06) -> (1336.62, 1377.1)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX4
Total net bbox length = 3.442e+05 (1.744e+05 1.698e+05) (ext = 6.790e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 4349.3MB
*** Finished refinePlace (0:12:54 mem=4349.3M) ***
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 26534 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 9014
[NR-eGR] #PG Blockages       : 26534
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 8669 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8637
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8637 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.27% H + 0.00% V. EstWL: 4.364719e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3 ( 3)      2890( 1.49%)       237( 0.12%)         4( 0.00%)   ( 1.61%) 
[NR-eGR]    met4 ( 4)       223( 0.12%)         3( 0.00%)         0( 0.00%)   ( 0.13%) 
[NR-eGR]    met5 ( 5)        55( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      3169( 0.42%)       240( 0.03%)         4( 0.00%)   ( 0.46%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 1.09% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.71 sec, Real: 0.38 sec, Curr Mem: 4.18 MB )
Early Global Route congestion estimation runtime: 0.39 seconds, mem = 4369.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 2.17, normalized total congestion hotspot area = 20.03 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 20267um, number of vias: 5006
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)   Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  met1  (1H)             0  29323 
[NR-eGR]  met2  (2V)        187817  41428 
[NR-eGR]  met3  (3H)        198102   8232 
[NR-eGR]  met4  (4V)         42366   6436 
[NR-eGR]  met5  (5H)         23367      0 
[NR-eGR] ---------------------------------
[NR-eGR]        Total       451653  85419 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 344207um
[NR-eGR] Total length: 451653um, number of vias: 85419
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Early Global Route wiring runtime: 0.14 seconds, mem = 4418.1M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:01:25, real=0:00:22.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4139.1M)
Extraction called for design 'fpga_top' of instances=8616 and nets=11095 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4139.082M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:02:21, real = 0:01:01, mem = 2752.1M, totSessionCpu=0:12:55 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4126.37)
Total number of fetched objects 10671
End delay calculation. (MEM=4567.45 CPU=0:00:01.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4567.45 CPU=0:00:01.7 REAL=0:00:00.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:28.8/0:00:23.5 (3.8), totSession cpu/real = 0:12:58.9/1:20:50.1 (0.2), mem = 4567.4M
Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
*** Timing NOT met, worst failing slack is -6.130
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:13:01.3/1:20:50.8 (0.2), mem = 4567.4M
*info: 32 io nets excluded
*info: 2 clock nets excluded
*info: 32 multi-driver nets excluded.
*info: 945 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -6.130 TNS Slack -1284.079 Density 6.08
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.288|   -5.960|
|reg2reg   |-6.130|-1278.119|
|HEPG      |-6.130|-1278.119|
|All Paths |-6.130|-1284.079|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -6.130|   -6.130|-1278.119|-1284.079|    6.08%|   0:00:00.0| 4727.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -6.016|   -6.016|-1277.611|-1283.572|    6.09%|   0:00:01.0| 4789.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.971|   -5.971|-1277.283|-1283.244|    6.09%|   0:00:00.0| 4797.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.904|   -5.904|-1276.593|-1282.554|    6.09%|   0:00:00.0| 4797.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.879|   -5.879|-1275.936|-1281.897|    6.10%|   0:00:01.0| 4797.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.807|   -5.807|-1275.357|-1281.318|    6.10%|   0:00:00.0| 4797.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.747|   -5.747|-1274.424|-1280.384|    6.11%|   0:00:00.0| 4797.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.723|   -5.723|-1273.500|-1279.461|    6.11%|   0:00:00.0| 4801.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.641|   -5.641|-1272.929|-1278.889|    6.12%|   0:00:00.0| 4803.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.586|   -5.586|-1272.069|-1278.030|    6.12%|   0:00:01.0| 4805.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.564|   -5.564|-1271.423|-1277.384|    6.13%|   0:00:00.0| 4807.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.541|   -5.541|-1270.907|-1276.868|    6.14%|   0:00:00.0| 4811.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.492|   -5.492|-1270.054|-1276.014|    6.14%|   0:00:00.0| 4814.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.457|   -5.457|-1269.172|-1275.132|    6.15%|   0:00:01.0| 4814.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.426|   -5.426|-1268.615|-1274.576|    6.16%|   0:00:00.0| 4815.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.380|   -5.380|-1267.914|-1273.875|    6.17%|   0:00:00.0| 4815.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.349|   -5.349|-1267.620|-1273.580|    6.18%|   0:00:01.0| 4815.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.337|   -5.337|-1267.259|-1273.220|    6.19%|   0:00:00.0| 4823.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.321|   -5.321|-1266.935|-1272.896|    6.20%|   0:00:00.0| 4823.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.286|   -5.286|-1266.619|-1272.579|    6.21%|   0:00:01.0| 4823.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.274|   -5.274|-1266.313|-1272.273|    6.22%|   0:00:00.0| 4823.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.235|   -5.235|-1266.276|-1272.236|    6.23%|   0:00:00.0| 4828.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.228|   -5.228|-1265.954|-1271.915|    6.24%|   0:00:01.0| 4830.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.227|   -5.227|-1265.635|-1271.596|    6.25%|   0:00:00.0| 4830.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.223|   -5.223|-1265.674|-1271.634|    6.25%|   0:00:00.0| 4831.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.202|   -5.202|-1265.600|-1271.561|    6.26%|   0:00:00.0| 4831.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.184|   -5.184|-1265.531|-1271.492|    6.27%|   0:00:00.0| 4831.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.184|   -5.184|-1265.426|-1271.387|    6.28%|   0:00:01.0| 4831.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.177|   -5.177|-1265.411|-1271.371|    6.28%|   0:00:00.0| 4831.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.156|   -5.156|-1265.232|-1271.193|    6.29%|   0:00:00.0| 4831.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.148|   -5.148|-1265.067|-1271.028|    6.29%|   0:00:00.0| 4840.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.126|   -5.126|-1264.883|-1270.843|    6.30%|   0:00:01.0| 4842.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.126|   -5.126|-1264.772|-1270.732|    6.31%|   0:00:00.0| 4842.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.126|   -5.126|-1264.754|-1270.715|    6.31%|   0:00:00.0| 4842.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.126|   -5.126|-1264.751|-1270.712|    6.31%|   0:00:00.0| 4842.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.126|   -5.126|-1264.721|-1270.681|    6.32%|   0:00:00.0| 4843.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.126|   -5.126|-1264.689|-1270.649|    6.33%|   0:00:01.0| 4844.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.126|   -5.126|-1264.756|-1270.717|    6.36%|   0:00:01.0| 4846.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.126|   -5.126|-1264.860|-1270.820|    6.37%|   0:00:01.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.126|   -5.126|-1264.840|-1270.801|    6.37%|   0:00:01.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.127|   -5.127|-1264.795|-1270.668|    6.38%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
|  -5.127|   -5.127|-1264.785|-1270.658|    6.38%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
|  -5.127|   -5.127|-1264.754|-1270.627|    6.38%|   0:00:01.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
|  -5.127|   -5.127|-1264.752|-1270.625|    6.38%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
|  -5.127|   -5.127|-1264.744|-1270.573|    6.39%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
|  -5.127|   -5.127|-1264.733|-1270.519|    6.39%|   0:00:01.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
|  -5.127|   -5.127|-1264.417|-1270.202|    6.39%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_6_in_0/DFFRX1_0_/D                               |
|  -5.127|   -5.127|-1262.339|-1268.125|    6.42%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_6_in_0/DFFRX1_0_/D                               |
|  -5.127|   -5.127|-1261.930|-1267.716|    6.43%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_6_in_0/DFFRX1_0_/D                               |
|  -5.127|   -5.127|-1259.244|-1265.029|    6.46%|   0:00:01.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_6_in_5/DFFRX1_1_/D                               |
|  -5.127|   -5.127|-1258.967|-1264.753|    6.46%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_6_in_5/DFFRX1_1_/D                               |
|  -5.127|   -5.127|-1258.405|-1264.191|    6.47%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_0_in_2/DFFRX1_1_/D                               |
|  -5.127|   -5.127|-1257.140|-1262.926|    6.48%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_4_in_4/DFFRX1_2_/D                               |
|  -5.127|   -5.127|-1256.033|-1261.819|    6.49%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_8_in_0/DFFRX1_3_/D                               |
|  -5.127|   -5.127|-1255.935|-1261.720|    6.49%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_2_in_0/DFFRX1_3_/D                               |
|  -5.127|   -5.127|-1254.576|-1260.354|    6.51%|   0:00:01.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_1_in_5/DFFRX1_3_/D                               |
|  -5.127|   -5.127|-1254.444|-1260.222|    6.51%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_1_in_5/DFFRX1_3_/D                               |
|  -5.127|   -5.127|-1250.959|-1256.736|    6.57%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_8_in_2/DFFRX1_0_/D                               |
|  -5.127|   -5.127|-1250.815|-1256.593|    6.57%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_8_in_2/DFFRX1_0_/D                               |
|  -5.127|   -5.127|-1250.477|-1256.255|    6.58%|   0:00:00.0| 4847.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_5_in_2/DFFRX1_4_/D                               |
|  -5.127|   -5.127|-1250.477|-1256.255|    6.58%|   0:00:01.0| 4850.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:13 real=0:00:18.0 mem=4850.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:17 real=0:00:18.0 mem=4850.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.288|   -5.778|
|reg2reg   |-5.127|-1250.477|
|HEPG      |-5.127|-1250.477|
|All Paths |-5.127|-1256.255|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -5.127 TNS Slack -1256.255 Density 6.58
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.288|   -5.778|
|reg2reg   |-5.127|-1250.477|
|HEPG      |-5.127|-1250.477|
|All Paths |-5.127|-1256.255|
+----------+------+---------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:01:18 real=0:00:18.0 mem=4850.3M) ***

*** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:01:18.2/0:00:19.1 (4.1), totSession cpu/real = 0:14:19.5/1:21:09.8 (0.2), mem = 4302.3M
End: GigaOpt Optimization in TNS mode
*** IncrReplace #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:14:19.7/1:21:10.0 (0.2), mem = 4302.3M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  VIEW_SETUP
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.11 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 26534 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 9014
[NR-eGR] #PG Blockages       : 26534
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10055 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10021
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10021 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.43% H + 0.00% V. EstWL: 4.535991e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)           (13-15)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2 ( 2)        21( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]    met3 ( 3)      3207( 1.65%)       379( 0.19%)        15( 0.01%)         2( 0.00%)   ( 1.85%) 
[NR-eGR]    met4 ( 4)       242( 0.14%)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.14%) 
[NR-eGR]    met5 ( 5)        67( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total      3537( 0.47%)       383( 0.05%)        15( 0.00%)         2( 0.00%)   ( 0.53%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 1.32% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.70 sec, Real: 0.39 sec, Curr Mem: 4.12 MB )
Early Global Route congestion estimation runtime: 0.39 seconds, mem = 4313.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 23.54, normalized total congestion hotspot area = 75.88 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:03.5, real=0:00:01.0)***
Iteration  8: Total net bbox = 3.028e+05 (1.58e+05 1.45e+05)
              Est.  stn bbox = 4.196e+05 (2.16e+05 2.04e+05)
              cpu = 0:00:03.7 real = 0:00:02.0 mem = 4709.1M
Iteration  9: Total net bbox = 3.113e+05 (1.63e+05 1.48e+05)
              Est.  stn bbox = 4.298e+05 (2.22e+05 2.07e+05)
              cpu = 0:00:07.4 real = 0:00:02.0 mem = 4709.1M
MH packer: No MH instances from GP
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.38 MB )
Iteration 10: Total net bbox = 3.269e+05 (1.70e+05 1.57e+05)
              Est.  stn bbox = 4.453e+05 (2.30e+05 2.15e+05)
              cpu = 0:00:25.6 real = 0:00:06.0 mem = 4709.1M
MH packer: No MH instances from GP
Iteration 11: Total net bbox = 3.455e+05 (1.78e+05 1.67e+05)
              Est.  stn bbox = 4.632e+05 (2.38e+05 2.26e+05)
              cpu = 0:00:40.0 real = 0:00:08.0 mem = 4829.4M
MH packer: No MH instances from GP
Iteration 12: Total net bbox = 3.448e+05 (1.78e+05 1.67e+05)
              Est.  stn bbox = 4.625e+05 (2.37e+05 2.26e+05)
              cpu = 0:00:04.7 real = 0:00:02.0 mem = 4741.4M
MH packer: No MH instances from GP
Move report: Timing Driven Placement moves 9954 insts, mean move: 19.56 um, max move: 380.10 um 
	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/FE_RC_1385_0): (901.00, 1112.14) --> (819.36, 1410.60)

Finished Incremental Placement (cpu=0:01:28, real=0:00:21.0, mem=4485.4M)
*** Starting refinePlace (0:15:48 mem=4485.4M) ***
Total net bbox length = 3.672e+05 (1.902e+05 1.771e+05) (ext = 6.730e+04)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Move report: Detail placement moves 9954 insts, mean move: 1.24 um, max move: 25.35 um 
	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/INVX1_51_): (1125.02, 1170.05) --> (1099.72, 1170.10)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 4466.4MB
Summary Report:
Instances move: 9954 (out of 9954 movable)
Instances flipped: 0
Mean displacement: 1.24 um
Max displacement: 25.35 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/INVX1_51_) (1125.02, 1170.05) -> (1099.72, 1170.1)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 3.577e+05 (1.806e+05 1.770e+05) (ext = 6.735e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 4466.4MB
*** Finished refinePlace (0:15:49 mem=4466.4M) ***
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 26534 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 9014
[NR-eGR] #PG Blockages       : 26534
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10055 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10023
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10023 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.26% H + 0.00% V. EstWL: 4.517775e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3 ( 3)      2994( 1.54%)       203( 0.10%)         4( 0.00%)   ( 1.65%) 
[NR-eGR]    met4 ( 4)       237( 0.13%)         3( 0.00%)         0( 0.00%)   ( 0.13%) 
[NR-eGR]    met5 ( 5)        41( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      3272( 0.44%)       206( 0.03%)         4( 0.00%)   ( 0.47%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 1.07% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.71 sec, Real: 0.39 sec, Curr Mem: 4.24 MB )
Early Global Route congestion estimation runtime: 0.40 seconds, mem = 4486.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 1.73, normalized total congestion hotspot area = 12.31 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 20376um, number of vias: 4889
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)   Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  met1  (1H)             0  32604 
[NR-eGR]  met2  (2V)        198404  45332 
[NR-eGR]  met3  (3H)        205123   8558 
[NR-eGR]  met4  (4V)         40917   6847 
[NR-eGR]  met5  (5H)         24604      0 
[NR-eGR] ---------------------------------
[NR-eGR]        Total       469048  93341 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 357681um
[NR-eGR] Total length: 469048um, number of vias: 93341
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Early Global Route wiring runtime: 0.15 seconds, mem = 4534.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:01:31, real=0:00:23.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4256.7M)
Extraction called for design 'fpga_top' of instances=10002 and nets=12482 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4256.691M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:05:17, real = 0:01:46, mem = 2814.4M, totSessionCpu=0:15:51 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4250.16)
Total number of fetched objects 12142
End delay calculation. (MEM=4681.24 CPU=0:00:01.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4681.24 CPU=0:00:01.9 REAL=0:00:00.0)
*** IncrReplace #2 [finish] (place_opt_design #1) : cpu/real = 0:01:35.4/0:00:24.2 (3.9), totSession cpu/real = 0:15:55.1/1:21:34.2 (0.2), mem = 4681.2M
Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
*** Timing NOT met, worst failing slack is -5.246
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:15:56.0/1:21:34.6 (0.2), mem = 4713.2M
*info: 32 io nets excluded
*info: 2 clock nets excluded
*info: 32 multi-driver nets excluded.
*info: 946 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -5.246 TNS Slack -1243.969 Density 6.58
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.288|   -5.778|
|reg2reg   |-5.246|-1238.191|
|HEPG      |-5.246|-1238.191|
|All Paths |-5.246|-1243.969|
+----------+------+---------+

Active Path Group: reg2reg  
Info: initial physical memory for 9 CRR processes is 807.73MB.
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -5.246|   -5.246|-1238.191|-1243.969|    6.58%|   0:00:00.0| 4841.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_7/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.171|   -5.171|-1237.861|-1243.507|    6.58%|   0:00:01.0| 4887.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.120|   -5.120|-1237.789|-1243.392|    6.59%|   0:00:00.0| 4895.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_7/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.095|   -5.095|-1237.585|-1243.188|    6.59%|   0:00:00.0| 4895.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.062|   -5.062|-1237.293|-1242.852|    6.59%|   0:00:00.0| 4895.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.051|   -5.051|-1237.063|-1242.579|    6.60%|   0:00:00.0| 4895.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.019|   -5.019|-1237.153|-1242.668|    6.60%|   0:00:01.0| 4895.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_7/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -5.005|   -5.005|-1237.206|-1242.722|    6.60%|   0:00:00.0| 4895.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_7/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.972|   -4.972|-1236.957|-1242.429|    6.61%|   0:00:00.0| 4895.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_7/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.946|   -4.946|-1236.905|-1242.333|    6.61%|   0:00:00.0| 4911.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_7/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.941|   -4.941|-1236.745|-1242.174|    6.62%|   0:00:01.0| 4927.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.913|   -4.913|-1236.761|-1242.189|    6.62%|   0:00:00.0| 4927.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.893|   -4.893|-1236.478|-1241.862|    6.62%|   0:00:00.0| 4927.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.862|   -4.862|-1236.270|-1241.655|    6.62%|   0:00:00.0| 4927.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.854|   -4.854|-1236.262|-1241.646|    6.63%|   0:00:00.0| 4927.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.828|   -4.828|-1236.293|-1241.678|    6.63%|   0:00:00.0| 4927.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.828|   -4.828|-1235.951|-1241.335|    6.63%|   0:00:01.0| 4927.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.805|   -4.805|-1235.906|-1241.290|    6.63%|   0:00:00.0| 4927.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.801|   -4.801|-1235.886|-1241.271|    6.64%|   0:00:00.0| 4927.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.779|   -4.779|-1235.883|-1241.267|    6.64%|   0:00:01.0| 4927.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.748|   -4.748|-1235.649|-1241.033|    6.65%|   0:00:00.0| 4927.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4949:coeSubTimingGraph]: Assert #1 "status"

**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INFO (Assert #1): 

    _____________
___/ Stack Trace \___________________________________________________________________________
| #00   oiPrintDiag::~oiPrintDiag() [+0x220]
| #01   coeSubTimingGraph::coeSubTimingGraph(coeSubNetwork*, oiTempVector<dbsInst const*, oiAlloc<dbsInst const*> > const&, oiTempVector<dbsNet const*, oiAlloc<dbsNet const*> > const&, oiTempVector<dbsInst*, oiAlloc<dbsInst*> > const&, oiTempVector<dbsTerm*, oiAlloc<dbsTerm*> > const&, int, tosAnalysisType, oiTempVector<tosAnalysisView*, oiAlloc<tosAnalysisView*> > const*, long, coedelaycalctype, coeTempSet<dbsTerm const*, std::less<dbsTerm const*>, oiAlloc<dbsTerm const*> > const*, coeExternalTimingInfo*, bool, int, bool) [+0x1e06]
| #02   coeSubNetwork::coeSubNetwork(coeSubNetlistLogicalHierarchyParams, oiTempVector<dbsInst const*, oiAlloc<dbsInst const*> > const&, oiTempVector<dbsNet const*, oiAlloc<dbsNet const*> > const&, oiTempVector<dbsInst*, oiAlloc<dbsInst*> > const&, oiTempVector<dbsTerm*, oiAlloc<dbsTerm*> > const&, int, tosAnalysisType, oiTempVector<tosAnalysisView*, oiAlloc<tosAnalysisView*> > const*, long, coedelaycalctype, coeTempSet<dbsTerm const*, std::less<dbsTerm const*>, oiAlloc<dbsTerm const*> > const*, bool, coeExternalTimingInfo*, bool, int, coeSubNetworkClockParams, bool, bool, bool, bool, bool, bool) [+0x162]
| #03   /eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/INNOVUS221/tools.lnx86/innovus/bin/64bit/innovus() [0xe5461d4]
| #04   coeAbcIsland::BuildSubNetwork(tosNode*, coedelaycalctype, int, bool, bool, bool, int) [+0x8a0]
| #05   coeAbcRestructThrHandle::BuildSubNetwork(coedelaycalctype) [+0x113]
| #06   coeAbcRestructThrHandle::ResynthesizeIslandGenus(coedelaycalctype) [+0x605]
| #07   coeAbcRestructThrHandle::ApplyOnNode(tosNode*) [+0x4ec]
| #08   coeGenusRestructTransform::findBestRoiImprovingMove(int, tosNode*, coeTransformParameters const&, coeTransformMoveInfo&) [+0x99]
| #09   coeTransform::timeFindBestRoiImprovingMove(int, tosNode*, coeTransformParameters const&, coeTransformMoveHandle*, coeTransformMoveInfo&) [+0x8f4]
| #10   coeSetupOptimizerIteration::findBestRoiImprovingMove(int, tosNode*, int, float&, long&, coeSGOptIterEvalInfo&) [+0x327]
| #11   coeSGOptIter::executeThreadJobMain(int, int) [+0x2c6]
| #12   coeSGOptIter::executeThreadJob(int, int) [+0xef]
| #13   coeThreadWorker::run(coeThreadWorker*) [+0x94]
| #14   /eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/INNOVUS221/tools.lnx86/innovus/bin/64bit/innovus() [0xbc01ec4]
| #15   () [+0x81d9]
| #16   clone() [+0x42]
|----- ( tcl call stack ) ---------------------------------------------------------
|_____________________________________________________________________________________________

|  -4.742|   -4.742|-1235.575|-1241.003|    6.65%|   0:00:01.0| 4927.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.717|   -4.717|-1235.486|-1240.914|    6.66%|   0:00:00.0| 4927.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.702|   -4.702|-1235.513|-1240.941|    6.66%|   0:00:00.0| 4927.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.683|   -4.683|-1235.373|-1240.801|    6.67%|   0:00:01.0| 4927.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.667|   -4.667|-1235.215|-1240.600|    6.67%|   0:00:01.0| 4927.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.649|   -4.649|-1235.263|-1240.647|    6.68%|   0:00:00.0| 4927.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.635|   -4.635|-1235.019|-1240.403|    6.69%|   0:00:00.0| 4927.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.619|   -4.619|-1235.064|-1240.449|    6.69%|   0:00:01.0| 4927.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.615|   -4.615|-1235.064|-1240.448|    6.69%|   0:00:00.0| 4927.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.602|   -4.602|-1235.002|-1240.386|    6.70%|   0:00:00.0| 4949.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_7/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
|  -4.585|   -4.585|-1234.965|-1240.350|    6.70%|   0:00:00.0| 4952.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.584|   -4.584|-1234.959|-1240.344|    6.71%|   0:00:01.0| 4952.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.575|   -4.575|-1234.946|-1240.331|    6.71%|   0:00:00.0| 4952.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.570|   -4.570|-1234.830|-1240.214|    6.71%|   0:00:00.0| 4952.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.563|   -4.563|-1234.785|-1240.169|    6.72%|   0:00:01.0| 4952.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.532|   -4.532|-1234.677|-1240.061|    6.72%|   0:00:00.0| 4953.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.531|   -4.531|-1234.914|-1240.298|    6.73%|   0:00:01.0| 4953.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.526|   -4.526|-1234.783|-1240.168|    6.74%|   0:00:00.0| 4953.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_7/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.510|   -4.510|-1234.825|-1240.210|    6.74%|   0:00:00.0| 4953.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.500|   -4.500|-1234.678|-1240.062|    6.75%|   0:00:00.0| 4953.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.492|   -4.492|-1234.647|-1240.031|    6.75%|   0:00:01.0| 4953.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.483|   -4.483|-1234.668|-1240.052|    6.76%|   0:00:00.0| 4953.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.479|   -4.479|-1234.555|-1239.939|    6.77%|   0:00:00.0| 4953.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
Dumping Information for Job 212 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
Dumping Information for Job 234 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
|  -4.459|   -4.459|-1234.596|-1239.981|    6.77%|   0:00:01.0| 4961.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.443|   -4.443|-1234.607|-1239.992|    6.79%|   0:00:01.0| 4961.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 315 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g24/A (input) Id 63  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.440|   -4.440|-1234.643|-1240.027|    6.80%|   0:00:01.0| 4999.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 161 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
Dumping Information for Job 180 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g24/A (input) Id 64  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.440|   -4.440|-1234.657|-1240.042|    6.81%|   0:00:00.0| 4999.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 29 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g24/A (input) Id 65  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.425|   -4.425|-1234.639|-1240.024|    6.81%|   0:00:01.0| 4999.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.410|   -4.410|-1234.632|-1239.973|    6.82%|   0:00:00.0| 4999.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
Dumping Information for Job 621 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
|  -4.407|   -4.407|-1234.620|-1239.961|    6.84%|   0:00:01.0| 4999.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_7/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
Dumping Information for Job 285 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
|  -4.404|   -4.404|-1234.799|-1240.140|    6.85%|   0:00:00.0| 4999.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.400|   -4.400|-1235.172|-1240.513|    6.85%|   0:00:01.0| 4999.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.379|   -4.379|-1235.079|-1240.419|    6.86%|   0:00:00.0| 4999.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.370|   -4.370|-1235.019|-1240.359|    6.87%|   0:00:01.0| 4999.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_7/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.365|   -4.365|-1234.898|-1240.239|    6.87%|   0:00:01.0| 4999.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
Dumping Information for Job 277 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
|  -4.360|   -4.360|-1234.838|-1240.178|    6.88%|   0:00:00.0| 4999.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 147 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
Dumping Information for Job 170 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 40  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 172 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 82  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 206 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 209 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 40  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 215 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 4  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.350|   -4.350|-1235.119|-1240.460|    6.89%|   0:00:01.0| 4999.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_7/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.347|   -4.347|-1235.191|-1240.532|    6.90%|   0:00:00.0| 4999.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.344|   -4.344|-1235.310|-1240.650|    6.90%|   0:00:01.0| 5018.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.343|   -4.343|-1235.320|-1240.660|    6.91%|   0:00:00.0| 5018.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.338|   -4.338|-1235.334|-1240.675|    6.91%|   0:00:01.0| 5018.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 175 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
Dumping Information for Job 199 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/FE_RC_3180_0/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/FE_RC_3180_0/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
Dumping Information for Job 237 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g13/B (input) Id 87  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g11/A (input) Id 157  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.335|   -4.335|-1235.752|-1241.093|    6.92%|   0:00:01.0| 5076.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.334|   -4.334|-1236.037|-1241.378|    6.92%|   0:00:00.0| 5076.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 111 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 112 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 4  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.334|   -4.334|-1236.036|-1241.376|    6.93%|   0:00:01.0| 5076.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.334|   -4.334|-1236.031|-1241.372|    6.93%|   0:00:00.0| 5076.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.335|   -4.335|-1235.990|-1241.287|    6.93%|   0:00:00.0| 5076.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.335|   -4.335|-1236.005|-1241.302|    6.93%|   0:00:01.0| 5076.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:09 real=0:00:28.0 mem=5076.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.288|   -4.335|  -5.297|-1241.302|    6.93%|   0:00:00.0| 5076.1M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/RN                      |
|  -0.288|   -4.335|  -5.122|-1241.073|    6.94%|   0:00:00.0| 5076.1M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_7/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/RN                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=5076.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:09 real=0:00:34.0 mem=5076.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.288|   -5.122|
|reg2reg   |-4.335|-1235.951|
|HEPG      |-4.335|-1235.951|
|All Paths |-4.335|-1241.073|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -4.335 TNS Slack -1241.073 Density 6.94
*** Starting refinePlace (0:18:06 mem=4988.1M) ***
Total net bbox length = 3.797e+05 (1.935e+05 1.862e+05) (ext = 6.735e+04)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4988.1M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Move report: Detail placement moves 1939 insts, mean move: 1.93 um, max move: 9.20 um 
	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/FE_OFC586_mux_tree_size60_42_sram_1): (758.86, 1261.18) --> (749.66, 1261.18)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 5000.1MB
Summary Report:
Instances move: 1939 (out of 10709 movable)
Instances flipped: 0
Mean displacement: 1.93 um
Max displacement: 9.20 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_7_in_0/FE_OFC586_mux_tree_size60_42_sram_1) (758.86, 1261.18) -> (749.66, 1261.18)
	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: BUFX16
Total net bbox length = 3.819e+05 (1.952e+05 1.868e+05) (ext = 6.735e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 5000.1MB
*** Finished refinePlace (0:18:07 mem=5000.1M) ***
*** maximum move = 9.20 um ***
*** Finished re-routing un-routed nets (5017.1M) ***
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[29].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[28].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[26].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[27].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[30].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[23].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[25].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[18].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[31].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[22].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[17].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[20].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[24].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[13].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[16].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[12].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[15].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[9].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[19].
**ERROR: (IMPESI-2221):	No driver grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[7].

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=5017.1M) ***
** GigaOpt Optimizer WNS Slack -4.335 TNS Slack -1241.073 Density 6.94
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.288|   -5.122|
|reg2reg   |-4.335|-1235.951|
|HEPG      |-4.335|-1235.951|
|All Paths |-4.335|-1241.073|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -4.335|   -4.335|-1235.951|-1241.073|    6.94%|   0:00:00.0| 5017.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 883 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
Dumping Information for Job 908 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
Dumping Information for Job 967 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 986 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 40  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 1052 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
Dumping Information for Job 1074 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 40  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 1075 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 82  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 1008 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 158 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 159 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 4  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 421 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g18/B (input) Id 40  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 424 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g4/B (input) Id 17  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 436 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g4/B (input) Id 53  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.324|   -4.324|-1236.099|-1241.222|    6.95%|   0:00:04.0| 5036.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.324|   -4.324|-1236.102|-1241.224|    6.95%|   0:00:00.0| 5036.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:27.1 real=0:00:05.0 mem=5036.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.288|   -4.324|  -5.122|-1241.224|    6.95%|   0:00:00.0| 5036.2M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_7/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/RN                      |
|  -0.240|   -4.324|  -5.079|-1241.148|    6.95%|   0:00:00.0| 5036.2M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=5036.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:27.3 real=0:00:05.0 mem=5036.2M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.079|
|reg2reg   |-4.324|-1236.069|
|HEPG      |-4.324|-1236.069|
|All Paths |-4.324|-1241.148|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -4.324 TNS Slack -1241.148 Density 6.95
*** Starting refinePlace (0:18:34 mem=5011.2M) ***
Total net bbox length = 3.826e+05 (1.956e+05 1.871e+05) (ext = 6.735e+04)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5011.2M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Move report: Detail placement moves 215 insts, mean move: 0.93 um, max move: 4.60 um 
	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_1/FE_RC_2278_0): (872.48, 1414.36) --> (872.94, 1418.50)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 4983.2MB
Summary Report:
Instances move: 215 (out of 10736 movable)
Instances flipped: 0
Mean displacement: 0.93 um
Max displacement: 4.60 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_1/FE_RC_2278_0) (872.48, 1414.36) -> (872.94, 1418.5)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
Total net bbox length = 3.828e+05 (1.957e+05 1.871e+05) (ext = 6.735e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 4983.2MB
*** Finished refinePlace (0:18:35 mem=4983.2M) ***
*** maximum move = 4.60 um ***
*** Finished re-routing un-routed nets (5015.2M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=5015.2M) ***
** GigaOpt Optimizer WNS Slack -4.324 TNS Slack -1241.148 Density 6.95
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.079|
|reg2reg   |-4.324|-1236.069|
|HEPG      |-4.324|-1236.069|
|All Paths |-4.324|-1241.148|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -4.324|   -4.324|-1236.069|-1241.148|    6.95%|   0:00:00.0| 5015.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
Dumping Information for Job 687 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
Dumping Information for Job 747 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
Dumping Information for Job 998 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
|  -4.285|   -4.285|-1236.581|-1241.660|    6.99%|   0:00:06.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.285|   -4.285|-1236.600|-1241.678|    7.00%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.282|   -4.282|-1236.598|-1241.676|    7.00%|   0:00:01.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.279|   -4.279|-1236.771|-1241.850|    7.00%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.279|   -4.279|-1236.750|-1241.829|    7.01%|   0:00:01.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.279|   -4.279|-1236.738|-1241.817|    7.01%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
|  -4.276|   -4.276|-1236.744|-1241.822|    7.01%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.276|   -4.276|-1236.741|-1241.820|    7.01%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
Analyzing useful skew in preCTS mode ...
Warning: No primary view delay is got to compute view delay ratio.
|  -4.232|   -4.232|-1236.390|-1241.561|    7.02%|   0:00:01.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.217|   -4.217|-1236.464|-1241.635|    7.02%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 420 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
|  -4.205|   -4.205|-1236.593|-1241.764|    7.03%|   0:00:01.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.198|   -4.198|-1236.586|-1241.757|    7.04%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 407 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 410 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 40  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 40  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 411 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 82  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 414 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g2/A (input) Id 4  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.195|   -4.195|-1236.706|-1241.877|    7.04%|   0:00:01.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.192|   -4.192|-1236.889|-1242.060|    7.05%|   0:00:01.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.187|   -4.187|-1236.883|-1242.053|    7.05%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
Dumping Information for Job 181 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/FE_RC_3180_0/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/FE_RC_3180_0/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
|  -4.182|   -4.182|-1236.903|-1242.074|    7.06%|   0:00:01.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.182|   -4.182|-1236.883|-1242.054|    7.06%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.182|   -4.182|-1236.879|-1242.050|    7.05%|   0:00:01.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.175|   -4.175|-1236.807|-1241.978|    7.06%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.171|   -4.171|-1236.895|-1242.066|    7.06%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 116 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/B (input) Id 9  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 118 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/A (input) Id 38  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/B (input) Id 45  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 122 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g18/B (input) Id 84  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/A (input) Id 121  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/B (input) Id 128  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.168|   -4.168|-1236.904|-1242.075|    7.07%|   0:00:01.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
Analyzing useful skew in preCTS mode ...
Warning: No primary view delay is got to compute view delay ratio.
|  -4.129|   -4.129|-1236.862|-1242.204|    7.08%|   0:00:02.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_7/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.126|   -4.126|-1236.918|-1242.260|    7.09%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.126|   -4.126|-1236.884|-1242.227|    7.09%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.126|   -4.126|-1236.850|-1242.192|    7.09%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
Analyzing useful skew in preCTS mode ...
Warning: No primary view delay is got to compute view delay ratio.
|  -4.126|   -4.126|-1236.729|-1242.125|    7.09%|   0:00:01.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.126|   -4.126|-1236.727|-1242.122|    7.09%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.126|   -4.126|-1236.727|-1242.122|    7.09%|   0:00:00.0| 5053.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:29 real=0:00:18.0 mem=5053.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.240|   -4.126|  -5.395|-1242.122|    7.09%|   0:00:00.0| 5053.4M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
Analyzing useful skew in preCTS mode ...
Warning: No primary view delay is got to compute view delay ratio.
|  -0.240|   -4.126|  -5.395|-1242.122|    7.09%|   0:00:00.0| 5053.4M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=5053.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:29 real=0:00:18.0 mem=5053.4M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.395|
|reg2reg   |-4.126|-1236.727|
|HEPG      |-4.126|-1236.727|
|All Paths |-4.126|-1242.122|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -4.126 TNS Slack -1242.122 Density 7.09
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (WnsOpt #1 / place_opt_design #1) : totSession cpu/real = 0:20:04.1/1:22:32.9 (0.2), mem = 5053.4M
Reclaim Optimization WNS Slack -4.126  TNS Slack -1242.122 Density 7.09
+---------+---------+--------+---------+------------+--------+
| Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+---------+---------+--------+---------+------------+--------+
|    7.09%|        -|  -4.126|-1242.122|   0:00:00.0| 5053.4M|
|    7.09%|       12|  -4.126|-1241.851|   0:00:01.0| 5053.4M|
|    7.09%|        0|  -4.126|-1241.851|   0:00:00.0| 5053.4M|
+---------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -4.126  TNS Slack -1241.851 Density 7.09
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   OPT_LA   |   Rule   |
+-------------+------------+----------+
| met4 (z=4)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
*** AreaOpt #2 [finish] (WnsOpt #1 / place_opt_design #1) : cpu/real = 0:00:01.0/0:00:00.4 (2.5), totSession cpu/real = 0:20:05.0/1:22:33.2 (0.2), mem = 5053.4M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=5015.36M, totSessionCpu=0:20:05).
*** Starting refinePlace (0:20:05 mem=5015.4M) ***
Total net bbox length = 3.912e+05 (2.010e+05 1.902e+05) (ext = 6.735e+04)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5015.4M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Move report: Detail placement moves 1435 insts, mean move: 1.52 um, max move: 8.28 um 
	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/FE_OCPC679_FE_RN_1): (1074.42, 1315.00) --> (1070.28, 1319.14)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4999.4MB
Summary Report:
Instances move: 1435 (out of 11089 movable)
Instances flipped: 0
Mean displacement: 1.52 um
Max displacement: 8.28 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/FE_OCPC679_FE_RN_1) (1074.42, 1315) -> (1070.28, 1319.14)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX4
Total net bbox length = 3.926e+05 (2.021e+05 1.904e+05) (ext = 6.735e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4999.4MB
*** Finished refinePlace (0:20:06 mem=4999.4M) ***
*** maximum move = 8.28 um ***
*** Finished re-routing un-routed nets (5031.4M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=5031.4M) ***
** GigaOpt Optimizer WNS Slack -4.126 TNS Slack -1241.851 Density 7.09
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.395|
|reg2reg   |-4.126|-1236.456|
|HEPG      |-4.126|-1236.456|
|All Paths |-4.126|-1241.851|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -4.126|   -4.126|-1236.456|-1241.851|    7.09%|   0:00:00.0| 5031.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
Dumping Information for Job 778 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 309 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g18/A (input) Id 31  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 310 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g10/A (input) Id 31  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g10/B (input) Id 50  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 320 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g18/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 323 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g10/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g10/B (input) Id 21  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 31 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g10/A (input) Id 31  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g10/B (input) Id 50  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.110|   -4.110|-1236.687|-1242.082|    7.10%|   0:00:04.0| 5050.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
Analyzing useful skew in preCTS mode ...
Warning: No primary view delay is got to compute view delay ratio.
|  -4.110|   -4.110|-1236.495|-1241.957|    7.10%|   0:00:00.0| 5050.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.110|   -4.110|-1236.494|-1241.955|    7.10%|   0:00:00.0| 5050.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.110|   -4.110|-1236.494|-1241.955|    7.10%|   0:00:00.0| 5050.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:22.6 real=0:00:05.0 mem=5050.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.240|   -4.110|  -5.461|-1241.955|    7.10%|   0:00:00.0| 5050.4M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
Analyzing useful skew in preCTS mode ...
Warning: No primary view delay is got to compute view delay ratio.
|  -0.240|   -4.110|  -5.461|-1241.955|    7.10%|   0:00:00.0| 5050.4M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=5050.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:22.8 real=0:00:05.0 mem=5050.4M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.461|
|reg2reg   |-4.110|-1236.494|
|HEPG      |-4.110|-1236.494|
|All Paths |-4.110|-1241.955|
+----------+------+---------+

** GigaOpt Optimizer WNS Slack -4.110 TNS Slack -1241.955 Density 7.10
*** Starting refinePlace (0:20:29 mem=5027.4M) ***
Total net bbox length = 3.931e+05 (2.025e+05 1.906e+05) (ext = 6.735e+04)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5027.4M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Move report: Detail placement moves 176 insts, mean move: 1.02 um, max move: 6.90 um 
	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_RC_4799_0): (892.72, 905.14) --> (889.96, 909.28)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 4995.4MB
Summary Report:
Instances move: 176 (out of 11122 movable)
Instances flipped: 287
Mean displacement: 1.02 um
Max displacement: 6.90 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_RC_4799_0) (892.72, 905.14) -> (889.96, 909.28)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX2
Total net bbox length = 3.933e+05 (2.026e+05 1.906e+05) (ext = 6.735e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 4995.4MB
*** Finished refinePlace (0:20:30 mem=4995.4M) ***
*** maximum move = 6.90 um ***
*** Finished re-routing un-routed nets (5027.4M) ***

*** Finish Physical Update (cpu=0:00:01.2 real=0:00:00.0 mem=5027.4M) ***
** GigaOpt Optimizer WNS Slack -4.110 TNS Slack -1241.955 Density 7.10
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.461|
|reg2reg   |-4.110|-1236.494|
|HEPG      |-4.110|-1236.494|
|All Paths |-4.110|-1241.955|
+----------+------+---------+

Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   OPT_LA   |   Rule   |
+-------------+------------+----------+
| met4 (z=4)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:04:34 real=0:01:03 mem=5027.4M) ***

*** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:04:34.3/0:01:04.4 (4.3), totSession cpu/real = 0:20:30.2/1:22:39.0 (0.2), mem = 4473.2M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -4.110
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:20:30.4/1:22:39.1 (0.2), mem = 4473.2M
*info: 32 io nets excluded
*info: 2 clock nets excluded
*info: 32 multi-driver nets excluded.
*info: 946 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -4.110 TNS Slack -1241.955 Density 7.10
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.461|
|reg2reg   |-4.110|-1236.494|
|HEPG      |-4.110|-1236.494|
|All Paths |-4.110|-1241.955|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -4.110|   -4.110|-1236.494|-1241.955|    7.10%|   0:00:00.0| 4864.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 1438 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
Dumping Information for Job 1452 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
Dumping Information for Job 1460 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
Dumping Information for Job 1559 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 43  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 1586 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 355 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/g1/B (input) Id 35  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 363 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/g1/B (input) Id 70  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 323 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
Dumping Information for Job 366 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/g18/A (input) Id 40  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 401 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/g18/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 412 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/g6/B (input) Id 64  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 419 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/g6/B (input) Id 39  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 338 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
Dumping Information for Job 377 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/B (input) Id 9  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 379 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g14/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 381 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g18/B (input) Id 40  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 383 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g12/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g12/B (input) Id 42  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 389 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/A (input) Id 39  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/B (input) Id 46  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 392 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g12/A (input) Id 39  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g12/B (input) Id 79  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 399 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g18/B (input) Id 44  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 401 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g14/A (input) Id 6  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.110|   -4.110|-1236.565|-1242.026|    7.12%|   0:00:05.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
Dumping Information for Job 303 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
|  -4.110|   -4.110|-1236.490|-1241.951|    7.12%|   0:00:01.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
Dumping Information for Job 89 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/FE_RC_3180_0/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
|  -4.110|   -4.110|-1236.469|-1241.930|    7.13%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
|  -4.110|   -4.110|-1236.460|-1241.922|    7.13%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 109 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/A (input) Id 25  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/B (input) Id 65  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 113 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/B (input) Id 42  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 64 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g29/A (input) Id 4  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 78 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/B (input) Id 42  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 79 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g23/A (input) Id 25  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 80 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g23/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 87 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g39/B (input) Id 65  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 88 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g39/B (input) Id 96  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 92 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/A (input) Id 25  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/B (input) Id 65  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 93 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g39/B (input) Id 67  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.110|   -4.110|-1236.394|-1241.856|    7.13%|   0:00:02.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
|  -4.110|   -4.110|-1236.379|-1241.840|    7.13%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
|  -4.110|   -4.110|-1236.363|-1241.824|    7.14%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
|  -4.110|   -4.110|-1236.357|-1241.819|    7.14%|   0:00:01.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
Dumping Information for Job 4 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
|  -4.110|   -4.110|-1236.307|-1241.768|    7.14%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 6 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g24/B (input) Id 65  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 7 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g24/B (input) Id 41  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.110|   -4.110|-1236.302|-1241.763|    7.14%|   0:00:01.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.110|   -4.110|-1236.298|-1241.759|    7.14%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 7 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g24/B (input) Id 65  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 9 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g12/A (input) Id 26  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 16 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g12/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
|  -4.110|   -4.110|-1236.274|-1241.735|    7.14%|   0:00:01.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 30 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
Dumping Information for Job 35 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g20/B (input) Id 92  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 38 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/g20/B (input) Id 39  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.110|   -4.110|-1236.262|-1241.723|    7.15%|   0:00:02.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
Dumping Information for Job 29 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
|  -4.110|   -4.110|-1236.259|-1241.720|    7.15%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.110|   -4.110|-1236.246|-1241.707|    7.15%|   0:00:01.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.110|   -4.110|-1236.219|-1241.680|    7.15%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
|  -4.110|   -4.110|-1236.193|-1241.654|    7.15%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
|  -4.110|   -4.110|-1236.168|-1241.630|    7.15%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
|  -4.110|   -4.110|-1236.153|-1241.614|    7.15%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
|  -4.110|   -4.110|-1236.118|-1241.579|    7.15%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
|  -4.110|   -4.110|-1236.078|-1241.540|    7.15%|   0:00:01.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
|  -4.110|   -4.110|-1236.075|-1241.536|    7.15%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
|  -4.110|   -4.110|-1236.061|-1241.522|    7.15%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
|  -4.110|   -4.110|-1235.969|-1241.431|    7.15%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_6_in_0/DFFRX1_0_/D                               |
|  -4.110|   -4.110|-1235.844|-1241.305|    7.15%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_2_in_0/DFFRX1_0_/D                               |
|  -4.110|   -4.110|-1235.695|-1241.156|    7.16%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_2_in_0/DFFRX1_0_/D                               |
|  -4.110|   -4.110|-1235.314|-1240.775|    7.16%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_io_top_1__2_/logical_tile_io_mode_io__0/logic |
|        |         |         |         |         |            |        |          |         | al_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/ |
|        |         |         |         |         |            |        |          |         | DFFRX1_0_/D                                        |
|  -4.110|   -4.110|-1234.862|-1240.323|    7.17%|   0:00:01.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_0_in_0/DFFRX1_0_/D                               |
|  -4.110|   -4.110|-1234.665|-1240.126|    7.17%|   0:00:00.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_0_in_0/DFFRX1_0_/D                               |
|  -4.110|   -4.110|-1232.448|-1237.909|    7.16%|   0:00:01.0| 5036.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_7_in_4/DFFRX1_1_/D                               |
|  -4.110|   -4.110|-1231.484|-1236.946|    7.16%|   0:00:00.0| 5074.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_7_in_4/DFFRX1_1_/D                               |
|  -4.110|   -4.110|-1231.453|-1236.915|    7.16%|   0:00:00.0| 5074.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_7_in_4/DFFRX1_1_/D                               |
|  -4.110|   -4.110|-1230.955|-1236.416|    7.16%|   0:00:01.0| 5074.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_4_in_0/DFFRX1_0_/D                               |
|  -4.110|   -4.110|-1229.359|-1234.820|    7.17%|   0:00:00.0| 5074.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_6_in_1/DFFRX1_0_/D                               |
|  -4.110|   -4.110|-1228.697|-1234.158|    7.17%|   0:00:00.0| 5074.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_8_in_5/DFFRX1_3_/D                               |
|  -4.110|   -4.110|-1228.624|-1234.085|    7.17%|   0:00:01.0| 5074.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_8_in_5/DFFRX1_3_/D                               |
|  -4.110|   -4.110|-1227.035|-1232.496|    7.19%|   0:00:00.0| 5074.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_8_in_1/DFFRX1_1_/D                               |
|  -4.110|   -4.110|-1225.191|-1230.652|    7.22%|   0:00:00.0| 5074.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_8_in_1/DFFRX1_1_/D                               |
|  -4.110|   -4.110|-1225.170|-1230.631|    7.22%|   0:00:00.0| 5074.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_8_in_1/DFFRX1_1_/D                               |
|  -4.110|   -4.110|-1225.012|-1230.473|    7.22%|   0:00:00.0| 5074.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_8_in_1/DFFRX1_1_/D                               |
|  -4.110|   -4.110|-1221.090|-1226.551|    7.28%|   0:00:01.0| 5074.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_9_in_2/DFFRX1_5_/D                               |
|  -4.110|   -4.110|-1221.083|-1226.545|    7.28%|   0:00:00.0| 5074.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_9_in_2/DFFRX1_5_/D                               |
|  -4.110|   -4.110|-1220.633|-1226.094|    7.30%|   0:00:00.0| 5074.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_9_in_2/DFFRX1_5_/D                               |
|  -4.110|   -4.110|-1220.567|-1226.028|    7.30%|   0:00:00.0| 5074.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_9_in_2/DFFRX1_5_/D                               |
|  -4.110|   -4.110|-1212.733|-1218.194|    7.40%|   0:00:01.0| 5077.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_7_in_5/DFFRX1_0_/D                               |
|  -4.110|   -4.110|-1212.150|-1217.612|    7.42%|   0:00:00.0| 5077.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_7_in_5/DFFRX1_0_/D                               |
|  -4.110|   -4.110|-1212.120|-1217.582|    7.42%|   0:00:00.0| 5077.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_7_in_5/DFFRX1_0_/D                               |
|  -4.110|   -4.110|-1210.726|-1216.196|    7.43%|   0:00:00.0| 5080.6M|VIEW_SETUP|  reg2reg| cby_1__1_/mem_right_ipin_1/DFFRX1_0_/D             |
|  -4.110|   -4.110|-1210.717|-1216.186|    7.43%|   0:00:00.0| 5080.6M|VIEW_SETUP|  reg2reg| cby_1__1_/mem_right_ipin_1/DFFRX1_0_/D             |
|  -4.110|   -4.110|-1210.581|-1216.050|    7.44%|   0:00:00.0| 5080.6M|VIEW_SETUP|  reg2reg| cby_1__1_/mem_right_ipin_1/DFFRX1_0_/D             |
|  -4.110|   -4.110|-1210.581|-1216.050|    7.44%|   0:00:01.0| 5080.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:43 real=0:00:22.0 mem=5080.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:48 real=0:00:23.0 mem=5080.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.110|-1210.581|
|HEPG      |-4.110|-1210.581|
|All Paths |-4.110|-1216.050|
+----------+------+---------+

*** Starting refinePlace (0:22:19 mem=5073.6M) ***
Total net bbox length = 3.933e+05 (2.018e+05 1.915e+05) (ext = 6.726e+04)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5073.6M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Move report: Detail placement moves 2107 insts, mean move: 1.37 um, max move: 8.74 um 
	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/FE_RC_5031_0): (1073.96, 1310.86) --> (1069.36, 1315.00)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 5041.6MB
Summary Report:
Instances move: 2107 (out of 11931 movable)
Instances flipped: 0
Mean displacement: 1.37 um
Max displacement: 8.74 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_5/FE_RC_5031_0) (1073.96, 1310.86) -> (1069.36, 1315)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
Total net bbox length = 3.951e+05 (2.034e+05 1.917e+05) (ext = 6.727e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 5041.6MB
*** Finished refinePlace (0:22:20 mem=5041.6M) ***
*** maximum move = 8.74 um ***
*** Finished re-routing un-routed nets (5073.6M) ***

*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=5073.6M) ***
** GigaOpt Optimizer WNS Slack -4.110 TNS Slack -1216.050 Density 7.44
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.110|-1210.581|
|HEPG      |-4.110|-1210.581|
|All Paths |-4.110|-1216.050|
+----------+------+---------+

Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   OPT_LA   |   Rule   |
+-------------+------------+----------+
| met4 (z=4)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:01:50 real=0:00:24.0 mem=5073.6M) ***

*** TnsOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:01:50.2/0:00:24.3 (4.5), totSession cpu/real = 0:22:20.6/1:23:03.4 (0.3), mem = 4530.6M
End: GigaOpt Optimization in TNS mode
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:22:20.8/1:23:03.5 (0.3), mem = 4918.3M
Reclaim Optimization WNS Slack -4.110  TNS Slack -1216.050 Density 7.44
+---------+---------+--------+---------+------------+--------+
| Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+---------+---------+--------+---------+------------+--------+
|    7.44%|        -|  -4.110|-1216.050|   0:00:00.0| 4918.3M|
|    7.44%|        0|  -4.110|-1216.050|   0:00:00.0| 4918.3M|
|    7.36%|      181|  -4.110|-1215.370|   0:00:01.0| 5077.9M|
|    7.33%|      181|  -4.098|-1214.790|   0:00:02.0| 5077.9M|
|    7.33%|        1|  -4.098|-1214.790|   0:00:00.0| 5077.9M|
|    7.33%|        0|  -4.098|-1214.790|   0:00:00.0| 5077.9M|
|    7.33%|        0|  -4.098|-1214.790|   0:00:00.0| 5077.9M|
+---------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -4.098  TNS Slack -1214.790 Density 7.33
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   OPT_LA   |   Rule   |
+-------------+------------+----------+
| met4 (z=4)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 477 skipped = 0, called in commitmove = 182, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:10.4) (real = 0:00:03.0) **
*** Starting refinePlace (0:22:31 mem=5071.9M) ***
Total net bbox length = 3.949e+05 (2.031e+05 1.917e+05) (ext = 6.732e+04)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 5039.9MB
Summary Report:
Instances move: 0 (out of 11737 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.949e+05 (2.031e+05 1.917e+05) (ext = 6.732e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 5039.9MB
*** Finished refinePlace (0:22:32 mem=5039.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (5071.9M) ***

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=5071.9M) ***
*** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:11.1/0:00:03.6 (3.1), totSession cpu/real = 0:22:32.0/1:23:07.1 (0.3), mem = 5071.9M
End: Area Reclaim Optimization (cpu=0:00:11, real=0:00:04, mem=4530.95M, totSessionCpu=0:22:32).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:22:32.2/1:23:07.2 (0.3), mem = 4530.9M
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3|    26|    -0.05|     3|     3|    -0.01|     0|     0|     0|     0|    -4.10| -1214.79|       0|       0|       0|  7.33%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -4.10| -1214.79|       1|       0|       3|  7.33%| 0:00:00.0|  5081.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -4.10| -1214.79|       0|       0|       0|  7.33%| 0:00:00.0|  5081.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   OPT_LA   |   Rule   |
+-------------+------------+----------+
| met4 (z=4)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=5081.8M) ***

*** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:00.7 (2.1), totSession cpu/real = 0:22:33.7/1:23:08.0 (0.3), mem = 4535.8M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:22:34 mem=4535.8M) ***
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4535.8M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Move report: Detail placement moves 1 insts, mean move: 1.84 um, max move: 1.84 um 
	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_2/FE_RC_4616_0): (924.92, 967.24) --> (926.76, 967.24)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 4503.8MB
Summary Report:
Instances move: 1 (out of 11738 movable)
Instances flipped: 0
Mean displacement: 1.84 um
Max displacement: 1.84 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_2/FE_RC_4616_0) (924.92, 967.24) -> (926.76, 967.24)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX4
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 4503.8MB
*** Finished refinePlace (0:22:34 mem=4503.8M) ***
GigaOpt: WNS changes after postEco optimization: -4.098 -> -4.098 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:22:34.4/1:23:08.5 (0.3), mem = 4535.8M
*info: 32 io nets excluded
*info: 2 clock nets excluded
*info: 32 multi-driver nets excluded.
*info: 985 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -4.098 TNS Slack -1214.788 Density 7.33
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.098|-1209.319|
|HEPG      |-4.098|-1209.319|
|All Paths |-4.098|-1214.788|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -4.098|   -4.098|-1209.319|-1214.788|    7.33%|   0:00:00.0| 4928.5M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.098|   -4.098|-1209.319|-1214.788|    7.33%|   0:00:01.0| 4928.5M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_2_in_0/DFFRX1_0_/D                               |
|  -4.098|   -4.098|-1209.319|-1214.788|    7.33%|   0:00:00.0| 4929.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:01.0 mem=4929.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.240|   -4.098|  -5.469|-1214.788|    7.33%|   0:00:01.0| 4929.9M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
|  -0.240|   -4.098|  -5.469|-1214.788|    7.33%|   0:00:00.0| 4929.9M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=4929.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.8 real=0:00:03.0 mem=4929.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.098|-1209.319|
|HEPG      |-4.098|-1209.319|
|All Paths |-4.098|-1214.788|
+----------+------+---------+

OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.098|-1209.319|
|HEPG      |-4.098|-1209.319|
|All Paths |-4.098|-1214.788|
+----------+------+---------+

Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   OPT_LA   |   Rule   |
+-------------+------------+----------+
| met4 (z=4)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:07.0 real=0:00:03.0 mem=4929.9M) ***

*** TnsOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:07.6/0:00:02.6 (2.9), totSession cpu/real = 0:22:42.0/1:23:11.1 (0.3), mem = 4535.9M
End: GigaOpt Optimization in post-eco TNS mode
Register exp ratio and priority group on 1 nets on 13318 nets : 
z=4 : 1 nets

Active setup views:
 VIEW_SETUP
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fpga_top' of instances=11786 and nets=14305 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4472.094M)
Skewing Data Summary (End_of_FINAL)

Skew summary for view VIEW_SETUP:
* Accumulated skew : count = 29
         Advancing : count = 29, max = -150.0, min = -150.0, total = -4350.0 (ps)
          Delaying : count =  0

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4438.69)
Total number of fetched objects 13897
End delay calculation. (MEM=4878.84 CPU=0:00:01.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4878.84 CPU=0:00:02.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:01.0 totSessionCpu=0:22:47 mem=4878.8M)
OPTC: user 20.0
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 26534 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 9014
[NR-eGR] #PG Blockages       : 26534
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11839 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11807
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11807 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.79% H + 0.00% V. EstWL: 4.878245e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-9)           (10-14)           (15-19)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2 ( 2)         3( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3 ( 3)      3873( 1.99%)       652( 0.34%)        22( 0.01%)         1( 0.00%)   ( 2.34%) 
[NR-eGR]    met4 ( 4)       281( 0.16%)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.16%) 
[NR-eGR]    met5 ( 5)       149( 0.08%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total      4306( 0.58%)       656( 0.09%)        22( 0.00%)         1( 0.00%)   ( 0.67%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 1.73% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.82 sec, Real: 0.44 sec, Curr Mem: 4.24 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         86.94 |        232.72 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 86.94, normalized total congestion hotspot area = 232.72 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   731.26  1128.70   929.98  1261.18 |       75.75   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   797.50  1327.42   929.98  1459.90 |       30.66   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   929.98  1194.94  1062.46  1327.42 |       26.19   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |  1062.46  1327.42  1194.94  1459.90 |       17.86   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |  1194.94  1128.70  1327.42  1261.18 |       14.01   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         86.94 |        232.72 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 86.94, normalized total congestion hotspot area = 232.72 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   731.26  1128.70   929.98  1261.18 |       75.75   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   797.50  1327.42   929.98  1459.90 |       30.66   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   929.98  1194.94  1062.46  1327.42 |       26.19   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |  1062.46  1327.42  1194.94  1459.90 |       17.86   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |  1194.94  1128.70  1327.42  1261.18 |       14.01   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:12:14, real = 0:03:26, mem = 3062.3M, totSessionCpu=0:22:49 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.083  | -5.083  | -3.198  |
|           TNS (ns):| -1531.8 | -1227.5 |-304.305 |
|    Violating Paths:|  1739   |  1477   |   262   |
|          All Paths:|  3170   |  1477   |  1693   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.330%
Routing Overflow: 1.73% H and 0.01% V
------------------------------------------------------------------
**optDesign ... cpu = 0:12:17, real = 0:03:30, mem = 3076.4M, totSessionCpu=0:22:51 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Info: final physical memory for 9 CRR processes is 908.05MB.
Info: Summary of CRR changes:
      - Timing transform commits:      40
 *** Writing scheduling file: 'scheduling_file.cts.654633' ***
Disable CTE adjustment.
Disable Layer aware incrSKP.
**place_opt_design ... cpu = 0:12:17, real = 0:03:32, mem = 4411.0M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPESI-2221         32  No driver %s is found in the delay stage...
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-665           7  %s : Net has unplaced terms or is connec...
WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
WARNING   TCLCMD-513           8  The software could not find a matching o...
*** Message Summary: 19 warning(s), 32 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:12:17.5/0:03:32.1 (3.5), totSession cpu/real = 0:22:51.0/1:23:19.7 (0.3), mem = 4411.0M
<CMD> zoomBox 3.52100 1581.34500 144.96900 1375.90800
<CMD> zoomBox 27.19000 1508.90800 80.33100 1426.08000
<CMD> zoomBox 56.57300 1443.91400 66.02900 1425.24200
<CMD> selectWire 59.7120 1433.3390 59.8520 1487.1960 2 {gfpga_pad_GPIO_PAD[31]}
<CMD> zoomBox 45.29200 1419.76400 79.25700 1450.17000
<CMD> zoomBox 39.73900 1414.31200 86.75000 1456.39700
<CMD> zoomBox 36.20800 1410.84500 91.51500 1460.35700
<CMD> zoomBox 21.41600 1396.32400 111.47500 1476.94600
<CMD> zoomBox -2.67000 1372.67800 143.97900 1503.96000
<CMD> zoomBox -26.64300 1349.14200 176.33200 1530.84800
<CMD> zoomBox 5.98200 1402.63900 130.63600 1514.23100
<CMD> zoomBox 26.64000 1435.18200 103.19500 1503.71500
<CMD> zoomBox 42.35600 1459.93900 82.31900 1495.71400
<CMD> zoomBox 48.97800 1470.37100 73.52100 1492.34200
<CMD> zoomBox 54.10800 1478.23200 66.91900 1489.70100
<CMD> zoomBox 56.26900 1481.54300 64.13800 1488.58700
<CMD> zoomBox 57.95200 1483.96500 62.06100 1487.64300
<CMD> zoomBox 58.47400 1484.55400 61.44300 1487.21200
<CMD> zoomBox 57.97100 1484.11400 62.08100 1487.79300
<CMD> zoomBox 57.65100 1483.83400 62.48700 1488.16300
<CMD> deselectAll
<CMD> selectVia 59.5980 1486.9620 59.9680 1487.2920 3 {gfpga_pad_GPIO_PAD[31]}
<CMD> zoomBox 56.74800 1483.00200 63.44100 1488.99400
<CMD> zoomBox 55.49700 1481.85100 64.76200 1490.14500
<CMD> zoomBox 52.66500 1479.24500 67.75200 1492.75100
<CMD> zoomBox 45.94300 1473.05900 74.84800 1498.93500
<CMD> zoomBox 33.06900 1461.21100 88.44200 1510.78200
<CMD> zoomBox 28.31500 1456.83700 93.46000 1515.15600
<CMD> zoomBox 8.40300 1438.51500 114.48200 1533.47800
<CMD> zoomBox -24.01900 1408.67900 148.71400 1563.31200
<CMD> zoomBox -56.29000 1378.98300 182.78700 1593.00800
<CMD> zoomBox -79.10400 1361.62700 202.16300 1613.42100
<CMD> zoomBox -137.52100 1317.18500 251.77600 1665.68900
<CMD> zoomBox -41.93000 1356.87500 239.33800 1608.67000
<CMD> deselectAll
<CMD> zoomBox -86.23200 1329.90200 303.06700 1678.40800
<CMD> zoomBox -232.42000 1240.89800 513.35500 1908.52600
<CMD> zoomBox -191.46500 1242.20000 442.44400 1809.68400
<CMD> zoomBox -97.48200 1254.85700 291.81800 1603.36400
<CMD> zoomBox -14.27600 1266.06300 158.46000 1420.69900
<CMD> zoomBox 4.14000 1268.54300 128.94300 1380.26800
<CMD> zoomBox 11.33300 1269.51200 117.41500 1364.47800
<CMD> zoomBox 57.16900 1276.92300 61.97200 1271.70800
<CMD> zoomBox 59.37100 1274.82000 60.26800 1274.22500
<CMD> zoomBox 59.10500 1273.91000 60.56500 1275.21700
<CMD> zoomBox 58.83900 1273.69900 60.86100 1275.50900
<CMD> zoomBox 58.47200 1273.40700 61.27100 1275.91300
<CMD> zoomBox 57.64200 1272.74800 62.20000 1276.82800
<CMD> zoomBox 56.28900 1271.67100 63.71300 1278.31700
<CMD> zoomBox 54.08600 1269.92100 66.17500 1280.74300
<CMD> zoomBox 56.81500 1272.08900 63.12500 1277.73800
<CMD> zoomBox 58.23800 1273.22000 61.53300 1276.17000
<CMD> zoomBox 59.10200 1273.90600 60.56500 1275.21600
<CMD> zoomBox 59.20500 1273.98800 60.44900 1275.10200
<CMD> zoomBox 59.43200 1274.16900 60.19600 1274.85300
<CMD> zoomBox 59.48600 1274.21100 60.13600 1274.79300
<CMD> zoomBox 59.20400 1273.98700 60.45100 1275.10300
<CMD> zoomBox 58.83400 1273.69300 60.86500 1275.51100
<CMD> zoomBox 58.23200 1273.21400 61.53900 1276.17400
<CMD> zoomBox 57.25100 1272.43500 62.63500 1277.25500
<CMD> zoomBox 54.06200 1269.90100 66.19900 1280.76600
<CMD> zoomBox 48.81400 1265.73100 72.06500 1286.54600
<CMD> zoomBox 35.04900 1254.79400 87.45200 1301.70600
<CMD> zoomBox 12.39000 1236.79000 112.77900 1326.66000
<CMD> zoomBox -5.81700 1222.32500 133.13000 1346.71200
<CMD> zoomBox -31.01600 1202.30400 161.29800 1374.46600
<CMD> zoomBox 1.81500 1251.74500 119.92100 1357.47500
<CMD> zoomBox 28.25100 1288.69800 89.90400 1343.89100
<CMD> zoomBox 39.94600 1303.25600 77.80900 1337.15100
<CMD> zoomBox 47.13400 1312.19000 70.38700 1333.00600
<CMD> zoomBox 51.82900 1318.10400 66.10900 1330.88800
<CMD> zoomBox 55.37500 1322.65200 62.83100 1329.32700
<CMD> zoomBox 57.01200 1324.36000 61.59200 1328.46000
<CMD> zoomBox 58.01800 1325.41000 60.83000 1327.92700
<CMD> zoomBox 58.78300 1326.20800 60.25100 1327.52200
<CMD> zoomBox 59.10400 1326.54400 60.00700 1327.35200
<CMD> zoomBox 59.18100 1326.62300 59.94900 1327.31100
<CMD> fit
<CMD> zoomBox 465.97900 -10.95600 1824.93200 1205.59700
<CMD> zoomBox 582.00800 4.60200 1737.11900 1038.67300
<CMD> zoomBox 679.96100 36.20700 1661.80500 915.16700
<CMD> zoomBox 763.22100 63.07100 1597.78800 810.18700
<CMD> zoomBox 833.99100 85.90500 1543.37400 720.95400
<CMD> zoomBox 678.90200 57.35400 1660.74700 936.31500
<CMD> zoomBox 167.14400 -36.85700 2048.05300 1646.95800
<CMD> zoomBox -808.76600 -215.10800 2794.46800 3010.55600
<CMD> zoomBox -30.31800 1574.85600 281.99300 1211.26900
<CMD> zoomBox 145.01400 1432.99400 191.77600 1359.96100
<CMD> zoomBox 166.02000 1416.00200 175.09700 1398.58800
<CMD> selectWire 169.0700 1404.7700 169.2100 1415.8900 2 grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/tie_hi_esd
<CMD> zoomBox 159.63700 1397.02000 182.52200 1417.50700
<CMD> zoomBox 158.23200 1395.17600 185.15500 1419.27800
<CMD> zoomBox 154.63200 1390.45300 191.89700 1423.81300
<CMD> zoomBox 146.48300 1379.76000 207.16400 1434.08200
<CMD> deselectAll
<CMD> selectWire 168.9900 1415.6700 199.5850 1415.9700 3 grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/tie_hi_esd
<CMD> deselectAll
<CMD> selectWire 169.0700 1404.7700 169.2100 1415.8900 2 grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/tie_hi_esd
<CMD> fit
<CMD> zoomBox 1653.75200 240.95200 1822.14300 176.96400
<CMD> zoomBox 1703.20200 205.03700 1732.61000 155.15100
<CMD> deselectAll
<CMD> selectWire 1722.4900 168.9100 1722.6300 200.7700 2 grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/tie_hi_esd
<CMD> deselectAll
<CMD> zoomBox 1722.26700 172.88500 1723.34800 167.19000
<CMD> fit
<CMD> ccopt_design
#% Begin ccopt_design (date=11/20 16:33:27, mem=3016.1M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:26:15.8/1:57:40.3 (0.2), mem = 4403.6M
Runtime...
**INFO: User's settings:
setNanoRouteMode -route_extract_third_party_compatible         false
setNanoRouteMode -route_global_exp_timing_driven_std_delay     58.5
setDesignMode -process                                         130
setExtractRCMode -coupling_c_th                                0.4
setExtractRCMode -engine                                       preRoute
setExtractRCMode -relative_c_th                                1
setExtractRCMode -total_c_th                                   0
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -socv_accuracy_mode                            low
setOptMode -opt_view_pruning_hold_views_active_list            { VIEW_HOLD }
setOptMode -opt_view_pruning_setup_views_active_list           { VIEW_SETUP }
setOptMode -opt_view_pruning_setup_views_persistent_list       { VIEW_SETUP}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { VIEW_SETUP}
setOptMode -opt_drv_margin                                     0
setOptMode -opt_drv                                            true
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_preserve_all_sequential                        true
setOptMode -opt_setup_target_slack                             0
setPlaceMode -maxRouteLayer                                    {}
setPlaceMode -place_design_floorplan_mode                      false
setPlaceMode -place_detail_check_route                         false
setPlaceMode -place_detail_preserve_routing                    true
setPlaceMode -place_detail_remove_affected_routing             false
setPlaceMode -place_detail_swap_eeq_cells                      false
setPlaceMode -place_global_clock_gate_aware                    true
setPlaceMode -place_global_cong_effort                         auto
setPlaceMode -place_global_ignore_scan                         true
setPlaceMode -place_global_ignore_spare                        false
setPlaceMode -place_global_module_aware_spare                  false
setPlaceMode -place_global_place_io_pins                       false
setPlaceMode -place_global_reorder_scan                        false
setPlaceMode -powerDriven                                      false
setPlaceMode -timingDriven                                     true

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CONSTRAINTS
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for prog_clk[0]...
  clock_tree prog_clk[0] contains 1458 sinks and 0 clock gates.
Extracting original clock gating for prog_clk[0] done.
Extracting original clock gating for clk[0]...
  clock_tree clk[0] contains 20 sinks and 0 clock gates.
Extracting original clock gating for clk[0] done.
The skew group clk[0]/CONSTRAINTS was created. It contains 20 sinks and 1 sources.
The skew group prog_clk[0]/CONSTRAINTS was created. It contains 1458 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
Updating ideal nets and annotations...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.5 real=0:00:00.5)
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=4403.6M, init mem=4403.6M)
*info: Placed = 11738         
*info: Unplaced = 0           
Placement Density:7.32%(177819/2425992)
Placement Density (including fixed std cells):7.32%(177819/2425992)
Finished checkPlace (total: cpu=0:00:00.4, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=4371.6M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.4 real=0:00:00.1)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.4 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.4 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:26:17.4/1:57:42.1 (0.2), mem = 4371.6M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 29 advancing pin insertion delay (1.962% of 1478 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 1478 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.05 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 26534 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 9014
[NR-eGR] #PG Blockages       : 26534
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11839 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11807
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11807 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.79% H + 0.00% V. EstWL: 4.878245e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-9)           (10-14)           (15-19)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2 ( 2)         3( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3 ( 3)      3873( 1.99%)       652( 0.34%)        22( 0.01%)         1( 0.00%)   ( 2.34%) 
[NR-eGR]    met4 ( 4)       281( 0.16%)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.16%) 
[NR-eGR]    met5 ( 5)       149( 0.08%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total      4306( 0.58%)       656( 0.09%)        22( 0.00%)         1( 0.00%)   ( 0.67%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 1.73% H + 0.01% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 20526um, number of vias: 4973
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  met1  (1H)             0   36754 
[NR-eGR]  met2  (2V)        209674   50256 
[NR-eGR]  met3  (3H)        222074    9277 
[NR-eGR]  met4  (4V)         46788    7521 
[NR-eGR]  met5  (5H)         30085       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       508620  103808 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 394858um
[NR-eGR] Total length: 508620um, number of vias: 103808
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.28 sec, Real: 0.59 sec, Curr Mem: 4.14 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.3 real=0:00:00.7)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Legalization setup done. (took cpu=0:00:00.4 real=0:00:00.3)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree clk[0]. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk[0]. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**ERROR: (IMPCCOPT-1135):	CTS found neither inverters nor buffers while balancing clock_tree clk[0]. CTS cannot continue.
Type 'man IMPCCOPT-1135' for more detail.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree prog_clk[0]. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree prog_clk[0]. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree prog_clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**ERROR: (IMPCCOPT-1135):	CTS found neither inverters nor buffers while balancing clock_tree prog_clk[0]. CTS cannot continue.
Type 'man IMPCCOPT-1135' for more detail.
Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
 Created from constraint modes: {[]}
  Sources:                     pin clk[0]
  Total number of sinks:       20
  Delay constrained sinks:     20
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner MAX_DELAY:setup.late:
  Skew target:                 0.000ns
Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
 Created from constraint modes: {[]}
  Sources:                     pin prog_clk[0]
  Total number of sinks:       1458
  Delay constrained sinks:     1458
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner MAX_DELAY:setup.late:
  Skew target:                 0.000ns
Primary reporting skew groups are:
skew_group prog_clk[0]/CONSTRAINTS with 1458 clock sinks


Constraint summary
==================

Transition constraints are active in the following delay corners:

MAX_DELAY:setup.late

Cap constraints are active in the following delay corners:

MAX_DELAY:setup.late

Transition constraint summary:

----------------------------------------------------------------------------------------------
Delay corner                      Target (ns)    Num pins    Target source       Clock tree(s)
----------------------------------------------------------------------------------------------
MAX_DELAY:setup.late (primary)         -            -               -                  -
              -                      0.150         1478      liberty explicit    all
----------------------------------------------------------------------------------------------

Capacitance constraint summary:

------------------------------------------------------------------------------------------------------
Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
------------------------------------------------------------------------------------------------------
MAX_DELAY:setup.late (primary)        -            -                    -                      -
              -                     0.106          2        library_or_sdc_constraint    all
------------------------------------------------------------------------------------------------------


Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
  misc counts      : r=2, pp=0, mci=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.2 real=0:00:00.6)

CCOpt configuration status: cannot run ccopt_design.
Check the log for details of problem(s) found:

---------------------------------------------------
Design configuration problems
---------------------------------------------------
One or more clock trees have configuration problems
---------------------------------------------------

Clock tree configuration problems:

-------------------------------------------------
Clock tree     Problem
-------------------------------------------------
clk[0]         Could not determine drivers to use
-------------------------------------------------
prog_clk[0]    Could not determine drivers to use
-------------------------------------------------


CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.0 real=0:00:01.6)
Runtime done. (took cpu=0:00:03.6 real=0:00:03.3)
Runtime Summary
===============
Clock Runtime:  (64%) Core CTS           1.43 (Init 1.43, Construction 0.00, Implementation 0.00, eGRPC 0.00, PostConditioning 0.00, Other 0.00)
Clock Runtime:   (0%) CTS services       0.00 (RefinePlace 0.00, EarlyGlobalClock 0.00, NanoRoute 0.00, ExtractRC 0.00, TimingAnalysis 0.00)
Clock Runtime:  (35%) Other CTS          0.79 (Init 0.79, CongRepair/EGR-DP 0.00, TimingUpdate 0.00, Other 0.00)
Clock Runtime: (100%) Total              2.23

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**ERROR: 3
*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.1/0:00:01.7 (1.3), totSession cpu/real = 0:26:19.5/1:57:43.8 (0.2), mem = 4371.0M
**ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-105            4  'setPlaceMode -maxRouteLayer' will becom...
ERROR     IMPCCOPT-1135        2  CTS found neither inverters nor buffers ...
ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
WARNING   IMPCCOPT-1183        2  The library has no usable balanced %ss f...
WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
WARNING   IMPCCOPT-1184        2  The library has no usable balanced %ss f...
*** Message Summary: 10 warning(s), 3 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:03.7/0:00:03.5 (1.1), totSession cpu/real = 0:26:19.5/1:57:43.8 (0.2), mem = 4371.0M
#% End ccopt_design (date=11/20 16:33:30, total cpu=0:00:03.8, real=0:00:03.0, peak res=3016.1M, current mem=2915.4M)

<CMD> timeDesign -postCTS
*** timeDesign #1 [begin] : totSession cpu/real = 0:26:21.0/1:58:00.9 (0.2), mem = 4372.1M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4368.1M)
Extraction called for design 'fpga_top' of instances=11786 and nets=14305 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 4368.102M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4410.77)
Total number of fetched objects 13897
End delay calculation. (MEM=4841.84 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4841.84 CPU=0:00:02.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:03.0 real=0:00:01.0 totSessionCpu=0:26:25 mem=4841.8M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.118  | -5.118  | -3.206  |
|           TNS (ns):| -1539.7 | -1233.5 |-306.197 |
|    Violating Paths:|  1739   |  1477   |   262   |
|          All Paths:|  3170   |  1477   |  1693   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.330%
Routing Overflow: 1.73% H and 0.01% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 4.91 sec
Total Real time: 5.0 sec
Total Memory Usage: 4430.546875 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:04.9/0:00:04.7 (1.1), totSession cpu/real = 0:26:25.9/1:58:05.6 (0.2), mem = 4430.5M
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3037.3M, totSessionCpu=0:26:27 **
**WARN: (IMPOPT-576):	7 nets have unplaced terms. 
*** optDesign #1 [begin] : totSession cpu/real = 0:26:26.9/1:58:14.1 (0.2), mem = 4430.5M
GigaOpt running with 8 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:26:26.9/1:58:14.1 (0.2), mem = 4430.5M
**INFO: User settings:
setDesignMode -process                                         130
setExtractRCMode -coupling_c_th                                0.4
setExtractRCMode -engine                                       preRoute
setExtractRCMode -relative_c_th                                1
setExtractRCMode -total_c_th                                   0
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -socv_accuracy_mode                            low
setOptMode -opt_view_pruning_setup_views_active_list           { VIEW_SETUP }
setOptMode -opt_view_pruning_setup_views_persistent_list       { VIEW_SETUP}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { VIEW_SETUP}
setOptMode -opt_drv_margin                                     0
setOptMode -opt_drv                                            true
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_preserve_all_sequential                        false
setOptMode -opt_setup_target_slack                             0
setPlaceMode -maxRouteLayer                                    {}
setPlaceMode -place_design_floorplan_mode                      false
setPlaceMode -place_detail_check_route                         false
setPlaceMode -place_detail_preserve_routing                    true
setPlaceMode -place_detail_remove_affected_routing             false
setPlaceMode -place_detail_swap_eeq_cells                      false
setPlaceMode -place_global_clock_gate_aware                    true
setPlaceMode -place_global_cong_effort                         auto
setPlaceMode -place_global_ignore_scan                         true
setPlaceMode -place_global_ignore_spare                        false
setPlaceMode -place_global_module_aware_spare                  false
setPlaceMode -place_global_place_io_pins                       false
setPlaceMode -place_global_reorder_scan                        false
setPlaceMode -powerDriven                                      false
setPlaceMode -timingDriven                                     true
setAnalysisMode -checkType                                     setup
setAnalysisMode -clkSrcPath                                    true
setAnalysisMode -clockPropagation                              sdcControl
setAnalysisMode -skew                                          true
setAnalysisMode -usefulSkew                                    true
setAnalysisMode -virtualIPO                                    false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	pReset[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	prog_clk[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	set[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	reset[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	clk[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ccff_head[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ccff_tail[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
      (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
      Genus workers will not check out additional licenses.
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'ANTENNA'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL64'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL32'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL16'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL8'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL4'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL2'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL1'
-lefTechFileMap {}                         # string, default=""
**optDesign ... cpu = 0:00:03, real = 0:00:09, mem = 3046.5M, totSessionCpu=0:26:30 **
#optDebug: { P: 130 W: 0195 FE: standard PE: none LDR: 1}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -opt_skew_eco_route false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4400.6M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.118  | -5.118  | -3.206  |
|           TNS (ns):| -1539.7 | -1233.5 |-306.197 |
|    Violating Paths:|  1739   |  1477   |   262   |
|          All Paths:|  3170   |  1477   |  1693   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.330%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:09, mem = 3041.2M, totSessionCpu=0:26:30 **
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:03.2/0:00:09.5 (0.3), totSession cpu/real = 0:26:30.0/1:58:23.6 (0.2), mem = 4431.6M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m4 20.0 20.0
OPTC: view 20.0
**WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
-opt_post_cts_congestion_repair false      # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:26:33.2/1:58:24.5 (0.2), mem = 4401.6M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   OPT_LA   |   Rule   |
+-------------+------------+----------+
| met4 (z=4)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.5/0:00:00.4 (1.1), totSession cpu/real = 0:26:33.7/1:58:24.9 (0.2), mem = 4528.3M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (optDesign #1) : totSession cpu/real = 0:26:33.8/1:58:25.0 (0.2), mem = 4528.3M
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (optDesign #1) : cpu/real = 0:00:00.9/0:00:00.5 (1.8), totSession cpu/real = 0:26:34.7/1:58:25.5 (0.2), mem = 4491.1M
*** Starting optimizing excluded clock nets MEM= 4491.1M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4491.1M) ***
*** Starting optimizing excluded clock nets MEM= 4491.1M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4491.1M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:26:34.7/1:58:25.5 (0.2), mem = 4491.1M
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+---------+---------+--------+---------+------------+--------+
| Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+---------+---------+--------+---------+------------+--------+
|    7.33%|        -|  -5.119|-1238.969|   0:00:00.0| 4880.8M|
|    7.33%|        -|  -5.119|-1238.969|   0:00:00.0| 4881.8M|
+---------+---------+--------+---------+------------+--------+

*** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4881.8M) ***
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   OPT_LA   |   Rule   |
+-------------+------------+----------+
| met4 (z=4)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.1/0:00:00.6 (1.9), totSession cpu/real = 0:26:35.8/1:58:26.1 (0.2), mem = 4491.8M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:26:36.0/1:58:26.3 (0.2), mem = 4491.8M
*info: 32 io nets excluded
*info: 2 clock nets excluded
*info: 32 multi-driver nets excluded.
*info: 985 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -5.119  TNS Slack -1238.969 
+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -5.119|-1238.969|    7.33%|   0:00:00.0| 4881.5M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.963|-1238.963|    7.27%|   0:00:02.0| 5070.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.963|-1238.131|    7.27%|   0:00:00.0| 5081.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.963|-1238.131|    7.27%|   0:00:00.0| 5081.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.899|-1237.092|    7.28%|   0:00:01.0| 5120.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.899|-1236.907|    7.27%|   0:00:01.0| 5125.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.823|-1236.673|    7.27%|   0:00:00.0| 5125.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.823|-1236.673|    7.27%|   0:00:01.0| 5130.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.823|-1236.551|    7.28%|   0:00:00.0| 5130.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.823|-1236.566|    7.28%|   0:00:00.0| 5130.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.823|-1236.566|    7.28%|   0:00:01.0| 5130.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.823|-1236.566|    7.28%|   0:00:00.0| 5130.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.823|-1236.570|    7.28%|   0:00:00.0| 5130.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.823|-1236.519|    7.28%|   0:00:01.0| 5130.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.823|-1236.587|    7.28%|   0:00:00.0| 5130.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.823|-1236.587|    7.28%|   0:00:00.0| 5130.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.823|-1236.628|    7.29%|   0:00:00.0| 5130.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.823|-1236.628|    7.29%|   0:00:01.0| 5130.4M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:36.7 real=0:00:08.0 mem=5130.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:36.7 real=0:00:08.0 mem=5130.4M) ***
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   OPT_LA   |   Rule   |
+-------------+------------+----------+
| met4 (z=4)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -4.823  TNS Slack -1236.628 
*** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:37.7/0:00:08.1 (4.7), totSession cpu/real = 0:27:13.8/1:58:34.3 (0.2), mem = 4572.4M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -4.823
*** Check timing (0:00:00.0)
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: GigaOpt Optimization in WNS mode
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:27:14.1/1:58:34.6 (0.2), mem = 4570.4M
*info: 32 io nets excluded
*info: 2 clock nets excluded
*info: 32 multi-driver nets excluded.
*info: 1044 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -4.823 TNS Slack -1236.628 Density 7.29
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.823|-1231.159|
|HEPG      |-4.823|-1231.159|
|All Paths |-4.823|-1236.628|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -4.823ns TNS -1457.010ns; HEPG WNS -4.823ns TNS -1457.010ns; all paths WNS -4.823ns TNS -1604.683ns; Real time 0:00:55.0
Active Path Group: reg2reg  
Info: initial physical memory for 9 CRR processes is 807.81MB.
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -4.823|   -4.823|-1231.159|-1236.628|    7.29%|   0:00:00.0| 4964.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.727|   -4.727|-1230.965|-1236.434|    7.29%|   0:00:00.0| 5117.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.703|   -4.703|-1230.925|-1236.395|    7.29%|   0:00:00.0| 5119.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.686|   -4.686|-1231.023|-1236.492|    7.29%|   0:00:00.0| 5120.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.684|   -4.684|-1231.124|-1236.593|    7.29%|   0:00:00.0| 5121.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.640|   -4.640|-1231.056|-1236.526|    7.29%|   0:00:01.0| 5121.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.564|   -4.564|-1231.006|-1236.476|    7.29%|   0:00:00.0| 5121.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.543|   -4.543|-1230.863|-1236.332|    7.29%|   0:00:00.0| 5121.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.507|   -4.507|-1230.787|-1236.256|    7.29%|   0:00:00.0| 5122.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.509|   -4.509|-1230.648|-1236.118|    7.29%|   0:00:00.0| 5122.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.485|   -4.485|-1230.812|-1236.281|    7.30%|   0:00:01.0| 5122.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.449|   -4.449|-1230.739|-1236.208|    7.30%|   0:00:00.0| 5122.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.434|   -4.434|-1230.672|-1236.141|    7.30%|   0:00:00.0| 5122.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.411|   -4.411|-1230.698|-1236.167|    7.30%|   0:00:01.0| 5122.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.406|   -4.406|-1230.782|-1236.252|    7.31%|   0:00:01.0| 5122.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.401|   -4.401|-1230.777|-1236.246|    7.31%|   0:00:00.0| 5122.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.381|   -4.381|-1230.731|-1236.200|    7.31%|   0:00:00.0| 5122.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.376|   -4.376|-1230.816|-1236.285|    7.31%|   0:00:01.0| 5122.7M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.384|   -4.384|-1230.797|-1236.267|    7.31%|   0:00:00.0| 5141.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.370|   -4.370|-1230.832|-1236.345|    7.31%|   0:00:00.0| 5141.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.366|   -4.366|-1230.733|-1236.246|    7.31%|   0:00:01.0| 5160.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.345|   -4.345|-1230.683|-1236.196|    7.32%|   0:00:00.0| 5160.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 254 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g1/A (input) Id 100  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.341|   -4.341|-1230.790|-1236.303|    7.32%|   0:00:01.0| 5160.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.319|   -4.319|-1230.704|-1236.217|    7.32%|   0:00:00.0| 5160.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 293 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g31/A (input) Id 41  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g29/A (input) Id 175  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 348 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g1/A (input) Id 83  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.319|   -4.319|-1230.634|-1236.147|    7.32%|   0:00:01.0| 5180.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 129 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g1/A (input) Id 82  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.309|   -4.309|-1230.655|-1236.168|    7.32%|   0:00:00.0| 5188.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 134 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g1/A (input) Id 82  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.294|   -4.294|-1230.617|-1236.130|    7.32%|   0:00:00.0| 5188.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.287|   -4.287|-1230.614|-1236.127|    7.33%|   0:00:01.0| 5188.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.282|   -4.282|-1230.670|-1236.183|    7.33%|   0:00:00.0| 5188.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
|  -4.282|   -4.282|-1230.640|-1236.152|    7.33%|   0:00:01.0| 5188.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.278|   -4.278|-1230.596|-1236.109|    7.33%|   0:00:00.0| 5188.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.270|   -4.270|-1230.567|-1236.080|    7.34%|   0:00:00.0| 5188.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 101 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
Dumping Information for Job 142 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 46  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 165 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.259|   -4.259|-1230.499|-1236.012|    7.34%|   0:00:01.0| 5188.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.239|   -4.239|-1230.431|-1235.944|    7.34%|   0:00:00.0| 5188.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
|  -4.239|   -4.239|-1230.202|-1235.715|    7.34%|   0:00:01.0| 5207.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.233|   -4.233|-1230.178|-1235.691|    7.35%|   0:00:00.0| 5207.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 87 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
Dumping Information for Job 103 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 46  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 108 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g6/A (input) Id 47  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 112 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g10/A (input) Id 61  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.226|   -4.226|-1230.283|-1235.796|    7.35%|   0:00:01.0| 5207.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.224|   -4.224|-1230.235|-1235.748|    7.35%|   0:00:00.0| 5207.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.224|   -4.224|-1230.235|-1235.748|    7.35%|   0:00:01.0| 5207.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.212|   -4.212|-1230.239|-1235.752|    7.36%|   0:00:00.0| 5207.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.209|   -4.209|-1230.201|-1235.714|    7.36%|   0:00:00.0| 5207.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
Dumping Information for Job 53 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
|  -4.207|   -4.207|-1230.234|-1235.747|    7.36%|   0:00:00.0| 5207.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.207|   -4.207|-1230.230|-1235.743|    7.36%|   0:00:00.0| 5207.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.207|   -4.207|-1230.203|-1235.716|    7.36%|   0:00:01.0| 5207.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.207|   -4.207|-1230.244|-1235.757|    7.36%|   0:00:00.0| 5207.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread Job [begin] (WnsOpt #1 / optDesign #1) : mem = 0.0M
Multithreaded Timing Analysis is initialized with 8 threads

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for MIN_LIB libraries using the default operating condition of each library.
Total number of fetched objects 13892
End delay calculation. (MEM=0 CPU=0:00:01.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:02.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:01.0 totSessionCpu=0:00:04.5 mem=0.0M)

------------------------------------------------------------------
     Design Initial Hold Timing
------------------------------------------------------------------

Hold views included:
 VIEW_HOLD 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.089  |  0.161  | -0.089  |
|           TNS (ns):|-127.439 |  0.000  |-127.439 |
|    Violating Paths:|  1479   |    0    |  1479   |
|          All Paths:|  2976   |  1477   |  1499   |
+--------------------+---------+---------+---------+

Density: 7.363%
Routing Overflow: 1.73% H and 0.01% V
------------------------------------------------------------------
Warning: No proper clock gate cell delay was found for clock standard delay computation.
*** QThread Job [finish] (WnsOpt #1 / optDesign #1) : cpu/real = 0:00:04.7/0:00:01.7 (2.8), mem = 0.0M

_______________________________________________________________________
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -4.207|   -4.207|-1230.244|-1235.757|    7.36%|   0:00:02.0| 5207.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.207|   -4.207|-1230.251|-1235.764|    7.36%|   0:00:03.0| 5207.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:13 real=0:00:18.0 mem=5207.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.288|   -4.207|  -5.513|-1235.764|    7.36%|   0:00:00.0| 5207.0M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/RN                      |
|  -0.240|   -4.207|  -5.469|-1235.717|    7.36%|   0:00:00.0| 5207.0M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=5207.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:14 real=0:00:24.0 mem=5207.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.207|-1230.247|
|HEPG      |-4.207|-1230.247|
|All Paths |-4.207|-1235.717|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -4.207ns TNS -1451.644ns; HEPG WNS -4.207ns TNS -1451.644ns; all paths WNS -4.207ns TNS -1599.317ns; Real time 0:01:19
** GigaOpt Optimizer WNS Slack -4.207 TNS Slack -1235.717 Density 7.36
*** Starting refinePlace (0:28:29 mem=5130.0M) ***
Total net bbox length = 3.986e+05 (2.047e+05 1.939e+05) (ext = 6.732e+04)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer

Starting Small incrNP...
Density distribution unevenness ratio = 80.099%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5130.0M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Move report: Detail placement moves 960 insts, mean move: 1.61 um, max move: 10.12 um 
	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/FE_RC_5542_0): (880.76, 1406.08) --> (886.74, 1401.94)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 5145.6MB
Summary Report:
Instances move: 960 (out of 11677 movable)
Instances flipped: 0
Mean displacement: 1.61 um
Max displacement: 10.12 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/FE_RC_5542_0) (880.76, 1406.08) -> (886.74, 1401.94)
	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X4
Total net bbox length = 3.996e+05 (2.054e+05 1.942e+05) (ext = 6.732e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 5145.6MB
*** Finished refinePlace (0:28:29 mem=5145.6M) ***
*** maximum move = 10.12 um ***
*** Finished re-routing un-routed nets (5159.6M) ***
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[27].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[25].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[24].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[30].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[29].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[31].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[20].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[26].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[23].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[21].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[22].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[28].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[19].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[18].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[17].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[16].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[14].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[9].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[13].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[11].

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=5159.6M) ***
** GigaOpt Optimizer WNS Slack -4.207 TNS Slack -1235.717 Density 7.36
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.207|-1230.247|
|HEPG      |-4.207|-1230.247|
|All Paths |-4.207|-1235.717|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -4.207ns TNS -1451.644ns; HEPG WNS -4.207ns TNS -1451.644ns; all paths WNS -4.207ns TNS -1599.317ns; Real time 0:01:19
Active Path Group: reg2reg  
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -4.207|   -4.207|-1230.247|-1235.717|    7.36%|   0:00:00.0| 5159.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 811 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
Dumping Information for Job 858 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 45  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 878 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 948 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
Dumping Information for Job 956 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 45  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 962 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g10/A (input) Id 61  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 707 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g31/A (input) Id 41  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 737 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g29/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 738 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g31/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 756 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g5/B (input) Id 35  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 772 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g5/B (input) Id 68  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 899 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g7/A (input) Id 62  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g5/B (input) Id 188  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 515 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 45  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 563 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g5/B (input) Id 68  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 635 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g31/A (input) Id 41  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g29/A (input) Id 176  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 649 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g31/A (input) Id 70  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 702 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g7/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 251 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g7/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 255 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g1/A (input) Id 4  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 261 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g1/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 262 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g1/A (input) Id 35  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 263 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g7/A (input) Id 6  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 26 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g1/A (input) Id 19  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.185|   -4.185|-1230.710|-1236.180|    7.38%|   0:00:06.0| 5197.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.186|   -4.186|-1230.611|-1236.080|    7.38%|   0:00:00.0| 5197.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.186|   -4.186|-1230.618|-1236.087|    7.38%|   0:00:00.0| 5197.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -4.186|   -4.186|-1230.618|-1236.087|    7.38%|   0:00:01.0| 5197.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.186|   -4.186|-1230.632|-1236.101|    7.38%|   0:00:01.0| 5197.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:35.9 real=0:00:07.0 mem=5197.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.240|   -4.186|  -5.469|-1236.101|    7.38%|   0:00:00.0| 5197.8M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
|  -0.240|   -4.186|  -5.469|-1236.101|    7.38%|   0:00:00.0| 5197.8M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=5197.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:36.0 real=0:00:07.0 mem=5197.8M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.186|-1230.632|
|HEPG      |-4.186|-1230.632|
|All Paths |-4.186|-1236.101|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS -4.186ns TNS -1451.495ns; HEPG WNS -4.186ns TNS -1451.495ns; all paths WNS -4.186ns TNS -1599.168ns; Real time 0:01:26
** GigaOpt Optimizer WNS Slack -4.186 TNS Slack -1236.101 Density 7.38
*** Starting refinePlace (0:29:06 mem=5159.8M) ***
Total net bbox length = 4.008e+05 (2.060e+05 1.948e+05) (ext = 6.732e+04)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer

Starting Small incrNP...
Density distribution unevenness ratio = 80.104%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5159.8M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Move report: Detail placement moves 318 insts, mean move: 1.31 um, max move: 5.98 um 
	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/FE_RC_5763_0): (848.56, 1112.14) --> (850.40, 1108.00)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 5151.8MB
Summary Report:
Instances move: 318 (out of 11723 movable)
Instances flipped: 76
Mean displacement: 1.31 um
Max displacement: 5.98 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/FE_RC_5763_0) (848.56, 1112.14) -> (850.4, 1108)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
Total net bbox length = 4.010e+05 (2.062e+05 1.948e+05) (ext = 6.732e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 5151.8MB
*** Finished refinePlace (0:29:07 mem=5151.8M) ***
*** maximum move = 5.98 um ***
*** Finished re-routing un-routed nets (5178.8M) ***

*** Finish Physical Update (cpu=0:00:01.2 real=0:00:00.0 mem=5178.8M) ***
** GigaOpt Optimizer WNS Slack -4.186 TNS Slack -1236.101 Density 7.38
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.186|-1230.632|
|HEPG      |-4.186|-1230.632|
|All Paths |-4.186|-1236.101|
+----------+------+---------+

Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   OPT_LA   |   Rule   |
+-------------+------------+----------+
| met4 (z=4)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:01:52 real=0:00:31.0 mem=5178.8M) ***

*** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:01:53.2/0:00:32.5 (3.5), totSession cpu/real = 0:29:07.3/1:59:07.1 (0.2), mem = 4629.8M
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:29:07.3/1:59:07.1 (0.2), mem = 4629.8M
*info: 32 io nets excluded
*info: 2 clock nets excluded
*info: 32 multi-driver nets excluded.
*info: 1044 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -4.186 TNS Slack -1236.101 Density 7.38
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.186|-1230.632|
|HEPG      |-4.186|-1230.632|
|All Paths |-4.186|-1236.101|
+----------+------+---------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -4.186ns TNS -1451.495ns; HEPG WNS -4.186ns TNS -1451.495ns; all paths WNS -4.186ns TNS -1599.168ns; Real time 0:01:27
Active Path Group: reg2reg  
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -4.186|   -4.186|-1230.632|-1236.101|    7.38%|   0:00:00.0| 5021.5M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 1437 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
Dumping Information for Job 1512 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g31/A (input) Id 41  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 1518 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 45  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 1549 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 1563 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_0/g31/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 500 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/g6/B (input) Id 39  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 519 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/g6/B (input) Id 64  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
Dumping Information for Job 399 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
Dumping Information for Job 407 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
|  -4.184|   -4.184|-1231.737|-1237.206|    7.41%|   0:00:06.0| 5232.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.184|   -4.184|-1231.728|-1237.197|    7.41%|   0:00:00.0| 5232.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.184|   -4.184|-1231.715|-1237.184|    7.41%|   0:00:00.0| 5232.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 125 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
Dumping Information for Job 142 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/FE_RC_3180_0/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
Dumping Information for Job 159 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/g18/A (input) Id 40  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 182 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/g18/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 185 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g23/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 186 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 197 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g23/A (input) Id 25  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.184|   -4.184|-1231.714|-1237.183|    7.41%|   0:00:01.0| 5232.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 53 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/g18/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 57 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g25/B (input) Id 41  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 58 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 62 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g25/B (input) Id 45  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 63 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g27/A (input) Id 25  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.184|   -4.184|-1231.709|-1237.178|    7.41%|   0:00:00.0| 5232.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 2 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/g18/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.184|   -4.184|-1231.702|-1237.171|    7.41%|   0:00:00.0| 5232.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 91 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/g26/A (input) Id 42  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 126 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/g26/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 142 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/g28/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 144 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/g4/B (input) Id 46  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 148 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_0/g19/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 154 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_0/g33/B (input) Id 70  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 166 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_0/g33/B (input) Id 39  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 173 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_0/g19/A (input) Id 8  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 176 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/g4/B (input) Id 60  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.184|   -4.184|-1231.656|-1237.125|    7.41%|   0:00:02.0| 5232.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
|  -4.184|   -4.184|-1231.637|-1237.107|    7.41%|   0:00:00.0| 5232.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 54 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g16/A (input) Id 6  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 58 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g16/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.184|   -4.184|-1231.635|-1237.105|    7.41%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 6 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g18/A (input) Id 31  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 8 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g10/A (input) Id 31  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 18 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g18/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 24 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_0/g10/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 26 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g20/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 33 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g20/A (input) Id 6  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 34 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_0/g1/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 40 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_0/g1/A (input) Id 8  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.184|   -4.184|-1231.573|-1237.043|    7.42%|   0:00:01.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
|  -4.184|   -4.184|-1231.550|-1237.020|    7.42%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
|  -4.184|   -4.184|-1231.528|-1236.997|    7.42%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.184|   -4.184|-1231.526|-1236.996|    7.42%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.184|   -4.184|-1231.518|-1236.988|    7.42%|   0:00:01.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.184|   -4.184|-1231.442|-1236.911|    7.42%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.184|   -4.184|-1231.414|-1236.883|    7.42%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.184|   -4.184|-1231.399|-1236.868|    7.42%|   0:00:01.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.184|   -4.184|-1231.360|-1236.829|    7.43%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 10 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g16/A (input) Id 28  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g16/B (input) Id 68  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.184|   -4.184|-1231.351|-1236.821|    7.43%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.184|   -4.184|-1231.326|-1236.796|    7.43%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.184|   -4.184|-1231.300|-1236.770|    7.43%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 2 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g8/A (input) Id 29  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.184|   -4.184|-1231.280|-1236.749|    7.43%|   0:00:01.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 3 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g8/A (input) Id 29  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 1 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g8/A (input) Id 30  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.184|   -4.184|-1231.274|-1236.744|    7.43%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 1 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g8/A (input) Id 30  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 2 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g14/B (input) Id 41  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.184|   -4.184|-1231.274|-1236.744|    7.43%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 0 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g8/A (input) Id 30  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.184|   -4.184|-1231.273|-1236.742|    7.43%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.184|   -4.184|-1231.272|-1236.741|    7.43%|   0:00:01.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.184|   -4.184|-1231.270|-1236.739|    7.43%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 10 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g26/B (input) Id 69  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 2 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g26/B (input) Id 70  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.184|   -4.184|-1231.323|-1236.792|    7.44%|   0:00:02.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.184|   -4.184|-1231.308|-1236.777|    7.44%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.184|   -4.184|-1231.305|-1236.774|    7.44%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.184|   -4.184|-1231.301|-1236.771|    7.44%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.184|   -4.184|-1231.287|-1236.756|    7.44%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 6 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g12/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 13 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g12/A (input) Id 38  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 14 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_5/g14/B (input) Id 45  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.184|   -4.184|-1231.326|-1236.795|    7.44%|   0:00:02.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
|  -4.184|   -4.184|-1231.272|-1236.742|    7.44%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
|  -4.184|   -4.184|-1231.255|-1236.725|    7.44%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
|  -4.184|   -4.184|-1231.235|-1236.705|    7.44%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
|  -4.184|   -4.184|-1231.210|-1236.679|    7.45%|   0:00:01.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_9_in_0/DFFRX1_0_/D                               |
|  -4.184|   -4.184|-1231.114|-1236.583|    7.45%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_3_in_1/DFFRX1_2_/D                               |
|  -4.184|   -4.184|-1231.086|-1236.555|    7.45%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_3_in_0/DFFRX1_1_/D                               |
|  -4.184|   -4.184|-1231.071|-1236.540|    7.45%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_3_in_0/DFFRX1_1_/D                               |
|  -4.184|   -4.184|-1231.056|-1236.525|    7.45%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_3_in_0/DFFRX1_1_/D                               |
|  -4.184|   -4.184|-1231.052|-1236.521|    7.45%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_3_in_0/DFFRX1_1_/D                               |
|  -4.184|   -4.184|-1231.000|-1236.469|    7.45%|   0:00:01.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_6_in_4/DFFRX1_0_/D                               |
|  -4.184|   -4.184|-1230.946|-1236.415|    7.46%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_6_in_4/DFFRX1_0_/D                               |
|  -4.183|   -4.183|-1230.589|-1236.058|    7.47%|   0:00:01.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_8_in_0/DFFRX1_1_/D                               |
|  -4.183|   -4.183|-1230.585|-1236.054|    7.47%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_8_in_0/DFFRX1_1_/D                               |
|  -4.183|   -4.183|-1230.546|-1236.016|    7.47%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_8_in_0/DFFRX1_1_/D                               |
|  -4.183|   -4.183|-1230.541|-1236.011|    7.47%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_8_in_0/DFFRX1_1_/D                               |
|  -4.183|   -4.183|-1230.052|-1235.521|    7.48%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_7_in_1/DFFRX1_3_/D                               |
|  -4.183|   -4.183|-1230.048|-1235.517|    7.48%|   0:00:01.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_7_in_1/DFFRX1_3_/D                               |
|  -4.183|   -4.183|-1230.018|-1235.487|    7.48%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_7_in_1/DFFRX1_3_/D                               |
|  -4.183|   -4.183|-1229.622|-1235.092|    7.49%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_4_in_3/DFFRX1_2_/D                               |
|  -4.183|   -4.183|-1229.594|-1235.064|    7.49%|   0:00:00.0| 5251.3M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_4_in_3/DFFRX1_2_/D                               |
|  -4.183|   -4.183|-1229.228|-1234.698|    7.49%|   0:00:01.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_8_in_1/DFFRX1_0_/D                               |
|  -4.183|   -4.183|-1229.204|-1234.673|    7.49%|   0:00:00.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_8_in_1/DFFRX1_0_/D                               |
|  -4.183|   -4.183|-1229.192|-1234.661|    7.50%|   0:00:00.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_8_in_1/DFFRX1_0_/D                               |
|  -4.183|   -4.183|-1228.491|-1233.960|    7.50%|   0:00:00.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_1_in_1/DFFRX1_4_/D                               |
|  -4.183|   -4.183|-1228.390|-1233.859|    7.51%|   0:00:00.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_1_in_1/DFFRX1_4_/D                               |
|  -4.183|   -4.183|-1227.240|-1232.710|    7.53%|   0:00:01.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__frac_logic_0/logical_tile_clb_mode_defa |
|        |         |         |         |         |            |        |          |         | ult__fle_mode_physical__fabric_mode_default__frac_ |
|        |         |         |         |         |            |        |          |         | logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_m |
|        |         |         |         |         |            |        |          |         | em/DFFRX1_0_/D                                     |
|  -4.183|   -4.183|-1227.181|-1232.650|    7.53%|   0:00:00.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__frac_logic_0/logical_tile_clb_mode_defa |
|        |         |         |         |         |            |        |          |         | ult__fle_mode_physical__fabric_mode_default__frac_ |
|        |         |         |         |         |            |        |          |         | logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_m |
|        |         |         |         |         |            |        |          |         | em/DFFRX1_0_/D                                     |
|  -4.183|   -4.183|-1226.957|-1232.426|    7.53%|   0:00:00.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__frac_logic_0/logical_tile_clb_mode_defa |
|        |         |         |         |         |            |        |          |         | ult__fle_mode_physical__fabric_mode_default__frac_ |
|        |         |         |         |         |            |        |          |         | logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_m |
|        |         |         |         |         |            |        |          |         | em/DFFRX1_0_/D                                     |
|  -4.183|   -4.183|-1226.950|-1232.420|    7.53%|   0:00:00.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__frac_logic_0/logical_tile_clb_mode_defa |
|        |         |         |         |         |            |        |          |         | ult__fle_mode_physical__fabric_mode_default__frac_ |
|        |         |         |         |         |            |        |          |         | logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_m |
|        |         |         |         |         |            |        |          |         | em/DFFRX1_0_/D                                     |
|  -4.183|   -4.183|-1225.814|-1231.283|    7.56%|   0:00:02.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_8_in_3/DFFRX1_5_/D                               |
|  -4.183|   -4.183|-1225.791|-1231.261|    7.56%|   0:00:00.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_8_in_3/DFFRX1_5_/D                               |
|  -4.183|   -4.183|-1225.575|-1231.044|    7.56%|   0:00:01.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_8_in_3/DFFRX1_5_/D                               |
|  -4.183|   -4.183|-1225.422|-1230.891|    7.56%|   0:00:00.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_8_in_3/DFFRX1_5_/D                               |
|  -4.183|   -4.183|-1224.570|-1230.039|    7.61%|   0:00:01.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__frac_logic_0/logical_tile_clb_mode_defa |
|        |         |         |         |         |            |        |          |         | ult__fle_mode_physical__fabric_mode_default__frac_ |
|        |         |         |         |         |            |        |          |         | logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_m |
|        |         |         |         |         |            |        |          |         | em/DFFRX1_25_/D                                    |
|  -4.183|   -4.183|-1224.456|-1229.925|    7.62%|   0:00:01.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__frac_logic_0/logical_tile_clb_mode_defa |
|        |         |         |         |         |            |        |          |         | ult__fle_mode_physical__fabric_mode_default__frac_ |
|        |         |         |         |         |            |        |          |         | logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_m |
|        |         |         |         |         |            |        |          |         | em/DFFRX1_25_/D                                    |
|  -4.183|   -4.183|-1224.443|-1229.912|    7.62%|   0:00:00.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__frac_logic_0/logical_tile_clb_mode_defa |
|        |         |         |         |         |            |        |          |         | ult__fle_mode_physical__fabric_mode_default__frac_ |
|        |         |         |         |         |            |        |          |         | logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_m |
|        |         |         |         |         |            |        |          |         | em/DFFRX1_25_/D                                    |
|  -4.183|   -4.183|-1224.430|-1229.900|    7.62%|   0:00:00.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__frac_logic_0/logical_tile_clb_mode_defa |
|        |         |         |         |         |            |        |          |         | ult__fle_mode_physical__fabric_mode_default__frac_ |
|        |         |         |         |         |            |        |          |         | logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_m |
|        |         |         |         |         |            |        |          |         | em/DFFRX1_58_/D                                    |
|  -4.183|   -4.183|-1224.406|-1229.875|    7.62%|   0:00:00.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_0_in_0/DFFRX1_2_/D                               |
|  -4.183|   -4.183|-1224.406|-1229.876|    7.62%|   0:00:00.0| 5255.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:25 real=0:00:29.0 mem=5255.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.240|   -4.183|  -5.469|-1229.876|    7.62%|   0:00:00.0| 5255.8M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
|  -0.240|   -4.183|  -5.469|-1229.876|    7.62%|   0:00:00.0| 5255.8M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=5255.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:29 real=0:00:31.0 mem=5255.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.183|-1224.406|
|HEPG      |-4.183|-1224.406|
|All Paths |-4.183|-1229.876|
+----------+------+---------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -4.183ns TNS -1443.875ns; HEPG WNS -4.183ns TNS -1443.875ns; all paths WNS -4.183ns TNS -1591.558ns; Real time 0:01:58
*** Starting refinePlace (0:31:37 mem=5232.8M) ***
Total net bbox length = 4.054e+05 (2.089e+05 1.965e+05) (ext = 6.729e+04)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer

Starting Small incrNP...
Density distribution unevenness ratio = 80.099%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5232.8M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Move report: Detail placement moves 1776 insts, mean move: 1.61 um, max move: 12.88 um 
	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFRX1_3_): (1280.50, 1356.40) --> (1267.62, 1356.40)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 5202.5MB
Summary Report:
Instances move: 1776 (out of 12261 movable)
Instances flipped: 0
Mean displacement: 1.61 um
Max displacement: 12.88 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_5/DFFRX1_3_) (1280.5, 1356.4) -> (1267.62, 1356.4)
	Length: 27 sites, height: 1 rows, site name: CoreSite, cell type: DFFRX4
Total net bbox length = 4.073e+05 (2.103e+05 1.970e+05) (ext = 6.729e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 5202.5MB
*** Finished refinePlace (0:31:38 mem=5202.5M) ***
*** maximum move = 12.88 um ***
*** Finished re-routing un-routed nets (5234.5M) ***

*** Finish Physical Update (cpu=0:00:01.2 real=0:00:00.0 mem=5234.5M) ***
** GigaOpt Optimizer WNS Slack -4.183 TNS Slack -1229.876 Density 7.62
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.183|-1224.406|
|HEPG      |-4.183|-1224.406|
|All Paths |-4.183|-1229.876|
+----------+------+---------+

Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   OPT_LA   |   Rule   |
+-------------+------------+----------+
| met4 (z=4)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:02:31 real=0:00:32.0 mem=5234.5M) ***

*** TnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:02:31.3/0:00:32.0 (4.7), totSession cpu/real = 0:31:38.6/1:59:39.1 (0.3), mem = 4691.5M
End: GigaOpt Optimization in TNS mode
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:31:38.9/1:59:39.3 (0.3), mem = 5081.2M
Reclaim Optimization WNS Slack -4.183  TNS Slack -1229.876 Density 7.62
+---------+---------+--------+---------+------------+--------+
| Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+---------+---------+--------+---------+------------+--------+
|    7.62%|        -|  -4.183|-1229.876|   0:00:00.0| 5081.2M|
|    7.61%|        6|  -4.183|-1229.850|   0:00:00.0| 5239.8M|
|    7.61%|        2|  -4.183|-1229.850|   0:00:01.0| 5239.8M|
|    7.61%|        1|  -4.183|-1229.850|   0:00:00.0| 5239.8M|
|    7.61%|        0|  -4.183|-1229.850|   0:00:00.0| 5239.8M|
|    7.50%|      275|  -4.183|-1229.436|   0:00:00.0| 5240.8M|
|    7.44%|      353|  -4.170|-1228.992|   0:00:03.0| 5240.8M|
|    7.44%|        3|  -4.170|-1228.992|   0:00:00.0| 5240.8M|
|    7.44%|        0|  -4.170|-1228.992|   0:00:00.0| 5240.8M|
|    7.44%|        0|  -4.170|-1228.992|   0:00:00.0| 5240.8M|
+---------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -4.170  TNS Slack -1228.992 Density 7.44
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   OPT_LA   |   Rule   |
+-------------+------------+----------+
| met4 (z=4)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 664 skipped = 0, called in commitmove = 356, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:13.3) (real = 0:00:04.0) **
*** Starting refinePlace (0:31:52 mem=5237.8M) ***
Total net bbox length = 4.061e+05 (2.094e+05 1.967e+05) (ext = 6.732e+04)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 5205.8MB
Summary Report:
Instances move: 0 (out of 11946 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.061e+05 (2.094e+05 1.967e+05) (ext = 6.732e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 5205.8MB
*** Finished refinePlace (0:31:53 mem=5205.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (5237.8M) ***

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=5237.8M) ***
*** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:14.0/0:00:05.1 (2.8), totSession cpu/real = 0:31:52.9/1:59:44.3 (0.3), mem = 5237.8M
End: Area Reclaim Optimization (cpu=0:00:14, real=0:00:05, mem=4694.81M, totSessionCpu=0:31:53).
*** LocalWireReclaim #1 [begin] (optDesign #1) : totSession cpu/real = 0:31:53.0/1:59:44.4 (0.3), mem = 4694.8M
Starting local wire reclaim
*** Starting refinePlace (0:31:53 mem=4694.8M) ***
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
**WARN: [IO pin not placed] pReset[0]
**WARN: [IO pin not placed] prog_clk[0]
**WARN: [IO pin not placed] set[0]
**WARN: [IO pin not placed] reset[0]
**WARN: [IO pin not placed] clk[0]
**WARN: [IO pin not placed] ccff_head[0]
**WARN: [IO pin not placed] ccff_tail[0]
**WARN: [IO pin not placed] The ratio of IO pins are not placed: 7 / 39 = 17.95%
*** Finished SKP initialization (cpu=0:00:01.9, real=0:00:01.0)***
Timing cost in AAE based: 14085400.9197184871882200
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Call icdpEval cleanup ...
Move report: Detail placement moves 8625 insts, mean move: 9.18 um, max move: 83.72 um 
	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/FE_RC_5428_0): (846.72, 1352.26) --> (864.20, 1418.50)
	Runtime: CPU: 0:00:17.7 REAL: 0:00:12.0 MEM: 4691.5MB
Summary Report:
Instances move: 8625 (out of 11946 movable)
Instances flipped: 434
Mean displacement: 9.18 um
Max displacement: 83.72 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/FE_RC_5428_0) (846.72, 1352.26) -> (864.2, 1418.5)
	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: OAI211X2
Runtime: CPU: 0:00:17.7 REAL: 0:00:12.0 MEM: 4691.5MB
*** Finished refinePlace (0:32:11 mem=4691.5M) ***
*** LocalWireReclaim #1 [finish] (optDesign #1) : cpu/real = 0:00:17.8/0:00:12.3 (1.5), totSession cpu/real = 0:32:10.8/1:59:56.6 (0.3), mem = 4707.5M
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4687.99)
Total number of fetched objects 14139
End delay calculation. (MEM=5138.15 CPU=0:00:01.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5138.15 CPU=0:00:02.1 REAL=0:00:00.0)
eGR doReRoute: optGuide
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 26534 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 9014
[NR-eGR] #PG Blockages       : 26534
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 12047 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12015
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12015 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.74% H + 0.00% V. EstWL: 4.580206e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3 ( 3)      3546( 1.82%)       408( 0.21%)        11( 0.01%)   ( 2.04%) 
[NR-eGR]    met4 ( 4)       206( 0.12%)         4( 0.00%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]    met5 ( 5)       108( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      3860( 0.52%)       412( 0.06%)        11( 0.00%)   ( 0.57%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 1.47% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 20109um, number of vias: 4871
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)   Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  met1  (1H)             0  37336 
[NR-eGR]  met2  (2V)        201408  47261 
[NR-eGR]  met3  (3H)        208419   7754 
[NR-eGR]  met4  (4V)         40426   5934 
[NR-eGR]  met5  (5H)         23223      0 
[NR-eGR] ---------------------------------
[NR-eGR]        Total       473477  98285 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 369119um
[NR-eGR] Total length: 473477um, number of vias: 98285
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.39 sec, Real: 0.65 sec, Curr Mem: 4.38 MB )
Extraction called for design 'fpga_top' of instances=11994 and nets=14595 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 4628.578M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         22.16 |         92.83 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 22.16, normalized total congestion hotspot area = 92.83 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   797.50  1062.46   929.98  1194.94 |       21.68   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |  1194.94  1261.18  1327.42  1393.66 |       14.09   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   797.50  1327.42   929.98  1459.90 |       12.18   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |  1128.70   996.22  1261.18  1128.70 |        6.59   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   996.22  1261.18  1128.70  1393.66 |        6.24   |
[hotspot] +-----+-------------------------------------+---------------+
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:32:17.9/1:59:59.6 (0.3), mem = 4657.7M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   OPT_LA   |   Rule   |
+-------------+------------+----------+
| met4 (z=4)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.7), totSession cpu/real = 0:32:18.0/1:59:59.6 (0.3), mem = 4657.7M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4668.7)
Total number of fetched objects 14139
End delay calculation. (MEM=5109.78 CPU=0:00:01.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5109.78 CPU=0:00:02.1 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:32:22.4/2:00:00.9 (0.3), mem = 5109.8M
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     2|     2|    -0.00|     0|     0|     0|     0|    -5.05| -1230.05|       0|       0|       0|  7.44%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.05| -1230.05|       0|       0|       2|  7.44%| 0:00:00.0|  5269.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.05| -1230.05|       0|       0|       0|  7.44%| 0:00:00.0|  5269.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   OPT_LA   |   Rule   |
+-------------+------------+----------+
| met4 (z=4)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=5269.8M) ***

*** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:01.9/0:00:00.8 (2.3), totSession cpu/real = 0:32:24.3/2:00:01.8 (0.3), mem = 4683.8M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -5.300 -> -5.054 (bump = -0.246)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -1232.363 -> -1230.049
Begin: GigaOpt TNS non-legal recovery
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:32:24.5/2:00:02.0 (0.3), mem = 4683.8M
*info: 32 io nets excluded
*info: 2 clock nets excluded
*info: 32 multi-driver nets excluded.
*info: 1067 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -5.054 TNS Slack -1230.049 Density 7.44
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-5.054|-1224.579|
|HEPG      |-5.054|-1224.579|
|All Paths |-5.054|-1230.049|
+----------+------+---------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -5.054ns TNS -1449.133ns; HEPG WNS -5.054ns TNS -1449.133ns; all paths WNS -5.054ns TNS -1600.776ns; Real time 0:02:22
Active Path Group: reg2reg  
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -5.054|   -5.054|-1224.579|-1230.049|    7.44%|   0:00:00.0| 5076.5M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.932|   -4.932|-1224.338|-1229.808|    7.44%|   0:00:00.0| 5244.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.858|   -4.858|-1224.375|-1229.844|    7.44%|   0:00:00.0| 5247.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.753|   -4.753|-1224.160|-1229.629|    7.44%|   0:00:00.0| 5251.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.709|   -4.709|-1224.247|-1229.716|    7.44%|   0:00:00.0| 5251.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.673|   -4.673|-1224.178|-1229.648|    7.44%|   0:00:00.0| 5251.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.646|   -4.646|-1224.139|-1229.608|    7.44%|   0:00:01.0| 5252.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.569|   -4.569|-1223.985|-1229.454|    7.44%|   0:00:00.0| 5252.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.521|   -4.521|-1223.775|-1229.245|    7.44%|   0:00:00.0| 5252.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.503|   -4.503|-1223.730|-1229.199|    7.44%|   0:00:00.0| 5252.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.437|   -4.437|-1223.563|-1229.032|    7.44%|   0:00:00.0| 5252.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.418|   -4.418|-1223.530|-1228.999|    7.44%|   0:00:00.0| 5252.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.344|   -4.344|-1223.320|-1228.789|    7.44%|   0:00:00.0| 5252.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.329|   -4.329|-1223.309|-1228.778|    7.44%|   0:00:00.0| 5252.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.283|   -4.283|-1223.218|-1228.687|    7.44%|   0:00:01.0| 5252.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.250|   -4.250|-1223.143|-1228.613|    7.45%|   0:00:00.0| 5252.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.225|   -4.225|-1223.221|-1228.691|    7.45%|   0:00:00.0| 5252.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.209|   -4.209|-1223.302|-1228.772|    7.45%|   0:00:01.0| 5252.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.206|   -4.206|-1223.219|-1228.688|    7.46%|   0:00:00.0| 5252.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.183|   -4.183|-1223.111|-1228.580|    7.46%|   0:00:00.0| 5252.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
|  -4.169|   -4.169|-1223.189|-1228.658|    7.46%|   0:00:00.0| 5252.9M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 347 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
Dumping Information for Job 361 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 37  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.152|   -4.152|-1223.156|-1228.625|    7.46%|   0:00:01.0| 5272.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 412 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
Dumping Information for Job 424 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
Dumping Information for Job 508 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 37  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 572 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 574 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g4/A (input) Id 9  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 29 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g14/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.146|   -4.146|-1223.121|-1228.591|    7.47%|   0:00:01.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 270 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g4/A (input) Id 9  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 276 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g18/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 279 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/g26/B (input) Id 24  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 281 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g18/A (input) Id 6  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 288 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g18/B (input) Id 40  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 295 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g18/B (input) Id 44  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 299 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_0/g26/B (input) Id 43  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.140|   -4.140|-1223.356|-1228.825|    7.47%|   0:00:01.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_8/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.137|   -4.137|-1223.469|-1228.938|    7.47%|   0:00:01.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 125 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
Dumping Information for Job 174 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g10/A (input) Id 38  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 218 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_0/g10/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 228 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/g8/A (input) Id 8  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 235 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/B (input) Id 9  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 246 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/A (input) Id 11  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_0_in_0/g16/B (input) Id 18  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 102 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
Dumping Information for Job 166 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g1/A (input) Id 10  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 176 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g5/B (input) Id 44  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 235 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g1/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 241 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g5/B (input) Id 35  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.138|   -4.138|-1223.909|-1229.378|    7.49%|   0:00:02.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.138|   -4.138|-1223.776|-1229.245|    7.49%|   0:00:01.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_4/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 52 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_1/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
Dumping Information for Job 59 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/FE_RC_3180_0/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
Dumping Information for Job 102 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g25/B (input) Id 41  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 123 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g25/B (input) Id 45  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 123 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/g26/A (input) Id 42  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 145 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_4_in_0/g26/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 153 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g1/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 160 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_0/g1/A (input) Id 11  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 45 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g15/A (input) Id 2  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 47 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g15/A (input) Id 11  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 50 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_1/g15/A (input) Id 4  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.138|   -4.138|-1223.959|-1229.429|    7.50%|   0:00:02.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_3/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
|  -4.138|   -4.138|-1223.881|-1229.350|    7.50%|   0:00:00.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
|  -4.138|   -4.138|-1223.861|-1229.330|    7.50%|   0:00:01.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_1/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
Dumping Information for Job 0 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_0/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
|  -4.138|   -4.138|-1223.846|-1229.315|    7.51%|   0:00:00.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
|  -4.138|   -4.138|-1223.902|-1229.371|    7.51%|   0:00:01.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.138|   -4.138|-1223.878|-1229.347|    7.51%|   0:00:00.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.138|   -4.138|-1223.876|-1229.345|    7.51%|   0:00:00.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.138|   -4.138|-1223.861|-1229.331|    7.51%|   0:00:00.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.138|   -4.138|-1223.826|-1229.296|    7.51%|   0:00:00.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.138|   -4.138|-1223.791|-1229.261|    7.51%|   0:00:00.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.138|   -4.138|-1223.755|-1229.224|    7.52%|   0:00:01.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.138|   -4.138|-1223.755|-1229.224|    7.52%|   0:00:00.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.138|   -4.138|-1223.728|-1229.197|    7.52%|   0:00:00.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.138|   -4.138|-1223.723|-1229.192|    7.52%|   0:00:00.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.138|   -4.138|-1223.720|-1229.189|    7.52%|   0:00:00.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.138|   -4.138|-1223.702|-1229.172|    7.52%|   0:00:00.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.138|   -4.138|-1223.690|-1229.159|    7.52%|   0:00:01.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.138|   -4.138|-1223.671|-1229.140|    7.52%|   0:00:00.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.138|   -4.138|-1223.664|-1229.133|    7.52%|   0:00:00.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.138|   -4.138|-1223.663|-1229.132|    7.52%|   0:00:01.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.138|   -4.138|-1223.637|-1229.106|    7.52%|   0:00:00.0| 5291.0M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
Dumping Information for Job 23 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/g20/B (input) Id 75  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
Dumping Information for Job 35 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/g20/B (input) Id 41  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
 
|  -4.138|   -4.138|-1223.626|-1229.096|    7.52%|   0:00:00.0| 5310.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.138|   -4.138|-1223.583|-1229.053|    7.52%|   0:00:00.0| 5310.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
Dumping Information for Job 18 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/INVX1_60_/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
Dumping Information for Job 5 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/FE_RC_6578_0/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
Dumping Information for Job 1 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/FE_RC_6579_0/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
Dumping Information for Job 0 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/FE_RC_6583_0/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
Dumping Information for Job 0 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/FE_RC_6583_0/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
Dumping Information for Job 0 INTERNAL ERROR: SubNetwork init passed to be deleted pin grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/FE_RC_6583_0/Y (output) Id 0  which is begin/end point or internal assertion point 
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
 
|  -4.138|   -4.138|-1223.599|-1229.069|    7.53%|   0:00:01.0| 5310.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeSubTimingGraph.cpp:4063:markToBeDeleted]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
**DIAG[coe/coeABC.cpp:7305:DumpTermPhases]: Assert "0"
|  -4.138|   -4.138|-1223.582|-1229.051|    7.53%|   0:00:01.0| 5310.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.138|   -4.138|-1223.579|-1229.048|    7.53%|   0:00:00.0| 5310.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.138|   -4.138|-1224.264|-1229.733|    7.53%|   0:00:01.0| 5310.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_1/DFFSRX1_0_/D                       |
|  -4.138|   -4.138|-1224.602|-1230.072|    7.53%|   0:00:01.0| 5310.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_9_in_0/DFFRX1_0_/D                               |
|  -4.138|   -4.138|-1224.520|-1229.990|    7.54%|   0:00:01.0| 5310.1M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_0_in_0/DFFRX1_0_/D                               |
|  -4.138|   -4.138|-1224.461|-1229.930|    7.54%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_0_in_0/DFFRX1_0_/D                               |
|  -4.138|   -4.138|-1224.356|-1229.826|    7.54%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_io_top_1__2_/logical_tile_io_mode_io__0/logic |
|        |         |         |         |         |            |        |          |         | al_tile_io_mode_physical__iopad_0/GPIO_DFFRX1_mem/ |
|        |         |         |         |         |            |        |          |         | DFFRX1_0_/D                                        |
|  -4.138|   -4.138|-1223.967|-1229.436|    7.54%|   0:00:01.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_3_in_2/DFFRX1_1_/D                               |
|  -4.138|   -4.138|-1222.809|-1228.279|    7.54%|   0:00:01.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_3_in_2/DFFRX1_1_/D                               |
|  -4.138|   -4.138|-1222.782|-1228.251|    7.54%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_3_in_2/DFFRX1_1_/D                               |
|  -4.138|   -4.138|-1222.317|-1227.786|    7.55%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_4_in_5/DFFRX1_2_/D                               |
|  -4.138|   -4.138|-1222.314|-1227.784|    7.55%|   0:00:01.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_4_in_5/DFFRX1_2_/D                               |
|  -4.138|   -4.138|-1222.298|-1227.767|    7.55%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_4_in_5/DFFRX1_2_/D                               |
|  -4.138|   -4.138|-1222.292|-1227.761|    7.55%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_4_in_5/DFFRX1_2_/D                               |
|  -4.138|   -4.138|-1220.942|-1226.411|    7.55%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_0_in_5/DFFRX1_3_/D                               |
|  -4.138|   -4.138|-1220.938|-1226.407|    7.55%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_0_in_5/DFFRX1_3_/D                               |
|  -4.138|   -4.138|-1220.893|-1226.363|    7.56%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_0_in_5/DFFRX1_3_/D                               |
|  -4.138|   -4.138|-1220.877|-1226.347|    7.56%|   0:00:01.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_0_in_5/DFFRX1_3_/D                               |
|  -4.138|   -4.138|-1220.330|-1225.799|    7.56%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_7_in_4/DFFRX1_3_/D                               |
|  -4.138|   -4.138|-1220.318|-1225.787|    7.56%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_7_in_4/DFFRX1_3_/D                               |
|  -4.138|   -4.138|-1220.305|-1225.775|    7.56%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_7_in_4/DFFRX1_3_/D                               |
|  -4.138|   -4.138|-1219.652|-1225.121|    7.58%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_1_in_1/DFFRX1_1_/D                               |
|  -4.138|   -4.138|-1219.345|-1224.815|    7.58%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_1_in_1/DFFRX1_1_/D                               |
|  -4.138|   -4.138|-1219.325|-1224.795|    7.58%|   0:00:01.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_1_in_1/DFFRX1_1_/D                               |
|  -4.138|   -4.138|-1217.770|-1223.239|    7.61%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_2_in_3/DFFRX1_0_/D                               |
|  -4.138|   -4.138|-1217.755|-1223.224|    7.61%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_2_in_3/DFFRX1_0_/D                               |
|  -4.138|   -4.138|-1217.262|-1222.731|    7.60%|   0:00:02.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_2_in_3/DFFRX1_0_/D                               |
|  -4.138|   -4.138|-1217.204|-1222.673|    7.60%|   0:00:00.0| 5344.6M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_2_in_3/DFFRX1_0_/D                               |
|  -4.138|   -4.138|-1215.466|-1220.935|    7.67%|   0:00:02.0| 5347.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_3_in_4/DFFRX1_2_/D                               |
|  -4.138|   -4.138|-1215.455|-1220.924|    7.67%|   0:00:00.0| 5347.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_3_in_4/DFFRX1_2_/D                               |
|  -4.138|   -4.138|-1215.222|-1220.691|    7.68%|   0:00:00.0| 5347.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_3_in_4/DFFRX1_2_/D                               |
|  -4.138|   -4.138|-1215.219|-1220.689|    7.68%|   0:00:00.0| 5347.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_3_in_4/DFFRX1_2_/D                               |
|  -4.138|   -4.138|-1215.133|-1220.602|    7.69%|   0:00:01.0| 5347.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__frac_logic_0/logical_tile_clb_mode_defa |
|        |         |         |         |         |            |        |          |         | ult__fle_mode_physical__fabric_mode_default__frac_ |
|        |         |         |         |         |            |        |          |         | logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_m |
|        |         |         |         |         |            |        |          |         | em/DFFRX1_43_/D                                    |
|  -4.138|   -4.138|-1215.130|-1220.599|    7.69%|   0:00:00.0| 5347.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__frac_logic_0/logical_tile_clb_mode_defa |
|        |         |         |         |         |            |        |          |         | ult__fle_mode_physical__fabric_mode_default__frac_ |
|        |         |         |         |         |            |        |          |         | logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_m |
|        |         |         |         |         |            |        |          |         | em/DFFRX1_43_/D                                    |
|  -4.138|   -4.138|-1215.073|-1220.542|    7.69%|   0:00:00.0| 5347.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__frac_logic_0/logical_tile_clb_mode_defa |
|        |         |         |         |         |            |        |          |         | ult__fle_mode_physical__fabric_mode_default__frac_ |
|        |         |         |         |         |            |        |          |         | logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_m |
|        |         |         |         |         |            |        |          |         | em/DFFRX1_46_/D                                    |
|  -4.138|   -4.138|-1215.073|-1220.542|    7.69%|   0:00:01.0| 5347.8M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:37 real=0:00:34.0 mem=5347.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.240|   -4.138|  -5.469|-1220.542|    7.69%|   0:00:00.0| 5347.8M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
|  -0.240|   -4.138|  -5.469|-1220.542|    7.69%|   0:00:00.0| 5347.8M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=5347.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:42 real=0:00:35.0 mem=5347.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.138|-1215.073|
|HEPG      |-4.138|-1215.073|
|All Paths |-4.138|-1220.542|
+----------+------+---------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -4.138ns TNS -1430.655ns; HEPG WNS -4.138ns TNS -1430.655ns; all paths WNS -4.138ns TNS -1582.303ns; Real time 0:02:57
*** Starting refinePlace (0:35:07 mem=5338.8M) ***
Total net bbox length = 3.743e+05 (1.901e+05 1.842e+05) (ext = 7.200e+04)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer

Starting Small incrNP...
Density distribution unevenness ratio = 80.029%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5338.8M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Move report: Detail placement moves 1921 insts, mean move: 1.56 um, max move: 15.18 um 
	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/FE_RC_6591_0): (1176.08, 1170.10) --> (1169.18, 1178.38)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 5310.5MB
Summary Report:
Instances move: 1921 (out of 12578 movable)
Instances flipped: 0
Mean displacement: 1.56 um
Max displacement: 15.18 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_5/FE_RC_6591_0) (1176.08, 1170.1) -> (1169.18, 1178.38)
	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: NAND3X2
Total net bbox length = 3.765e+05 (1.918e+05 1.847e+05) (ext = 7.200e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 5310.5MB
*** Finished refinePlace (0:35:08 mem=5310.5M) ***
*** maximum move = 15.18 um ***
*** Finished re-routing un-routed nets (5340.5M) ***

*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=5340.5M) ***
** GigaOpt Optimizer WNS Slack -4.138 TNS Slack -1220.542 Density 7.69
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.138|-1215.073|
|HEPG      |-4.138|-1215.073|
|All Paths |-4.138|-1220.542|
+----------+------+---------+

Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   OPT_LA   |   Rule   |
+-------------+------------+----------+
| met4 (z=4)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:02:44 real=0:00:36.0 mem=5340.5M) ***

*** TnsOpt #2 [finish] (optDesign #1) : cpu/real = 0:02:44.1/0:00:36.6 (4.5), totSession cpu/real = 0:35:08.6/2:00:38.5 (0.3), mem = 4789.5M
End: GigaOpt TNS non-legal recovery
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 32 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #3 [begin] (optDesign #1) : totSession cpu/real = 0:35:08.7/2:00:38.6 (0.3), mem = 4789.5M
*info: 32 io nets excluded
*info: 2 clock nets excluded
*info: 32 multi-driver nets excluded.
*info: 1089 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -4.138 TNS Slack -1220.542 Density 7.69
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.138|-1215.073|
|HEPG      |-4.138|-1215.073|
|All Paths |-4.138|-1220.542|
+----------+------+---------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -4.138ns TNS -1430.655ns; HEPG WNS -4.138ns TNS -1430.655ns; all paths WNS -4.138ns TNS -1582.303ns; Real time 0:02:58
Active Path Group: reg2reg  
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -4.138|   -4.138|-1215.073|-1220.542|    7.69%|   0:00:00.0| 5181.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
|  -4.138|   -4.138|-1215.073|-1220.542|    7.69%|   0:00:01.0| 5181.2M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_0_in_0/DFFRX1_0_/D                               |
|  -4.138|   -4.138|-1215.073|-1220.542|    7.69%|   0:00:00.0| 5183.5M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fl |
|        |         |         |         |         |            |        |          |         | e_5_in_0/DFFRX1_1_/D                               |
|  -4.138|   -4.138|-1215.073|-1220.542|    7.69%|   0:00:00.0| 5183.5M|VIEW_SETUP|  reg2reg| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |         |         |         |            |        |          |         | l_tile_clb_mode_default__fle_2/logical_tile_clb_mo |
|        |         |         |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |         |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |         |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/D                       |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:01.0 mem=5183.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.240|   -4.138|  -5.469|-1220.542|    7.69%|   0:00:00.0| 5183.5M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
|  -0.240|   -4.138|  -5.469|-1220.542|    7.69%|   0:00:00.0| 5183.5M|VIEW_SETUP|  default| grid_clb_1__1_/logical_tile_clb_mode_clb__0/logica |
|        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
|        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
|        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
|        |         |        |         |         |            |        |          |         | e_default__ff_0/DFFSRX1_0_/RN                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=5183.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.6 real=0:00:03.0 mem=5183.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.138|-1215.073|
|HEPG      |-4.138|-1215.073|
|All Paths |-4.138|-1220.542|
+----------+------+---------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -4.138ns TNS -1430.655ns; HEPG WNS -4.138ns TNS -1430.655ns; all paths WNS -4.138ns TNS -1582.303ns; Real time 0:03:01
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.240|   -5.469|
|reg2reg   |-4.138|-1215.073|
|HEPG      |-4.138|-1215.073|
|All Paths |-4.138|-1220.542|
+----------+------+---------+

Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   OPT_LA   |   Rule   |
+-------------+------------+----------+
| met4 (z=4)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:06.8 real=0:00:03.0 mem=5183.5M) ***

*** TnsOpt #3 [finish] (optDesign #1) : cpu/real = 0:00:07.3/0:00:02.7 (2.7), totSession cpu/real = 0:35:16.0/2:00:41.3 (0.3), mem = 4781.5M
End: GigaOpt Optimization in post-eco TNS mode
Register exp ratio and priority group on 1 nets on 14158 nets : 
z=4 : 1 nets

Active setup views:
 VIEW_SETUP
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fpga_top' of instances=12626 and nets=15249 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fpga_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 4723.727M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: fpga_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4758.87)
Total number of fetched objects 14790
End delay calculation. (MEM=5189.95 CPU=0:00:01.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5189.95 CPU=0:00:02.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:01.0 totSessionCpu=0:35:21 mem=5189.9M)
OPTC: user 20.0
Max route layer is changed from 127 to 5 because there is no routing track above this layer
Max route layer is changed from 127 to 5 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 26534 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 9014
[NR-eGR] #PG Blockages       : 26534
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 12679 nets ( ignored 0 )
[NR-eGR] There are 2 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12647
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12647 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.87% H + 0.00% V. EstWL: 4.645163e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2 ( 2)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3 ( 3)      3819( 1.96%)       514( 0.26%)        23( 0.01%)   ( 2.24%) 
[NR-eGR]    met4 ( 4)       220( 0.12%)         4( 0.00%)         0( 0.00%)   ( 0.13%) 
[NR-eGR]    met5 ( 5)       112( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      4153( 0.56%)       518( 0.07%)        23( 0.00%)   ( 0.63%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 1.61% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.82 sec, Real: 0.45 sec, Curr Mem: 4.52 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         29.40 |        144.56 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 29.40, normalized total congestion hotspot area = 144.56 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   797.50  1062.46   929.98  1194.94 |       26.28   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |  1128.70  1062.46  1261.18  1194.94 |       19.04   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |  1194.94  1327.42  1327.42  1459.90 |       15.74   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   797.50  1327.42   929.98  1459.90 |       15.35   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   731.26  1194.94   863.74  1327.42 |       10.49   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         29.40 |        144.56 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 29.40, normalized total congestion hotspot area = 144.56 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   797.50  1062.46   929.98  1194.94 |       26.28   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |  1128.70  1062.46  1261.18  1194.94 |       19.04   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |  1194.94  1327.42  1327.42  1459.90 |       15.74   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   797.50  1327.42   929.98  1459.90 |       15.35   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   731.26  1194.94   863.74  1327.42 |       10.49   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:08:56, real = 0:02:29, mem = 3242.1M, totSessionCpu=0:35:22 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -4.828  | -4.828  | -3.126  |
|           TNS (ns):| -1524.2 | -1219.4 |-304.719 |
|    Violating Paths:|  1738   |  1477   |   261   |
|          All Paths:|  3169   |  1477   |  1692   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.688%
Routing Overflow: 1.61% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:08:58, real = 0:02:33, mem = 3253.4M, totSessionCpu=0:35:25 **
*** Finished optDesign ***
Info: final physical memory for 9 CRR processes is 904.28MB.
Info: Summary of CRR changes:
      - Timing transform commits:      81
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:08:58.0/0:02:35.4 (3.5), totSession cpu/real = 0:35:24.8/2:00:49.6 (0.3), mem = 4754.4M
<CMD> timeDesign -postCTS
*** timeDesign #2 [begin] : totSession cpu/real = 0:35:27.3/2:01:18.2 (0.3), mem = 4754.4M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4710.4M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -4.828  | -4.828  | -3.126  |
|           TNS (ns):| -1524.2 | -1219.4 |-304.719 |
|    Violating Paths:|  1738   |  1477   |   261   |
|          All Paths:|  3169   |  1477   |  1692   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.688%
Routing Overflow: 1.61% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 2.21 sec
Total Real time: 3.0 sec
Total Memory Usage: 4712.5 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:02.2/0:00:03.6 (0.6), totSession cpu/real = 0:35:29.5/2:01:21.8 (0.3), mem = 4712.5M
<CMD> setNanoRouteMode -quiet -drouteFixAntenna 1
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 0
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 0
<CMD> setNanoRouteMode -quiet -routeWithEco 0
<CMD> setNanoRouteMode -quiet -routeWithLithoDriven 0
<CMD> setNanoRouteMode -quiet -droutePostRouteLithoRepair 0
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 0
<CMD> setNanoRouteMode -quiet -drouteAutoStop 0
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 0
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 5
#WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -route_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3192.71 (MB), peak = 3624.48 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -route_detail_auto_stop                    false
setNanoRouteMode -route_detail_end_iteration                1
setNanoRouteMode -route_detail_fix_antenna                  true
setNanoRouteMode -route_detail_post_route_litho_repair      false
setNanoRouteMode -route_route_side                          front
setNanoRouteMode -route_extract_third_party_compatible      false
setNanoRouteMode -route_global_exp_timing_driven_std_delay  58.5
setNanoRouteMode -route_bottom_routing_layer                1
setNanoRouteMode -route_antenna_diode_insertion             false
setNanoRouteMode -route_selected_net_only                   false
setNanoRouteMode -route_top_routing_layer                   5
setNanoRouteMode -route_with_eco                            false
setNanoRouteMode -route_with_litho_driven                   false
setNanoRouteMode -route_with_si_driven                      false
setNanoRouteMode -route_with_timing_driven                  false
setDesignMode -process                                      130
setExtractRCMode -coupling_c_th                             0.4
setExtractRCMode -engine                                    preRoute
setExtractRCMode -relative_c_th                             1
setExtractRCMode -total_c_th                                0
setDelayCalMode -enable_high_fanout                         true
setDelayCalMode -eng_enablePrePlacedFlow                    false
setDelayCalMode -engine                                     aae
setDelayCalMode -ignoreNetLoad                              false
setDelayCalMode -socv_accuracy_mode                         low
setSIMode -separate_delta_delay_on_data                     true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=4712.6M, init mem=4712.6M)
*info: Placed = 12578         
*info: Unplaced = 0           
Placement Density:7.68%(186501/2425992)
Placement Density (including fixed std cells):7.68%(186501/2425992)
Finished checkPlace (total: cpu=0:00:00.4, real=0:00:01.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=4680.6M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=4680.6M) ***

globalDetailRoute

#Start globalDetailRoute on Wed Nov 20 16:37:36 2024
#
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
#WARNING (NRIG-34) Power/Ground pin VCCHIB of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCCD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCCHIB of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCCD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCCHIB of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCCD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCCHIB of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCCD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCCHIB of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCCD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCCHIB of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCCD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCCHIB of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCCD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCCHIB of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCCD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCCHIB of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCCD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCCHIB of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VCCD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-1330) Net reset[0] has routing id (31) setting for "top_preferred_layer" out of routing layer range (0, 5]. NanoRoute will change it to default setting and continue.
#num needed restored net=0
#need_extraction net=0 (total=15249)
#WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
#NanoRoute Version 22.33-s094_1 NR230808-0153/22_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 2602 (skipped).
#Total number of routable nets = 12647.
#Total number of nets in the design = 15249.
#12647 routable nets do not have any wires.
#12647 nets will be global routed.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 8 threads.
#Start routing data preparation on Wed Nov 20 16:37:36 2024
#
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 15247 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2)
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3213.02 (MB), peak = 3624.48 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3215.64 (MB), peak = 3624.48 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 15247 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Finished routing data preparation on Wed Nov 20 16:37:36 2024
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 17.76 (MB)
#Total memory = 3215.64 (MB)
#Peak memory = 3624.48 (MB)
#
#
#Start global routing on Wed Nov 20 16:37:36 2024
#
#
#Start global routing initialization on Wed Nov 20 16:37:36 2024
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed Nov 20 16:37:36 2024
#
#Start routing resource analysis on Wed Nov 20 16:37:36 2024
#
#Routing resource analysis is done on Wed Nov 20 16:37:37 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  met1           H        2736        1870       52900    28.82%
#  met2           V        3100        1506       52900    26.37%
#  met3           H        2425        1020       52900    26.42%
#  met4           V        2170        1274       52900    29.36%
#  met5           H         388         191       52900    32.26%
#  --------------------------------------------------------------
#  Total                  10821      34.55%      264500    28.65%
#
#
#
#
#Global routing data preparation is done on Wed Nov 20 16:37:37 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3221.48 (MB), peak = 3624.48 (MB)
#
#
#Global routing initialization is done on Wed Nov 20 16:37:38 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3222.57 (MB), peak = 3624.48 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3221.30 (MB), peak = 3624.48 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3221.36 (MB), peak = 3624.48 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3221.27 (MB), peak = 3624.48 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2602 (skipped).
#Total number of routable nets = 12647.
#Total number of nets in the design = 15249.
#
#12647 routable nets have routed wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            1           12646  
#------------------------------------------
#        Total            1           12646  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            1           12646  
#------------------------------------------
#        Total            1           12646  
#------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  met1          0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  met2          8(0.02%)      6(0.02%)      1(0.00%)      1(0.00%)   (0.04%)
#  met3          0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  met4         32(0.09%)     37(0.10%)      0(0.00%)      0(0.00%)   (0.18%)
#  met5          0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     40(0.02%)     43(0.02%)      1(0.00%)      1(0.00%)   (0.04%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.00% H + 0.04% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |     met1(H)    |              2.22 |             33.33 |  1225.43  1043.28  1258.56  1076.39 |
[hotspot] |     met2(V)    |              0.44 |              0.44 |  1341.36  1324.80  1374.48  1357.91 |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.44 |              0.89 |  1904.39   662.39  1937.52   695.51 |
[hotspot] |     met5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |   (met1)     2.22 |   (met1)    33.33 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.44 |              0.89 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.44/0.89 (area is in unit of 4 std-cell row bins)
[hotspot] top 2 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |  1904.39   662.39  1937.52   695.51 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |  1904.39  1142.63  1937.52  1175.76 |        0.44   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total wire length = 445936 um.
#Total half perimeter of net bounding box = 401411 um.
#Total wire length on LAYER met1 = 19142 um.
#Total wire length on LAYER met2 = 186862 um.
#Total wire length on LAYER met3 = 198033 um.
#Total wire length on LAYER met4 = 37739 um.
#Total wire length on LAYER met5 = 4160 um.
#Total number of vias = 53185
#Up-Via Summary (total 53185):
#           
#-----------------------
# met1            34195
# met2            17573
# met3             1336
# met4               81
#-----------------------
#                 53185 
#
#Max overcon = 4 tracks.
#Total overcon = 0.04%.
#Worst layer Gcell overcon rate = 0.18%.
#
#Global routing statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:06
#Increased memory = 1.93 (MB)
#Total memory = 3217.57 (MB)
#Peak memory = 3624.48 (MB)
#
#Finished global routing on Wed Nov 20 16:37:43 2024
#
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 15247 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 15247 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3213.51 (MB), peak = 3624.48 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 15247 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Start Track Assignment.
#Done with 11998 horizontal wires in 8 hboxes and 11798 vertical wires in 8 hboxes.
#Done with 3121 horizontal wires in 8 hboxes and 2249 vertical wires in 8 hboxes.
#Done with 8 horizontal wires in 8 hboxes and 8 vertical wires in 8 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# met1       18871.24 	  0.01%  	  0.00% 	  0.01%
# met2      184588.51 	  0.03%  	  0.00% 	  0.00%
# met3      195738.50 	  0.13%  	  0.00% 	  0.00%
# met4       37301.95 	  1.97%  	  0.00% 	  0.00%
# met5        4202.02 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      440702.22  	  0.24% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 440889 um.
#Total half perimeter of net bounding box = 401411 um.
#Total wire length on LAYER met1 = 18857 um.
#Total wire length on LAYER met2 = 185192 um.
#Total wire length on LAYER met3 = 195534 um.
#Total wire length on LAYER met4 = 37172 um.
#Total wire length on LAYER met5 = 4135 um.
#Total number of vias = 53185
#Up-Via Summary (total 53185):
#           
#-----------------------
# met1            34195
# met2            17573
# met3             1336
# met4               81
#-----------------------
#                 53185 
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3214.01 (MB), peak = 3624.48 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:08
#Increased memory = 16.50 (MB)
#Total memory = 3214.01 (MB)
#Peak memory = 3624.48 (MB)
#Using multithreading with 8 threads.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 15247 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 15247 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 15247 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 15247 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 84
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	met1          0        0        3        3
#	met2          2       73        1       76
#	met3          3        2        0        5
#	Totals        5       75        4       84
#cpu time = 00:00:40, elapsed time = 00:00:05, memory = 3217.88 (MB), peak = 4035.79 (MB)
#start 1st optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	met1          0        1        1
#	met2          1        0        1
#	Totals        1        1        2
#    number of process antenna violations = 234
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3213.14 (MB), peak = 4035.79 (MB)
#Complete Detail Routing.
#Total wire length = 474375 um.
#Total half perimeter of net bounding box = 401411 um.
#Total wire length on LAYER met1 = 54338 um.
#Total wire length on LAYER met2 = 214634 um.
#Total wire length on LAYER met3 = 165828 um.
#Total wire length on LAYER met4 = 35413 um.
#Total wire length on LAYER met5 = 4161 um.
#Total number of vias = 57041
#Up-Via Summary (total 57041):
#           
#-----------------------
# met1            38477
# met2            17004
# met3             1485
# met4               75
#-----------------------
#                 57041 
#
#Total number of DRC violations = 2
#Total number of violations on LAYER met1 = 1
#Total number of violations on LAYER met2 = 1
#Total number of violations on LAYER met3 = 0
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#Cpu time = 00:00:42
#Elapsed time = 00:00:06
#Increased memory = -0.87 (MB)
#Total memory = 3213.14 (MB)
#Peak memory = 4035.79 (MB)
#
#start routing for process antenna violation fix ...
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 15247 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 15247 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	met1          0        1        1
#	met2          1        0        1
#	Totals        1        1        2
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3212.23 (MB), peak = 4035.79 (MB)
#
#Total wire length = 474509 um.
#Total half perimeter of net bounding box = 401411 um.
#Total wire length on LAYER met1 = 54338 um.
#Total wire length on LAYER met2 = 214186 um.
#Total wire length on LAYER met3 = 165486 um.
#Total wire length on LAYER met4 = 35949 um.
#Total wire length on LAYER met5 = 4550 um.
#Total number of vias = 57373
#Up-Via Summary (total 57373):
#           
#-----------------------
# met1            38477
# met2            17088
# met3             1673
# met4              135
#-----------------------
#                 57373 
#
#Total number of DRC violations = 2
#Total number of process antenna violations = 8
#Total number of net violated process antenna rule = 6
#Total number of violations on LAYER met1 = 1
#Total number of violations on LAYER met2 = 1
#Total number of violations on LAYER met3 = 0
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#
#
#start delete and reroute for process antenna violation fix ...
#cpu time = 00:00:12, elapsed time = 00:00:03, memory = 3213.16 (MB), peak = 4035.79 (MB)
#Total wire length = 474777 um.
#Total half perimeter of net bounding box = 401411 um.
#Total wire length on LAYER met1 = 54425 um.
#Total wire length on LAYER met2 = 215098 um.
#Total wire length on LAYER met3 = 166180 um.
#Total wire length on LAYER met4 = 34957 um.
#Total wire length on LAYER met5 = 4116 um.
#Total number of vias = 57385
#Up-Via Summary (total 57385):
#           
#-----------------------
# met1            38494
# met2            17155
# met3             1628
# met4              108
#-----------------------
#                 57385 
#
#Total number of DRC violations = 2
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER met1 = 1
#Total number of violations on LAYER met2 = 1
#Total number of violations on LAYER met3 = 0
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#
#
#Total wire length = 474777 um.
#Total half perimeter of net bounding box = 401411 um.
#Total wire length on LAYER met1 = 54425 um.
#Total wire length on LAYER met2 = 215098 um.
#Total wire length on LAYER met3 = 166180 um.
#Total wire length on LAYER met4 = 34957 um.
#Total wire length on LAYER met5 = 4116 um.
#Total number of vias = 57385
#Up-Via Summary (total 57385):
#           
#-----------------------
# met1            38494
# met2            17155
# met3             1628
# met4              108
#-----------------------
#                 57385 
#
#Total number of DRC violations = 2
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER met1 = 1
#Total number of violations on LAYER met2 = 1
#Total number of violations on LAYER met3 = 0
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 15247 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 15247 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Post Route wire spreading..
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 15247 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 15247 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start DRC checking..
#   number of violations = 2
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	met1          0        1        1
#	met2          1        0        1
#	Totals        1        1        2
#cpu time = 00:00:07, elapsed time = 00:00:01, memory = 3215.34 (MB), peak = 4035.79 (MB)
#CELL_VIEW fpga_top,init has 2 DRC violations
#Total number of DRC violations = 2
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER met1 = 1
#Total number of violations on LAYER met2 = 1
#Total number of violations on LAYER met3 = 0
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 15247 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 15247 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Nov 20 16:37:55 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 15247 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Post Route Wire Spread.
#Done with 2607 horizontal wires in 15 hboxes and 7849 vertical wires in 15 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 483930 um.
#Total half perimeter of net bounding box = 401411 um.
#Total wire length on LAYER met1 = 55217 um.
#Total wire length on LAYER met2 = 221061 um.
#Total wire length on LAYER met3 = 168178 um.
#Total wire length on LAYER met4 = 35313 um.
#Total wire length on LAYER met5 = 4160 um.
#Total number of vias = 57385
#Up-Via Summary (total 57385):
#           
#-----------------------
# met1            38494
# met2            17155
# met3             1628
# met4              108
#-----------------------
#                 57385 
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 15247 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 15247 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start DRC checking..
#   number of violations = 2
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	met1          0        1        1
#	met2          1        0        1
#	Totals        1        1        2
#cpu time = 00:00:07, elapsed time = 00:00:01, memory = 3216.45 (MB), peak = 4035.79 (MB)
#CELL_VIEW fpga_top,init has 2 DRC violations
#Total number of DRC violations = 2
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER met1 = 1
#Total number of violations on LAYER met2 = 1
#Total number of violations on LAYER met3 = 0
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#   number of violations = 2
#
#    By Layer and Type :
#	          Short     Loop   Totals
#	met1          0        1        1
#	met2          1        0        1
#	Totals        1        1        2
#cpu time = 00:00:09, elapsed time = 00:00:02, memory = 3213.33 (MB), peak = 4035.79 (MB)
#CELL_VIEW fpga_top,init has 2 DRC violations
#Total number of DRC violations = 2
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER met1 = 1
#Total number of violations on LAYER met2 = 1
#Total number of violations on LAYER met3 = 0
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 0
#Post Route wire spread is done.
#Total wire length = 483930 um.
#Total half perimeter of net bounding box = 401411 um.
#Total wire length on LAYER met1 = 55217 um.
#Total wire length on LAYER met2 = 221061 um.
#Total wire length on LAYER met3 = 168178 um.
#Total wire length on LAYER met4 = 35313 um.
#Total wire length on LAYER met5 = 4160 um.
#Total number of vias = 57385
#Up-Via Summary (total 57385):
#           
#-----------------------
# met1            38494
# met2            17155
# met3             1628
# met4              108
#-----------------------
#                 57385 
#
#detailRoute Statistics:
#Cpu time = 00:01:14
#Elapsed time = 00:00:13
#Increased memory = -0.68 (MB)
#Total memory = 3213.33 (MB)
#Peak memory = 4035.79 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:25
#Elapsed time = 00:00:22
#Increased memory = -91.83 (MB)
#Total memory = 3102.96 (MB)
#Peak memory = 4035.79 (MB)
#Number of warnings = 25
#Total number of warnings = 38
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Nov 20 16:37:57 2024
#
#Default setup view is reset to VIEW_SETUP.
#Default setup view is reset to VIEW_SETUP.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:01:25, elapsed time = 00:00:22, memory = 3081.39 (MB), peak = 4035.79 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   NRDB-2040            2  Rule %s doesn't specify any vias that sa...
WARNING   NRIG-1303            2  The congestion map does not match the GC...
WARNING   NRIG-34            100  Power/Ground pin %s of instance %s is no...
WARNING   NRIG-100             2  Ignoring auto generated timing constrain...
WARNING   NRIG-1330            2  Net %s has routing id (%d) setting for "...
WARNING   NRIF-90              1  Option setNanoRouteMode -route_bottom_ro...
WARNING   NRIF-91              1  Option setNanoRouteMode -route_top_routi...
*** Message Summary: 56 warning(s), 0 error(s)

<CMD> zoomBox 582.78600 507.01000 1209.20000 11.94100
<CMD> zoomBox 539.31200 -67.81900 1276.27000 591.91600
<CMD> zoomBox 488.16600 -123.00300 1355.17600 653.15600
<CMD> zoomBox 427.99400 -187.92500 1448.00600 725.20300
<CMD> zoomBox 1025.75000 569.49600 1085.13000 413.78900
<CMD> zoomBox 1022.47500 476.79200 1043.40100 450.69100
<CMD> zoomBox 1016.12400 448.86700 1050.42500 479.57400
<CMD> zoomBox 1010.39700 444.19700 1057.87300 486.69800
<CMD> zoomBox 997.42800 433.62200 1074.73700 502.83000
<CMD> zoomBox 976.31300 416.40300 1102.19900 529.09800
<CMD> zoomBox 941.93100 388.36600 1146.91600 571.87100
<CMD> zoomBox 976.00600 416.09700 1101.89200 528.79200
<CMD> zoomBox 996.93100 433.12600 1074.24200 502.33600
<CMD> zoomBox 1009.78200 443.58500 1057.26100 486.08900
<CMD> zoomBox 1012.92300 446.01700 1053.28100 482.14600
<CMD> selectWire 1033.4100 460.2500 1033.5500 845.8700 2 {grid_io_left_0_right_width_0_height_0_subtile_0__pin_inpad_0_[0]}
<CMD> zoomBox 1004.46100 441.48500 1060.32000 491.49100
<CMD> zoomBox 966.22700 421.00900 1092.12100 533.71100
<CMD> zoomBox 903.29100 387.30300 1144.46700 603.20700
<CMD> zoomBox 782.72800 322.73500 1244.74600 736.34000
<CMD> zoomBox 551.76600 199.04600 1436.84800 991.38300
<CMD> zoomBox 366.18200 99.65700 1591.20800 1196.31700
<CMD> zoomBox 248.16300 36.45300 1689.37000 1326.64100
<CMD> zoomBox -246.20600 -228.30400 2100.56100 1872.55300
<CMD> zoomBox -472.29300 -349.38400 2288.60900 2122.21300
<CMD> zoomBox -236.61900 -50.31100 1458.92100 1467.55900
<CMD> zoomBox -32.17100 149.94300 852.91300 942.28200
<CMD> zoomBox 75.09800 254.47600 537.11900 668.08300
<CMD> zoomBox 123.53000 311.67200 407.27000 565.68000
<CMD> zoomBox 135.09200 325.32700 376.27100 541.23400
<CMD> zoomBox 160.37300 355.18500 308.48900 487.78000
<CMD> zoomBox 179.60700 377.89900 256.92500 447.11500
<CMD> zoomBox 182.75700 381.62000 248.47800 440.45400
<CMD> zoomBox 185.43500 384.78300 241.29800 434.79200
<CMD> zoomBox 175.89900 373.52100 266.86300 454.95300
<CMD> zoomBox 153.27000 346.79600 327.53000 502.79600
<CMD> zoomBox 109.91900 295.60100 443.74800 594.44900
<CMD> zoomBox 181.60800 348.72000 212.70200 290.85000
<CMD> zoomBox 196.86200 329.82000 202.88300 319.28300
<CMD> deselectAll
<CMD> selectWire 200.7300 322.1250 201.0300 323.4600 3 grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/tie_hi_esd
<CMD> zoomBox 195.90900 320.19500 204.41400 327.80900
<CMD> zoomBox 198.30200 321.33000 202.74200 325.30500
<CMD> zoomBox 195.90700 320.19300 204.41400 327.80900
<CMD> zoomBox 192.75800 318.69900 206.61300 331.10200
<CMD> zoomBox 185.28900 315.15300 211.83200 338.91500
<CMD> zoomBox 179.28800 312.30400 216.02600 345.19200
<CMD> zoomBox 170.98200 308.36000 221.83100 353.88100
<CMD> pan 3.55200 165.46700
<CMD> pan 3.81500 189.34600
<CMD> zoomBox 172.75300 360.47900 232.57600 414.03300
<CMD> zoomBox 158.39700 351.76900 241.19700 425.89300
<CMD> zoomBox 138.52500 339.71400 253.12800 442.30800
<CMD> zoomBox 125.88800 332.04800 260.71500 452.74700
<CMD> zoomBox 93.53000 312.41900 280.14200 479.47700
<CMD> zoomBox 123.81000 344.44100 258.63800 465.14100
<CMD> zoomBox 154.23100 376.61300 237.03300 450.73800
<CMD> zoomBox 161.49300 384.29300 231.87500 447.30000
<CMD> zoomBox 177.37300 401.08600 220.59700 439.78100
<CMD> zoomBox 181.16400 405.09500 217.90500 437.98600
<CMD> deselectAll
<CMD> selectWire 201.2700 324.0900 201.4100 422.6700 2 grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/tie_hi_esd
<CMD> zoomBox 177.59900 402.26800 220.82400 440.96400
<CMD> zoomBox 173.40400 398.94200 224.25800 444.46700
<CMD> zoomBox 168.47000 395.02900 228.29800 448.58800
<CMD> zoomBox 147.80100 378.63900 245.22200 465.85200
<CMD> zoomBox 98.75400 339.74700 285.38300 506.82000
<CMD> zoomBox 4.79400 265.24300 362.31800 585.30300
<CMD> zoomBox 190.72500 349.88300 211.07600 309.18200
<CMD> deselectAll
<CMD> selectWire 200.7300 322.1250 201.0300 323.4600 3 grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/tie_hi_esd
<CMD> deselectAll
<CMD> selectWire 200.7300 322.1250 201.0300 323.4600 3 grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/tie_hi_esd
<CMD> deselectAll
<CMD> selectWire 200.7300 322.1250 201.0300 323.4600 3 grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/tie_hi_esd
<CMD> deselectAll
<CMD> zoomBox 188.90700 316.01400 212.64000 337.26000
<CMD> zoomBox 190.66600 317.13300 210.83900 335.19200
<CMD> zoomBox 193.43200 318.89200 208.00700 331.94000
<CMD> selectWire 200.8100 323.2400 200.9500 324.2300 2 grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/tie_hi_esd
<CMD> fit
<CMD> zoomBox -185.75100 -40.76600 2027.07500 1940.18600
<CMD> zoomBox -137.65900 14.62600 1743.24400 1698.43600
<CMD> zoomBox -96.78100 61.70900 1501.98700 1492.94800
<CMD> zoomBox -22.16900 142.06100 1132.94200 1176.13200
<CMD> zoomBox 6.97000 173.44100 988.81500 1052.40200
<CMD> zoomBox 31.73800 200.11400 866.30700 947.23100
<CMD> zoomBox 75.77900 250.14700 678.75600 789.94000
<CMD> zoomBox 120.02500 300.41300 490.32900 631.91400
<CMD> zoomBox 130.58800 312.41300 445.34600 594.18900
<CMD> zoomBox 147.19700 331.28300 374.61100 534.86700
<CMD> zoomBox 153.68400 338.65200 346.98600 511.69900
<CMD> zoomBox 103.55900 273.44400 418.32100 555.22300
<CMD> fit
<CMD> zoomBox 737.70500 1423.05700 909.46400 1311.91900
<CMD> zoomBox 835.25000 1363.04400 845.24900 1340.15700
<CMD> zoomBox 837.85100 1354.84200 841.35700 1350.07900
<CMD> zoomBox 839.05600 1353.69900 839.99900 1352.75600
<CMD> zoomBox 839.36300 1353.29000 839.61000 1352.95400
<CMD> deselectAll
<CMD> selectMarker 839.4840 1353.1100 839.4850 1353.2500 1 3 17
<CMD> fit
<CMD> zoomBox 1125.00500 1217.62000 1246.24600 1113.21800
<CMD> zoomBox 1159.82500 1155.38100 1169.70600 1145.65600
<CMD> zoomBox 1165.86900 1151.67100 1166.64200 1150.70100
<CMD> deselectAll
<CMD> selectMarker 1166.3500 1151.1700 1166.4900 1151.3100 2 1 6
<CMD> fit
<CMD> zoomBox 997.02800 395.87200 1252.98200 230.84900
<CMD> zoomBox 882.72200 144.52200 1373.04900 583.46900
<CMD> zoomBox 732.46400 73.17800 1530.88000 787.93100
<CMD> zoomBox 663.74700 40.55100 1603.06000 881.43700
<CMD> zoomBox 375.90000 -96.11900 1905.41400 1273.12300
<CMD> zoomBox 524.59600 -86.02800 1824.68400 1077.82800
<CMD> zoomBox 659.56600 -76.94600 1764.64100 912.33200
<CMD> zoomBox 994.41200 -21.99800 1673.06800 585.54400
<CMD> zoomBox 1078.30000 -7.38000 1655.15800 509.03100
<CMD> zoomBox 1149.60400 5.15700 1639.93400 444.10700
<CMD> zoomBox 1287.65300 41.38300 1588.77700 310.95300
<CMD> deselectAll
<CMD> selectInst pad_gnd2
<CMD> zoomBox 1091.81900 -30.67300 1668.67900 485.74000
<CMD> deselectAll
<CMD> selectInst grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio
<CMD> zoomBox 892.04000 -72.80700 1690.46300 641.95200
<CMD> zoomBox 764.99500 -99.60100 1704.31600 741.29200
<CMD> zoomBox 232.81600 -211.84000 1762.34400 1157.41400
<CMD> zoomBox -335.65100 -332.67800 1781.34300 1562.48400
<CMD> zoomBox 238.48400 -201.20100 1768.01200 1168.05300
<CMD> zoomBox 953.50900 -37.57800 1751.93300 677.18200
<CMD> zoomBox 1327.25100 47.83300 1744.03500 420.94400
<CMD> zoomBox 1440.51500 73.71800 1741.64100 343.29000
<CMD> zoomBox 1484.74900 83.82700 1740.70600 312.96300
<CMD> zoomBox 1564.22200 113.72500 1721.41200 254.44400
<CMD> zoomBox 1583.19400 120.86300 1716.80600 240.47400
<CMD> zoomBox 1541.90000 105.32700 1726.83100 270.88000
<CMD> zoomBox 1515.64000 95.44800 1733.20600 290.21600
<CMD> zoomBox 1484.74600 83.82500 1740.70600 312.96400
<CMD> zoomBox 1543.00200 117.27100 1727.93400 282.82500
<CMD> zoomBox 1566.21900 130.47700 1723.41200 271.19800
<CMD> zoomBox 1619.50000 160.13900 1716.03600 246.55900
<CMD> zoomBox 1652.22200 178.35500 1711.50600 231.42700
<CMD> zoomBox 1660.03300 182.70300 1710.42500 227.81500
<CMD> zoomBox 1666.67200 186.39900 1709.50600 224.74500
<CMD> zoomBox 1670.22900 189.15000 1706.63800 221.74400
<CMD> zoomBox 1673.25300 191.48800 1704.20100 219.19300
<CMD> zoomBox 1675.82300 193.47600 1702.12900 217.02500
<CMD> zoomBox 1678.00800 195.16500 1700.36800 215.18200
<CMD> zoomBox 1675.82200 193.47500 1702.12900 217.02500
<CMD> deselectAll
<CMD> selectWire 1689.5600 200.5500 1690.5100 200.8500 3 grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0
<CMD> zoomBox 1670.51500 191.03000 1706.92600 223.62600
<CMD> zoomBox 1667.14000 189.47600 1709.97700 227.82400
<CMD> zoomBox 1646.53600 179.98600 1728.60000 253.45100
<CMD> zoomBox 1619.45300 167.51200 1753.08200 287.13800
<CMD> zoomBox 1555.18500 137.91100 1811.17700 367.07800
<CMD> zoomBox 1432.06800 81.20400 1922.46800 520.21700
<CMD> zoomBox 1386.61300 60.26800 1963.55500 576.75400
<CMD> zoomBox 1506.71000 197.93300 1861.02500 515.12100
<CMD> zoomBox 1598.07200 302.66100 1783.02700 468.23500
<CMD> zoomBox 1645.76300 357.32800 1742.31200 443.76000
<CMD> zoomBox 1665.86100 380.36500 1725.15500 433.44600
<CMD> zoomBox 1674.73700 390.54000 1717.57700 428.89100
<CMD> zoomBox 1678.20300 394.51300 1714.61800 427.11200
<CMD> zoomBox 1681.15000 397.89100 1712.10200 425.60000
<CMD> zoomBox 1687.59200 405.27600 1706.60100 422.29300
<CMD> fit
