<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>UnwindRegistersRestore.S source code [llvm/libunwind/src/UnwindRegistersRestore.S] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/libunwind/src/UnwindRegistersRestore.S'; var root_path = '../../..'; var data_path = '../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>llvm</a>/<a href='..'>libunwind</a>/<a href='./'>src</a>/<a href='UnwindRegistersRestore.S.html'>UnwindRegistersRestore.S</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-------------------- UnwindRegistersRestore.S ------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="assembly.h.html">"assembly.h"</a></u></td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td>  <span class='error' title="expected identifier or &apos;(&apos;">.</span>text</td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">if</span> !defined(<span class="macro" data-ref="_M/__USING_SJLJ_EXCEPTIONS__">__USING_SJLJ_EXCEPTIONS__</span>)</u></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#<span data-ppcond="15">if</span> defined(<span class="macro" data-ref="_M/__i386__">__i386__</span>)</u></td></tr>
<tr><th id="16">16</th><td>DEFINE_LIBUNWIND_FUNCTION(__libunwind_Registers_x86_jumpto)</td></tr>
<tr><th id="17">17</th><td><u>#</u></td></tr>
<tr><th id="18">18</th><td><u># extern "C" void __libunwind_Registers_x86_jumpto(Registers_x86 *);</u></td></tr>
<tr><th id="19">19</th><td><u>#</u></td></tr>
<tr><th id="20">20</th><td><u># On entry:</u></td></tr>
<tr><th id="21">21</th><td><u>#  +                       +</u></td></tr>
<tr><th id="22">22</th><td><u>#  +-----------------------+</u></td></tr>
<tr><th id="23">23</th><td><u>#  + thread_state pointer  +</u></td></tr>
<tr><th id="24">24</th><td><u>#  +-----------------------+</u></td></tr>
<tr><th id="25">25</th><td><u>#  + return address        +</u></td></tr>
<tr><th id="26">26</th><td><u>#  +-----------------------+   &lt;-- SP</u></td></tr>
<tr><th id="27">27</th><td><u>#  +                       +</u></td></tr>
<tr><th id="28">28</th><td>  movl   <var>4</var>(%esp), %eax</td></tr>
<tr><th id="29">29</th><td>  <u># set up eax and ret on new stack location</u></td></tr>
<tr><th id="30">30</th><td>  movl  <var>28</var>(%eax), %edx # edx holds new stack pointer</td></tr>
<tr><th id="31">31</th><td>  subl  $<var>8</var>,%edx</td></tr>
<tr><th id="32">32</th><td>  movl  %edx, <var>28</var>(%eax)</td></tr>
<tr><th id="33">33</th><td>  movl  <var>0</var>(%eax), %ebx</td></tr>
<tr><th id="34">34</th><td>  movl  %ebx, <var>0</var>(%edx)</td></tr>
<tr><th id="35">35</th><td>  movl  <var>40</var>(%eax), %ebx</td></tr>
<tr><th id="36">36</th><td>  movl  %ebx, <var>4</var>(%edx)</td></tr>
<tr><th id="37">37</th><td>  <u># we now have ret and eax pushed onto where new stack will be</u></td></tr>
<tr><th id="38">38</th><td>  <u># restore all registers</u></td></tr>
<tr><th id="39">39</th><td>  movl   <var>4</var>(%eax), %ebx</td></tr>
<tr><th id="40">40</th><td>  movl   <var>8</var>(%eax), %ecx</td></tr>
<tr><th id="41">41</th><td>  movl  <var>12</var>(%eax), %edx</td></tr>
<tr><th id="42">42</th><td>  movl  <var>16</var>(%eax), %edi</td></tr>
<tr><th id="43">43</th><td>  movl  <var>20</var>(%eax), %esi</td></tr>
<tr><th id="44">44</th><td>  movl  <var>24</var>(%eax), %ebp</td></tr>
<tr><th id="45">45</th><td>  movl  <var>28</var>(%eax), %esp</td></tr>
<tr><th id="46">46</th><td>  <u># skip ss</u></td></tr>
<tr><th id="47">47</th><td>  <u># skip eflags</u></td></tr>
<tr><th id="48">48</th><td>  pop    %eax  # eax was already pushed on new stack</td></tr>
<tr><th id="49">49</th><td>  ret        # eip was already pushed on new stack</td></tr>
<tr><th id="50">50</th><td>  <u># skip cs</u></td></tr>
<tr><th id="51">51</th><td>  <u># skip ds</u></td></tr>
<tr><th id="52">52</th><td>  <u># skip es</u></td></tr>
<tr><th id="53">53</th><td>  <u># skip fs</u></td></tr>
<tr><th id="54">54</th><td>  <u># skip gs</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><u>#<span data-ppcond="15">elif</span> defined(<span class="macro" data-ref="_M/__x86_64__">__x86_64__</span>)</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><a class="macro" href="assembly.h.html#156" title=".globl __libunwind_Registers_x86_64_jumpto ; .hidden __libunwind_Registers_x86_64_jumpto ; .type __libunwind_Registers_x86_64_jumpto,@function ; __libunwind_Registers_x86_64_jumpto:" data-ref="_M/DEFINE_LIBUNWIND_FUNCTION">DEFINE_LIBUNWIND_FUNCTION</a>(<span class='warning' title="type specifier missing, defaults to &apos;int&apos;"><dfn class="decl def" id="__libunwind_Registers_x86_64_jumpto" title='__libunwind_Registers_x86_64_jumpto' data-ref="__libunwind_Registers_x86_64_jumpto" data-ref-filename="__libunwind_Registers_x86_64_jumpto">__libunwind_Registers_x86_64_jumpto</dfn></span>)</td></tr>
<tr><th id="59">59</th><td><u>#</u></td></tr>
<tr><th id="60">60</th><td><u><span class='error' title="expected identifier or &apos;(&apos;">#</span> extern "C" void __libunwind_Registers_x86_64_jumpto(Registers_x86_64 *);</u><span class='error' title="expected identifier or &apos;(&apos;"></span></td></tr>
<tr><th id="61">61</th><td><u>#</u></td></tr>
<tr><th id="62">62</th><td><u>#<span data-ppcond="62">if</span> defined(<span class="macro" data-ref="_M/_WIN64">_WIN64</span>)</u></td></tr>
<tr><th id="63">63</th><td><u># On entry, thread_state pointer is in rcx; move it into rdi</u></td></tr>
<tr><th id="64">64</th><td><u># to share restore code below. Since this routine restores and</u></td></tr>
<tr><th id="65">65</th><td><u># overwrites all registers, we can use the same registers for</u></td></tr>
<tr><th id="66">66</th><td><u># pointers and temporaries as on unix even though win64 normally</u></td></tr>
<tr><th id="67">67</th><td><u># mustn't clobber some of them.</u></td></tr>
<tr><th id="68">68</th><td>  movq  %rcx, %rdi</td></tr>
<tr><th id="69">69</th><td><u>#<span data-ppcond="62">else</span></u></td></tr>
<tr><th id="70">70</th><td><u># On entry, thread_state pointer is in rdi</u></td></tr>
<tr><th id="71">71</th><td><u>#<span data-ppcond="62">endif</span></u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  movq  <var>56</var>(%rdi), %rax # rax holds new stack pointer</td></tr>
<tr><th id="74">74</th><td>  subq  $<var>16</var>, %rax</td></tr>
<tr><th id="75">75</th><td>  movq  %rax, <var>56</var>(%rdi)</td></tr>
<tr><th id="76">76</th><td>  movq  <var>32</var>(%rdi), %rbx  # store new rdi on new stack</td></tr>
<tr><th id="77">77</th><td>  movq  %rbx, <var>0</var>(%rax)</td></tr>
<tr><th id="78">78</th><td>  movq  <var>128</var>(%rdi), %rbx # store new rip on new stack</td></tr>
<tr><th id="79">79</th><td>  movq  %rbx, <var>8</var>(%rax)</td></tr>
<tr><th id="80">80</th><td>  <u># restore all registers</u></td></tr>
<tr><th id="81">81</th><td>  movq    <var>0</var>(%rdi), %rax</td></tr>
<tr><th id="82">82</th><td>  movq    <var>8</var>(%rdi), %rbx</td></tr>
<tr><th id="83">83</th><td>  movq   <var>16</var>(%rdi), %rcx</td></tr>
<tr><th id="84">84</th><td>  movq   <var>24</var>(%rdi), %rdx</td></tr>
<tr><th id="85">85</th><td>  <u># restore rdi later</u></td></tr>
<tr><th id="86">86</th><td>  movq   <var>40</var>(%rdi), %rsi</td></tr>
<tr><th id="87">87</th><td>  movq   <var>48</var>(%rdi), %rbp</td></tr>
<tr><th id="88">88</th><td>  <u># restore rsp later</u></td></tr>
<tr><th id="89">89</th><td>  movq   <var>64</var>(%rdi), %r8</td></tr>
<tr><th id="90">90</th><td>  movq   <var>72</var>(%rdi), %r9</td></tr>
<tr><th id="91">91</th><td>  movq   <var>80</var>(%rdi), %r10</td></tr>
<tr><th id="92">92</th><td>  movq   <var>88</var>(%rdi), %r11</td></tr>
<tr><th id="93">93</th><td>  movq   <var>96</var>(%rdi), %r12</td></tr>
<tr><th id="94">94</th><td>  movq  <var>104</var>(%rdi), %r13</td></tr>
<tr><th id="95">95</th><td>  movq  <var>112</var>(%rdi), %r14</td></tr>
<tr><th id="96">96</th><td>  movq  <var>120</var>(%rdi), %r15</td></tr>
<tr><th id="97">97</th><td>  <u># skip rflags</u></td></tr>
<tr><th id="98">98</th><td>  <u># skip cs</u></td></tr>
<tr><th id="99">99</th><td>  <u># skip fs</u></td></tr>
<tr><th id="100">100</th><td>  <u># skip gs</u></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><u>#<span data-ppcond="102">if</span> defined(<span class="macro" data-ref="_M/_WIN64">_WIN64</span>)</u></td></tr>
<tr><th id="103">103</th><td>  movdqu <var>176</var>(%rdi),%xmm0</td></tr>
<tr><th id="104">104</th><td>  movdqu <var>192</var>(%rdi),%xmm1</td></tr>
<tr><th id="105">105</th><td>  movdqu <var>208</var>(%rdi),%xmm2</td></tr>
<tr><th id="106">106</th><td>  movdqu <var>224</var>(%rdi),%xmm3</td></tr>
<tr><th id="107">107</th><td>  movdqu <var>240</var>(%rdi),%xmm4</td></tr>
<tr><th id="108">108</th><td>  movdqu <var>256</var>(%rdi),%xmm5</td></tr>
<tr><th id="109">109</th><td>  movdqu <var>272</var>(%rdi),%xmm6</td></tr>
<tr><th id="110">110</th><td>  movdqu <var>288</var>(%rdi),%xmm7</td></tr>
<tr><th id="111">111</th><td>  movdqu <var>304</var>(%rdi),%xmm8</td></tr>
<tr><th id="112">112</th><td>  movdqu <var>320</var>(%rdi),%xmm9</td></tr>
<tr><th id="113">113</th><td>  movdqu <var>336</var>(%rdi),%xmm10</td></tr>
<tr><th id="114">114</th><td>  movdqu <var>352</var>(%rdi),%xmm11</td></tr>
<tr><th id="115">115</th><td>  movdqu <var>368</var>(%rdi),%xmm12</td></tr>
<tr><th id="116">116</th><td>  movdqu <var>384</var>(%rdi),%xmm13</td></tr>
<tr><th id="117">117</th><td>  movdqu <var>400</var>(%rdi),%xmm14</td></tr>
<tr><th id="118">118</th><td>  movdqu <var>416</var>(%rdi),%xmm15</td></tr>
<tr><th id="119">119</th><td><u>#<span data-ppcond="102">endif</span></u></td></tr>
<tr><th id="120">120</th><td>  movq  <var>56</var>(%rdi), %rsp  # cut back rsp to new location</td></tr>
<tr><th id="121">121</th><td>  pop    %rdi      # rdi was saved here earlier</td></tr>
<tr><th id="122">122</th><td>  ret            # rip was saved here</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><u>#<span data-ppcond="15">elif</span> defined(__powerpc64__)</u></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>DEFINE_LIBUNWIND_FUNCTION(_ZN9libunwind15Registers_ppc646jumptoEv)</td></tr>
<tr><th id="128">128</th><td><i>//</i></td></tr>
<tr><th id="129">129</th><td><i>// void libunwind::Registers_ppc64::jumpto()</i></td></tr>
<tr><th id="130">130</th><td><i>//</i></td></tr>
<tr><th id="131">131</th><td><i>// On entry:</i></td></tr>
<tr><th id="132">132</th><td><i>//  thread_state pointer is in r3</i></td></tr>
<tr><th id="133">133</th><td><i>//</i></td></tr>
<tr><th id="134">134</th><td><i></i></td></tr>
<tr><th id="135">135</th><td><i>// load register (GPR)</i></td></tr>
<tr><th id="136">136</th><td><u>#define PPC64_LR(n) \</u></td></tr>
<tr><th id="137">137</th><td><u>  ld    %r##n, (8 * (n + 2))(%r3)</u></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <i>// restore integral registers</i></td></tr>
<tr><th id="140">140</th><td><i>  // skip r0 for now</i></td></tr>
<tr><th id="141">141</th><td><i>  // skip r1 for now</i></td></tr>
<tr><th id="142">142</th><td>  PPC64_LR(<var>2</var>)</td></tr>
<tr><th id="143">143</th><td>  <i>// skip r3 for now</i></td></tr>
<tr><th id="144">144</th><td><i>  // skip r4 for now</i></td></tr>
<tr><th id="145">145</th><td><i>  // skip r5 for now</i></td></tr>
<tr><th id="146">146</th><td>  PPC64_LR(<var>6</var>)</td></tr>
<tr><th id="147">147</th><td>  PPC64_LR(<var>7</var>)</td></tr>
<tr><th id="148">148</th><td>  PPC64_LR(<var>8</var>)</td></tr>
<tr><th id="149">149</th><td>  PPC64_LR(<var>9</var>)</td></tr>
<tr><th id="150">150</th><td>  PPC64_LR(<var>10</var>)</td></tr>
<tr><th id="151">151</th><td>  PPC64_LR(<var>11</var>)</td></tr>
<tr><th id="152">152</th><td>  PPC64_LR(<var>12</var>)</td></tr>
<tr><th id="153">153</th><td>  PPC64_LR(<var>13</var>)</td></tr>
<tr><th id="154">154</th><td>  PPC64_LR(<var>14</var>)</td></tr>
<tr><th id="155">155</th><td>  PPC64_LR(<var>15</var>)</td></tr>
<tr><th id="156">156</th><td>  PPC64_LR(<var>16</var>)</td></tr>
<tr><th id="157">157</th><td>  PPC64_LR(<var>17</var>)</td></tr>
<tr><th id="158">158</th><td>  PPC64_LR(<var>18</var>)</td></tr>
<tr><th id="159">159</th><td>  PPC64_LR(<var>19</var>)</td></tr>
<tr><th id="160">160</th><td>  PPC64_LR(<var>20</var>)</td></tr>
<tr><th id="161">161</th><td>  PPC64_LR(<var>21</var>)</td></tr>
<tr><th id="162">162</th><td>  PPC64_LR(<var>22</var>)</td></tr>
<tr><th id="163">163</th><td>  PPC64_LR(<var>23</var>)</td></tr>
<tr><th id="164">164</th><td>  PPC64_LR(<var>24</var>)</td></tr>
<tr><th id="165">165</th><td>  PPC64_LR(<var>25</var>)</td></tr>
<tr><th id="166">166</th><td>  PPC64_LR(<var>26</var>)</td></tr>
<tr><th id="167">167</th><td>  PPC64_LR(<var>27</var>)</td></tr>
<tr><th id="168">168</th><td>  PPC64_LR(<var>28</var>)</td></tr>
<tr><th id="169">169</th><td>  PPC64_LR(<var>29</var>)</td></tr>
<tr><th id="170">170</th><td>  PPC64_LR(<var>30</var>)</td></tr>
<tr><th id="171">171</th><td>  PPC64_LR(<var>31</var>)</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><u>#if defined(__VSX__)</u></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <i>// restore VS registers</i></td></tr>
<tr><th id="176">176</th><td><i>  // (note that this also restores floating point registers and V registers,</i></td></tr>
<tr><th id="177">177</th><td><i>  // because part of VS is mapped to these registers)</i></td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>  addi  %r4, %r3, PPC64_OFFS_FP</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><i>// load VS register</i></td></tr>
<tr><th id="182">182</th><td><u>#define PPC64_LVS(n)         \</u></td></tr>
<tr><th id="183">183</th><td><u>  lxvd2x  %vs##n, 0, %r4    ;\</u></td></tr>
<tr><th id="184">184</th><td><u>  addi    %r4, %r4, 16</u></td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <i>// restore the first 32 VS regs (and also all floating point regs)</i></td></tr>
<tr><th id="187">187</th><td>  PPC64_LVS(<var>0</var>)</td></tr>
<tr><th id="188">188</th><td>  PPC64_LVS(<var>1</var>)</td></tr>
<tr><th id="189">189</th><td>  PPC64_LVS(<var>2</var>)</td></tr>
<tr><th id="190">190</th><td>  PPC64_LVS(<var>3</var>)</td></tr>
<tr><th id="191">191</th><td>  PPC64_LVS(<var>4</var>)</td></tr>
<tr><th id="192">192</th><td>  PPC64_LVS(<var>5</var>)</td></tr>
<tr><th id="193">193</th><td>  PPC64_LVS(<var>6</var>)</td></tr>
<tr><th id="194">194</th><td>  PPC64_LVS(<var>7</var>)</td></tr>
<tr><th id="195">195</th><td>  PPC64_LVS(<var>8</var>)</td></tr>
<tr><th id="196">196</th><td>  PPC64_LVS(<var>9</var>)</td></tr>
<tr><th id="197">197</th><td>  PPC64_LVS(<var>10</var>)</td></tr>
<tr><th id="198">198</th><td>  PPC64_LVS(<var>11</var>)</td></tr>
<tr><th id="199">199</th><td>  PPC64_LVS(<var>12</var>)</td></tr>
<tr><th id="200">200</th><td>  PPC64_LVS(<var>13</var>)</td></tr>
<tr><th id="201">201</th><td>  PPC64_LVS(<var>14</var>)</td></tr>
<tr><th id="202">202</th><td>  PPC64_LVS(<var>15</var>)</td></tr>
<tr><th id="203">203</th><td>  PPC64_LVS(<var>16</var>)</td></tr>
<tr><th id="204">204</th><td>  PPC64_LVS(<var>17</var>)</td></tr>
<tr><th id="205">205</th><td>  PPC64_LVS(<var>18</var>)</td></tr>
<tr><th id="206">206</th><td>  PPC64_LVS(<var>19</var>)</td></tr>
<tr><th id="207">207</th><td>  PPC64_LVS(<var>20</var>)</td></tr>
<tr><th id="208">208</th><td>  PPC64_LVS(<var>21</var>)</td></tr>
<tr><th id="209">209</th><td>  PPC64_LVS(<var>22</var>)</td></tr>
<tr><th id="210">210</th><td>  PPC64_LVS(<var>23</var>)</td></tr>
<tr><th id="211">211</th><td>  PPC64_LVS(<var>24</var>)</td></tr>
<tr><th id="212">212</th><td>  PPC64_LVS(<var>25</var>)</td></tr>
<tr><th id="213">213</th><td>  PPC64_LVS(<var>26</var>)</td></tr>
<tr><th id="214">214</th><td>  PPC64_LVS(<var>27</var>)</td></tr>
<tr><th id="215">215</th><td>  PPC64_LVS(<var>28</var>)</td></tr>
<tr><th id="216">216</th><td>  PPC64_LVS(<var>29</var>)</td></tr>
<tr><th id="217">217</th><td>  PPC64_LVS(<var>30</var>)</td></tr>
<tr><th id="218">218</th><td>  PPC64_LVS(<var>31</var>)</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>  <i>// use VRSAVE to conditionally restore the remaining VS regs,</i></td></tr>
<tr><th id="221">221</th><td><i>  // that are where the V regs are mapped</i></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>  ld    %r5, PPC64_OFFS_VRSAVE(%r3)   <i>// test VRsave</i></td></tr>
<tr><th id="224">224</th><td>  cmpwi %r5, <var>0</var></td></tr>
<tr><th id="225">225</th><td>  beq   Lnovec</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><i>// conditionally load VS</i></td></tr>
<tr><th id="228">228</th><td><u>#define PPC64_CLVS_BOTTOM(n)               \</u></td></tr>
<tr><th id="229">229</th><td><u>  beq    Ldone##n                         ;\</u></td></tr>
<tr><th id="230">230</th><td><u>  addi   %r4, %r3, PPC64_OFFS_FP + n * 16 ;\</u></td></tr>
<tr><th id="231">231</th><td><u>  lxvd2x %vs##n, 0, %r4                   ;\</u></td></tr>
<tr><th id="232">232</th><td><u>Ldone##n:</u></td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><u>#define PPC64_CLVSl(n)           \</u></td></tr>
<tr><th id="235">235</th><td><u>  andis. %r0, %r5, (1&lt;&lt;(47-n))  ;\</u></td></tr>
<tr><th id="236">236</th><td><u>PPC64_CLVS_BOTTOM(n)</u></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><u>#define PPC64_CLVSh(n)           \</u></td></tr>
<tr><th id="239">239</th><td><u>  andi.  %r0, %r5, (1&lt;&lt;(63-n))  ;\</u></td></tr>
<tr><th id="240">240</th><td><u>PPC64_CLVS_BOTTOM(n)</u></td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  PPC64_CLVSl(<var>32</var>)</td></tr>
<tr><th id="243">243</th><td>  PPC64_CLVSl(<var>33</var>)</td></tr>
<tr><th id="244">244</th><td>  PPC64_CLVSl(<var>34</var>)</td></tr>
<tr><th id="245">245</th><td>  PPC64_CLVSl(<var>35</var>)</td></tr>
<tr><th id="246">246</th><td>  PPC64_CLVSl(<var>36</var>)</td></tr>
<tr><th id="247">247</th><td>  PPC64_CLVSl(<var>37</var>)</td></tr>
<tr><th id="248">248</th><td>  PPC64_CLVSl(<var>38</var>)</td></tr>
<tr><th id="249">249</th><td>  PPC64_CLVSl(<var>39</var>)</td></tr>
<tr><th id="250">250</th><td>  PPC64_CLVSl(<var>40</var>)</td></tr>
<tr><th id="251">251</th><td>  PPC64_CLVSl(<var>41</var>)</td></tr>
<tr><th id="252">252</th><td>  PPC64_CLVSl(<var>42</var>)</td></tr>
<tr><th id="253">253</th><td>  PPC64_CLVSl(<var>43</var>)</td></tr>
<tr><th id="254">254</th><td>  PPC64_CLVSl(<var>44</var>)</td></tr>
<tr><th id="255">255</th><td>  PPC64_CLVSl(<var>45</var>)</td></tr>
<tr><th id="256">256</th><td>  PPC64_CLVSl(<var>46</var>)</td></tr>
<tr><th id="257">257</th><td>  PPC64_CLVSl(<var>47</var>)</td></tr>
<tr><th id="258">258</th><td>  PPC64_CLVSh(<var>48</var>)</td></tr>
<tr><th id="259">259</th><td>  PPC64_CLVSh(<var>49</var>)</td></tr>
<tr><th id="260">260</th><td>  PPC64_CLVSh(<var>50</var>)</td></tr>
<tr><th id="261">261</th><td>  PPC64_CLVSh(<var>51</var>)</td></tr>
<tr><th id="262">262</th><td>  PPC64_CLVSh(<var>52</var>)</td></tr>
<tr><th id="263">263</th><td>  PPC64_CLVSh(<var>53</var>)</td></tr>
<tr><th id="264">264</th><td>  PPC64_CLVSh(<var>54</var>)</td></tr>
<tr><th id="265">265</th><td>  PPC64_CLVSh(<var>55</var>)</td></tr>
<tr><th id="266">266</th><td>  PPC64_CLVSh(<var>56</var>)</td></tr>
<tr><th id="267">267</th><td>  PPC64_CLVSh(<var>57</var>)</td></tr>
<tr><th id="268">268</th><td>  PPC64_CLVSh(<var>58</var>)</td></tr>
<tr><th id="269">269</th><td>  PPC64_CLVSh(<var>59</var>)</td></tr>
<tr><th id="270">270</th><td>  PPC64_CLVSh(<var>60</var>)</td></tr>
<tr><th id="271">271</th><td>  PPC64_CLVSh(<var>61</var>)</td></tr>
<tr><th id="272">272</th><td>  PPC64_CLVSh(<var>62</var>)</td></tr>
<tr><th id="273">273</th><td>  PPC64_CLVSh(<var>63</var>)</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td><u>#else</u></td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td><i>// load FP register</i></td></tr>
<tr><th id="278">278</th><td><u>#define PPC64_LF(n) \</u></td></tr>
<tr><th id="279">279</th><td><u>  lfd   %f##n, (PPC64_OFFS_FP + n * 16)(%r3)</u></td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>  <i>// restore float registers</i></td></tr>
<tr><th id="282">282</th><td>  PPC64_LF(<var>0</var>)</td></tr>
<tr><th id="283">283</th><td>  PPC64_LF(<var>1</var>)</td></tr>
<tr><th id="284">284</th><td>  PPC64_LF(<var>2</var>)</td></tr>
<tr><th id="285">285</th><td>  PPC64_LF(<var>3</var>)</td></tr>
<tr><th id="286">286</th><td>  PPC64_LF(<var>4</var>)</td></tr>
<tr><th id="287">287</th><td>  PPC64_LF(<var>5</var>)</td></tr>
<tr><th id="288">288</th><td>  PPC64_LF(<var>6</var>)</td></tr>
<tr><th id="289">289</th><td>  PPC64_LF(<var>7</var>)</td></tr>
<tr><th id="290">290</th><td>  PPC64_LF(<var>8</var>)</td></tr>
<tr><th id="291">291</th><td>  PPC64_LF(<var>9</var>)</td></tr>
<tr><th id="292">292</th><td>  PPC64_LF(<var>10</var>)</td></tr>
<tr><th id="293">293</th><td>  PPC64_LF(<var>11</var>)</td></tr>
<tr><th id="294">294</th><td>  PPC64_LF(<var>12</var>)</td></tr>
<tr><th id="295">295</th><td>  PPC64_LF(<var>13</var>)</td></tr>
<tr><th id="296">296</th><td>  PPC64_LF(<var>14</var>)</td></tr>
<tr><th id="297">297</th><td>  PPC64_LF(<var>15</var>)</td></tr>
<tr><th id="298">298</th><td>  PPC64_LF(<var>16</var>)</td></tr>
<tr><th id="299">299</th><td>  PPC64_LF(<var>17</var>)</td></tr>
<tr><th id="300">300</th><td>  PPC64_LF(<var>18</var>)</td></tr>
<tr><th id="301">301</th><td>  PPC64_LF(<var>19</var>)</td></tr>
<tr><th id="302">302</th><td>  PPC64_LF(<var>20</var>)</td></tr>
<tr><th id="303">303</th><td>  PPC64_LF(<var>21</var>)</td></tr>
<tr><th id="304">304</th><td>  PPC64_LF(<var>22</var>)</td></tr>
<tr><th id="305">305</th><td>  PPC64_LF(<var>23</var>)</td></tr>
<tr><th id="306">306</th><td>  PPC64_LF(<var>24</var>)</td></tr>
<tr><th id="307">307</th><td>  PPC64_LF(<var>25</var>)</td></tr>
<tr><th id="308">308</th><td>  PPC64_LF(<var>26</var>)</td></tr>
<tr><th id="309">309</th><td>  PPC64_LF(<var>27</var>)</td></tr>
<tr><th id="310">310</th><td>  PPC64_LF(<var>28</var>)</td></tr>
<tr><th id="311">311</th><td>  PPC64_LF(<var>29</var>)</td></tr>
<tr><th id="312">312</th><td>  PPC64_LF(<var>30</var>)</td></tr>
<tr><th id="313">313</th><td>  PPC64_LF(<var>31</var>)</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><u>#if defined(__ALTIVEC__)</u></td></tr>
<tr><th id="316">316</th><td>  <i>// restore vector registers if any are in use</i></td></tr>
<tr><th id="317">317</th><td>  ld    %r5, PPC64_OFFS_VRSAVE(%r3)   <i>// test VRsave</i></td></tr>
<tr><th id="318">318</th><td>  cmpwi %r5, <var>0</var></td></tr>
<tr><th id="319">319</th><td>  beq   Lnovec</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>  subi  %r4, %r1, <var>16</var></td></tr>
<tr><th id="322">322</th><td>  <i>// r4 is now a 16-byte aligned pointer into the red zone</i></td></tr>
<tr><th id="323">323</th><td><i>  // the _vectorScalarRegisters may not be 16-byte aligned</i></td></tr>
<tr><th id="324">324</th><td><i>  // so copy via red zone temp buffer</i></td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td><u>#define PPC64_CLV_UNALIGNED_BOTTOM(n)            \</u></td></tr>
<tr><th id="327">327</th><td><u>  beq    Ldone##n                               ;\</u></td></tr>
<tr><th id="328">328</th><td><u>  ld     %r0, (PPC64_OFFS_V + n * 16)(%r3)      ;\</u></td></tr>
<tr><th id="329">329</th><td><u>  std    %r0, 0(%r4)                            ;\</u></td></tr>
<tr><th id="330">330</th><td><u>  ld     %r0, (PPC64_OFFS_V + n * 16 + 8)(%r3)  ;\</u></td></tr>
<tr><th id="331">331</th><td><u>  std    %r0, 8(%r4)                            ;\</u></td></tr>
<tr><th id="332">332</th><td><u>  lvx    %v##n, 0, %r4                          ;\</u></td></tr>
<tr><th id="333">333</th><td><u>Ldone  ## n:</u></td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><u>#define PPC64_CLV_UNALIGNEDl(n)  \</u></td></tr>
<tr><th id="336">336</th><td><u>  andis. %r0, %r5, (1&lt;&lt;(15-n))  ;\</u></td></tr>
<tr><th id="337">337</th><td><u>PPC64_CLV_UNALIGNED_BOTTOM(n)</u></td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td><u>#define PPC64_CLV_UNALIGNEDh(n)  \</u></td></tr>
<tr><th id="340">340</th><td><u>  andi.  %r0, %r5, (1&lt;&lt;(31-n))  ;\</u></td></tr>
<tr><th id="341">341</th><td><u>PPC64_CLV_UNALIGNED_BOTTOM(n)</u></td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>  PPC64_CLV_UNALIGNEDl(<var>0</var>)</td></tr>
<tr><th id="344">344</th><td>  PPC64_CLV_UNALIGNEDl(<var>1</var>)</td></tr>
<tr><th id="345">345</th><td>  PPC64_CLV_UNALIGNEDl(<var>2</var>)</td></tr>
<tr><th id="346">346</th><td>  PPC64_CLV_UNALIGNEDl(<var>3</var>)</td></tr>
<tr><th id="347">347</th><td>  PPC64_CLV_UNALIGNEDl(<var>4</var>)</td></tr>
<tr><th id="348">348</th><td>  PPC64_CLV_UNALIGNEDl(<var>5</var>)</td></tr>
<tr><th id="349">349</th><td>  PPC64_CLV_UNALIGNEDl(<var>6</var>)</td></tr>
<tr><th id="350">350</th><td>  PPC64_CLV_UNALIGNEDl(<var>7</var>)</td></tr>
<tr><th id="351">351</th><td>  PPC64_CLV_UNALIGNEDl(<var>8</var>)</td></tr>
<tr><th id="352">352</th><td>  PPC64_CLV_UNALIGNEDl(<var>9</var>)</td></tr>
<tr><th id="353">353</th><td>  PPC64_CLV_UNALIGNEDl(<var>10</var>)</td></tr>
<tr><th id="354">354</th><td>  PPC64_CLV_UNALIGNEDl(<var>11</var>)</td></tr>
<tr><th id="355">355</th><td>  PPC64_CLV_UNALIGNEDl(<var>12</var>)</td></tr>
<tr><th id="356">356</th><td>  PPC64_CLV_UNALIGNEDl(<var>13</var>)</td></tr>
<tr><th id="357">357</th><td>  PPC64_CLV_UNALIGNEDl(<var>14</var>)</td></tr>
<tr><th id="358">358</th><td>  PPC64_CLV_UNALIGNEDl(<var>15</var>)</td></tr>
<tr><th id="359">359</th><td>  PPC64_CLV_UNALIGNEDh(<var>16</var>)</td></tr>
<tr><th id="360">360</th><td>  PPC64_CLV_UNALIGNEDh(<var>17</var>)</td></tr>
<tr><th id="361">361</th><td>  PPC64_CLV_UNALIGNEDh(<var>18</var>)</td></tr>
<tr><th id="362">362</th><td>  PPC64_CLV_UNALIGNEDh(<var>19</var>)</td></tr>
<tr><th id="363">363</th><td>  PPC64_CLV_UNALIGNEDh(<var>20</var>)</td></tr>
<tr><th id="364">364</th><td>  PPC64_CLV_UNALIGNEDh(<var>21</var>)</td></tr>
<tr><th id="365">365</th><td>  PPC64_CLV_UNALIGNEDh(<var>22</var>)</td></tr>
<tr><th id="366">366</th><td>  PPC64_CLV_UNALIGNEDh(<var>23</var>)</td></tr>
<tr><th id="367">367</th><td>  PPC64_CLV_UNALIGNEDh(<var>24</var>)</td></tr>
<tr><th id="368">368</th><td>  PPC64_CLV_UNALIGNEDh(<var>25</var>)</td></tr>
<tr><th id="369">369</th><td>  PPC64_CLV_UNALIGNEDh(<var>26</var>)</td></tr>
<tr><th id="370">370</th><td>  PPC64_CLV_UNALIGNEDh(<var>27</var>)</td></tr>
<tr><th id="371">371</th><td>  PPC64_CLV_UNALIGNEDh(<var>28</var>)</td></tr>
<tr><th id="372">372</th><td>  PPC64_CLV_UNALIGNEDh(<var>29</var>)</td></tr>
<tr><th id="373">373</th><td>  PPC64_CLV_UNALIGNEDh(<var>30</var>)</td></tr>
<tr><th id="374">374</th><td>  PPC64_CLV_UNALIGNEDh(<var>31</var>)</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><u>#endif</u></td></tr>
<tr><th id="377">377</th><td><u>#endif</u></td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td>Lnovec:</td></tr>
<tr><th id="380">380</th><td>  ld    %r0, PPC64_OFFS_CR(%r3)</td></tr>
<tr><th id="381">381</th><td>  mtcr  %r0</td></tr>
<tr><th id="382">382</th><td>  ld    %r0, PPC64_OFFS_SRR0(%r3)</td></tr>
<tr><th id="383">383</th><td>  mtctr %r0</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>  PPC64_LR(<var>0</var>)</td></tr>
<tr><th id="386">386</th><td>  PPC64_LR(<var>5</var>)</td></tr>
<tr><th id="387">387</th><td>  PPC64_LR(<var>4</var>)</td></tr>
<tr><th id="388">388</th><td>  PPC64_LR(<var>1</var>)</td></tr>
<tr><th id="389">389</th><td>  PPC64_LR(<var>3</var>)</td></tr>
<tr><th id="390">390</th><td>  bctr</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td><u>#elif defined(__ppc__)</u></td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>DEFINE_LIBUNWIND_FUNCTION(_ZN9libunwind13Registers_ppc6jumptoEv)</td></tr>
<tr><th id="395">395</th><td><i>//</i></td></tr>
<tr><th id="396">396</th><td><i>// void libunwind::Registers_ppc::jumpto()</i></td></tr>
<tr><th id="397">397</th><td><i>//</i></td></tr>
<tr><th id="398">398</th><td><i>// On entry:</i></td></tr>
<tr><th id="399">399</th><td><i>//  thread_state pointer is in r3</i></td></tr>
<tr><th id="400">400</th><td><i>//</i></td></tr>
<tr><th id="401">401</th><td><i></i></td></tr>
<tr><th id="402">402</th><td><i>  // restore integral registerrs</i></td></tr>
<tr><th id="403">403</th><td><i>  // skip r0 for now</i></td></tr>
<tr><th id="404">404</th><td><i>  // skip r1 for now</i></td></tr>
<tr><th id="405">405</th><td>  lwz     %r2,  <var>16</var>(%r3)</td></tr>
<tr><th id="406">406</th><td>  <i>// skip r3 for now</i></td></tr>
<tr><th id="407">407</th><td><i>  // skip r4 for now</i></td></tr>
<tr><th id="408">408</th><td><i>  // skip r5 for now</i></td></tr>
<tr><th id="409">409</th><td>  lwz     %r6,  <var>32</var>(%r3)</td></tr>
<tr><th id="410">410</th><td>  lwz     %r7,  <var>36</var>(%r3)</td></tr>
<tr><th id="411">411</th><td>  lwz     %r8,  <var>40</var>(%r3)</td></tr>
<tr><th id="412">412</th><td>  lwz     %r9,  <var>44</var>(%r3)</td></tr>
<tr><th id="413">413</th><td>  lwz     %r10, <var>48</var>(%r3)</td></tr>
<tr><th id="414">414</th><td>  lwz     %r11, <var>52</var>(%r3)</td></tr>
<tr><th id="415">415</th><td>  lwz     %r12, <var>56</var>(%r3)</td></tr>
<tr><th id="416">416</th><td>  lwz     %r13, <var>60</var>(%r3)</td></tr>
<tr><th id="417">417</th><td>  lwz     %r14, <var>64</var>(%r3)</td></tr>
<tr><th id="418">418</th><td>  lwz     %r15, <var>68</var>(%r3)</td></tr>
<tr><th id="419">419</th><td>  lwz     %r16, <var>72</var>(%r3)</td></tr>
<tr><th id="420">420</th><td>  lwz     %r17, <var>76</var>(%r3)</td></tr>
<tr><th id="421">421</th><td>  lwz     %r18, <var>80</var>(%r3)</td></tr>
<tr><th id="422">422</th><td>  lwz     %r19, <var>84</var>(%r3)</td></tr>
<tr><th id="423">423</th><td>  lwz     %r20, <var>88</var>(%r3)</td></tr>
<tr><th id="424">424</th><td>  lwz     %r21, <var>92</var>(%r3)</td></tr>
<tr><th id="425">425</th><td>  lwz     %r22, <var>96</var>(%r3)</td></tr>
<tr><th id="426">426</th><td>  lwz     %r23,<var>100</var>(%r3)</td></tr>
<tr><th id="427">427</th><td>  lwz     %r24,<var>104</var>(%r3)</td></tr>
<tr><th id="428">428</th><td>  lwz     %r25,<var>108</var>(%r3)</td></tr>
<tr><th id="429">429</th><td>  lwz     %r26,<var>112</var>(%r3)</td></tr>
<tr><th id="430">430</th><td>  lwz     %r27,<var>116</var>(%r3)</td></tr>
<tr><th id="431">431</th><td>  lwz     %r28,<var>120</var>(%r3)</td></tr>
<tr><th id="432">432</th><td>  lwz     %r29,<var>124</var>(%r3)</td></tr>
<tr><th id="433">433</th><td>  lwz     %r30,<var>128</var>(%r3)</td></tr>
<tr><th id="434">434</th><td>  lwz     %r31,<var>132</var>(%r3)</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td><u>#ifndef __NO_FPRS__</u></td></tr>
<tr><th id="437">437</th><td>  <i>// restore float registers</i></td></tr>
<tr><th id="438">438</th><td>  lfd     %f0, <var>160</var>(%r3)</td></tr>
<tr><th id="439">439</th><td>  lfd     %f1, <var>168</var>(%r3)</td></tr>
<tr><th id="440">440</th><td>  lfd     %f2, <var>176</var>(%r3)</td></tr>
<tr><th id="441">441</th><td>  lfd     %f3, <var>184</var>(%r3)</td></tr>
<tr><th id="442">442</th><td>  lfd     %f4, <var>192</var>(%r3)</td></tr>
<tr><th id="443">443</th><td>  lfd     %f5, <var>200</var>(%r3)</td></tr>
<tr><th id="444">444</th><td>  lfd     %f6, <var>208</var>(%r3)</td></tr>
<tr><th id="445">445</th><td>  lfd     %f7, <var>216</var>(%r3)</td></tr>
<tr><th id="446">446</th><td>  lfd     %f8, <var>224</var>(%r3)</td></tr>
<tr><th id="447">447</th><td>  lfd     %f9, <var>232</var>(%r3)</td></tr>
<tr><th id="448">448</th><td>  lfd     %f10,<var>240</var>(%r3)</td></tr>
<tr><th id="449">449</th><td>  lfd     %f11,<var>248</var>(%r3)</td></tr>
<tr><th id="450">450</th><td>  lfd     %f12,<var>256</var>(%r3)</td></tr>
<tr><th id="451">451</th><td>  lfd     %f13,<var>264</var>(%r3)</td></tr>
<tr><th id="452">452</th><td>  lfd     %f14,<var>272</var>(%r3)</td></tr>
<tr><th id="453">453</th><td>  lfd     %f15,<var>280</var>(%r3)</td></tr>
<tr><th id="454">454</th><td>  lfd     %f16,<var>288</var>(%r3)</td></tr>
<tr><th id="455">455</th><td>  lfd     %f17,<var>296</var>(%r3)</td></tr>
<tr><th id="456">456</th><td>  lfd     %f18,<var>304</var>(%r3)</td></tr>
<tr><th id="457">457</th><td>  lfd     %f19,<var>312</var>(%r3)</td></tr>
<tr><th id="458">458</th><td>  lfd     %f20,<var>320</var>(%r3)</td></tr>
<tr><th id="459">459</th><td>  lfd     %f21,<var>328</var>(%r3)</td></tr>
<tr><th id="460">460</th><td>  lfd     %f22,<var>336</var>(%r3)</td></tr>
<tr><th id="461">461</th><td>  lfd     %f23,<var>344</var>(%r3)</td></tr>
<tr><th id="462">462</th><td>  lfd     %f24,<var>352</var>(%r3)</td></tr>
<tr><th id="463">463</th><td>  lfd     %f25,<var>360</var>(%r3)</td></tr>
<tr><th id="464">464</th><td>  lfd     %f26,<var>368</var>(%r3)</td></tr>
<tr><th id="465">465</th><td>  lfd     %f27,<var>376</var>(%r3)</td></tr>
<tr><th id="466">466</th><td>  lfd     %f28,<var>384</var>(%r3)</td></tr>
<tr><th id="467">467</th><td>  lfd     %f29,<var>392</var>(%r3)</td></tr>
<tr><th id="468">468</th><td>  lfd     %f30,<var>400</var>(%r3)</td></tr>
<tr><th id="469">469</th><td>  lfd     %f31,<var>408</var>(%r3)</td></tr>
<tr><th id="470">470</th><td><u>#endif</u></td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td><u>#if defined(__ALTIVEC__)</u></td></tr>
<tr><th id="473">473</th><td>  <i>// restore vector registers if any are in use</i></td></tr>
<tr><th id="474">474</th><td>  lwz     %r5, <var>156</var>(%r3)       <i>// test VRsave</i></td></tr>
<tr><th id="475">475</th><td>  cmpwi   %r5, <var>0</var></td></tr>
<tr><th id="476">476</th><td>  beq     Lnovec</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>  subi    %r4, %r1, <var>16</var></td></tr>
<tr><th id="479">479</th><td>  rlwinm  %r4, %r4, <var>0</var>, <var>0</var>, <var>27</var>  <i>// mask low 4-bits</i></td></tr>
<tr><th id="480">480</th><td>  <i>// r4 is now a 16-byte aligned pointer into the red zone</i></td></tr>
<tr><th id="481">481</th><td><i>  // the _vectorRegisters may not be 16-byte aligned so copy via red zone temp buffer</i></td></tr>
<tr><th id="482">482</th><td> </td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td><u>#define LOAD_VECTOR_UNALIGNEDl(_index) \</u></td></tr>
<tr><th id="485">485</th><td><u>  andis.  %r0, %r5, (1&lt;&lt;(15-_index))  SEPARATOR \</u></td></tr>
<tr><th id="486">486</th><td><u>  beq     Ldone ## _index             SEPARATOR \</u></td></tr>
<tr><th id="487">487</th><td><u>  lwz     %r0, 424+_index*16(%r3)     SEPARATOR \</u></td></tr>
<tr><th id="488">488</th><td><u>  stw     %r0, 0(%r4)                 SEPARATOR \</u></td></tr>
<tr><th id="489">489</th><td><u>  lwz     %r0, 424+_index*16+4(%r3)   SEPARATOR \</u></td></tr>
<tr><th id="490">490</th><td><u>  stw     %r0, 4(%r4)                 SEPARATOR \</u></td></tr>
<tr><th id="491">491</th><td><u>  lwz     %r0, 424+_index*16+8(%r3)   SEPARATOR \</u></td></tr>
<tr><th id="492">492</th><td><u>  stw     %r0, 8(%r4)                 SEPARATOR \</u></td></tr>
<tr><th id="493">493</th><td><u>  lwz     %r0, 424+_index*16+12(%r3)  SEPARATOR \</u></td></tr>
<tr><th id="494">494</th><td><u>  stw     %r0, 12(%r4)                SEPARATOR \</u></td></tr>
<tr><th id="495">495</th><td><u>  lvx     %v ## _index, 0, %r4        SEPARATOR \</u></td></tr>
<tr><th id="496">496</th><td><u>  Ldone ## _index:</u></td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td><u>#define LOAD_VECTOR_UNALIGNEDh(_index) \</u></td></tr>
<tr><th id="499">499</th><td><u>  andi.   %r0, %r5, (1&lt;&lt;(31-_index))  SEPARATOR \</u></td></tr>
<tr><th id="500">500</th><td><u>  beq     Ldone ## _index             SEPARATOR \</u></td></tr>
<tr><th id="501">501</th><td><u>  lwz     %r0, 424+_index*16(%r3)     SEPARATOR \</u></td></tr>
<tr><th id="502">502</th><td><u>  stw     %r0, 0(%r4)                 SEPARATOR \</u></td></tr>
<tr><th id="503">503</th><td><u>  lwz     %r0, 424+_index*16+4(%r3)   SEPARATOR \</u></td></tr>
<tr><th id="504">504</th><td><u>  stw     %r0, 4(%r4)                 SEPARATOR \</u></td></tr>
<tr><th id="505">505</th><td><u>  lwz     %r0, 424+_index*16+8(%r3)   SEPARATOR \</u></td></tr>
<tr><th id="506">506</th><td><u>  stw     %r0, 8(%r4)                 SEPARATOR \</u></td></tr>
<tr><th id="507">507</th><td><u>  lwz     %r0, 424+_index*16+12(%r3)  SEPARATOR \</u></td></tr>
<tr><th id="508">508</th><td><u>  stw     %r0, 12(%r4)                SEPARATOR \</u></td></tr>
<tr><th id="509">509</th><td><u>  lvx     %v ## _index, 0, %r4        SEPARATOR \</u></td></tr>
<tr><th id="510">510</th><td><u>  Ldone ## _index:</u></td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>  LOAD_VECTOR_UNALIGNEDl(<var>0</var>)</td></tr>
<tr><th id="514">514</th><td>  LOAD_VECTOR_UNALIGNEDl(<var>1</var>)</td></tr>
<tr><th id="515">515</th><td>  LOAD_VECTOR_UNALIGNEDl(<var>2</var>)</td></tr>
<tr><th id="516">516</th><td>  LOAD_VECTOR_UNALIGNEDl(<var>3</var>)</td></tr>
<tr><th id="517">517</th><td>  LOAD_VECTOR_UNALIGNEDl(<var>4</var>)</td></tr>
<tr><th id="518">518</th><td>  LOAD_VECTOR_UNALIGNEDl(<var>5</var>)</td></tr>
<tr><th id="519">519</th><td>  LOAD_VECTOR_UNALIGNEDl(<var>6</var>)</td></tr>
<tr><th id="520">520</th><td>  LOAD_VECTOR_UNALIGNEDl(<var>7</var>)</td></tr>
<tr><th id="521">521</th><td>  LOAD_VECTOR_UNALIGNEDl(<var>8</var>)</td></tr>
<tr><th id="522">522</th><td>  LOAD_VECTOR_UNALIGNEDl(<var>9</var>)</td></tr>
<tr><th id="523">523</th><td>  LOAD_VECTOR_UNALIGNEDl(<var>10</var>)</td></tr>
<tr><th id="524">524</th><td>  LOAD_VECTOR_UNALIGNEDl(<var>11</var>)</td></tr>
<tr><th id="525">525</th><td>  LOAD_VECTOR_UNALIGNEDl(<var>12</var>)</td></tr>
<tr><th id="526">526</th><td>  LOAD_VECTOR_UNALIGNEDl(<var>13</var>)</td></tr>
<tr><th id="527">527</th><td>  LOAD_VECTOR_UNALIGNEDl(<var>14</var>)</td></tr>
<tr><th id="528">528</th><td>  LOAD_VECTOR_UNALIGNEDl(<var>15</var>)</td></tr>
<tr><th id="529">529</th><td>  LOAD_VECTOR_UNALIGNEDh(<var>16</var>)</td></tr>
<tr><th id="530">530</th><td>  LOAD_VECTOR_UNALIGNEDh(<var>17</var>)</td></tr>
<tr><th id="531">531</th><td>  LOAD_VECTOR_UNALIGNEDh(<var>18</var>)</td></tr>
<tr><th id="532">532</th><td>  LOAD_VECTOR_UNALIGNEDh(<var>19</var>)</td></tr>
<tr><th id="533">533</th><td>  LOAD_VECTOR_UNALIGNEDh(<var>20</var>)</td></tr>
<tr><th id="534">534</th><td>  LOAD_VECTOR_UNALIGNEDh(<var>21</var>)</td></tr>
<tr><th id="535">535</th><td>  LOAD_VECTOR_UNALIGNEDh(<var>22</var>)</td></tr>
<tr><th id="536">536</th><td>  LOAD_VECTOR_UNALIGNEDh(<var>23</var>)</td></tr>
<tr><th id="537">537</th><td>  LOAD_VECTOR_UNALIGNEDh(<var>24</var>)</td></tr>
<tr><th id="538">538</th><td>  LOAD_VECTOR_UNALIGNEDh(<var>25</var>)</td></tr>
<tr><th id="539">539</th><td>  LOAD_VECTOR_UNALIGNEDh(<var>26</var>)</td></tr>
<tr><th id="540">540</th><td>  LOAD_VECTOR_UNALIGNEDh(<var>27</var>)</td></tr>
<tr><th id="541">541</th><td>  LOAD_VECTOR_UNALIGNEDh(<var>28</var>)</td></tr>
<tr><th id="542">542</th><td>  LOAD_VECTOR_UNALIGNEDh(<var>29</var>)</td></tr>
<tr><th id="543">543</th><td>  LOAD_VECTOR_UNALIGNEDh(<var>30</var>)</td></tr>
<tr><th id="544">544</th><td>  LOAD_VECTOR_UNALIGNEDh(<var>31</var>)</td></tr>
<tr><th id="545">545</th><td><u>#endif</u></td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td>Lnovec:</td></tr>
<tr><th id="548">548</th><td>  lwz     %r0, <var>136</var>(%r3)   <i>// __cr</i></td></tr>
<tr><th id="549">549</th><td>  mtcr    %r0</td></tr>
<tr><th id="550">550</th><td>  lwz     %r0, <var>148</var>(%r3)   <i>// __ctr</i></td></tr>
<tr><th id="551">551</th><td>  mtctr   %r0</td></tr>
<tr><th id="552">552</th><td>  lwz     %r0,   <var>0</var>(%r3)   <i>// __ssr0</i></td></tr>
<tr><th id="553">553</th><td>  mtctr   %r0</td></tr>
<tr><th id="554">554</th><td>  lwz     %r0,   <var>8</var>(%r3)   <i>// do r0 now</i></td></tr>
<tr><th id="555">555</th><td>  lwz     %r5,  <var>28</var>(%r3)   <i>// do r5 now</i></td></tr>
<tr><th id="556">556</th><td>  lwz     %r4,  <var>24</var>(%r3)   <i>// do r4 now</i></td></tr>
<tr><th id="557">557</th><td>  lwz     %r1,  <var>12</var>(%r3)   <i>// do sp now</i></td></tr>
<tr><th id="558">558</th><td>  lwz     %r3,  <var>20</var>(%r3)   <i>// do r3 last</i></td></tr>
<tr><th id="559">559</th><td>  bctr</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td><u>#elif defined(__aarch64__)</u></td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td><i>//</i></td></tr>
<tr><th id="564">564</th><td><i>// extern "C" void __libunwind_Registers_arm64_jumpto(Registers_arm64 *);</i></td></tr>
<tr><th id="565">565</th><td><i>//</i></td></tr>
<tr><th id="566">566</th><td><i>// On entry:</i></td></tr>
<tr><th id="567">567</th><td><i>//  thread_state pointer is in x0</i></td></tr>
<tr><th id="568">568</th><td><i>//</i></td></tr>
<tr><th id="569">569</th><td>  .p2align <var>2</var></td></tr>
<tr><th id="570">570</th><td>DEFINE_LIBUNWIND_FUNCTION(__libunwind_Registers_arm64_jumpto)</td></tr>
<tr><th id="571">571</th><td>  <i>// skip restore of x0,x1 for now</i></td></tr>
<tr><th id="572">572</th><td>  ldp    x2, x3,  [x0, #<var>0x010</var>]</td></tr>
<tr><th id="573">573</th><td>  ldp    x4, x5,  [x0, #<var>0x020</var>]</td></tr>
<tr><th id="574">574</th><td>  ldp    x6, x7,  [x0, #<var>0x030</var>]</td></tr>
<tr><th id="575">575</th><td>  ldp    x8, x9,  [x0, #<var>0x040</var>]</td></tr>
<tr><th id="576">576</th><td>  ldp    x10,x11, [x0, #<var>0x050</var>]</td></tr>
<tr><th id="577">577</th><td>  ldp    x12,x13, [x0, #<var>0x060</var>]</td></tr>
<tr><th id="578">578</th><td>  ldp    x14,x15, [x0, #<var>0x070</var>]</td></tr>
<tr><th id="579">579</th><td>  <i>// x16 and x17 were clobbered by the call into the unwinder, so no point in</i></td></tr>
<tr><th id="580">580</th><td><i>  // restoring them.</i></td></tr>
<tr><th id="581">581</th><td>  ldp    x18,x19, [x0, #<var>0x090</var>]</td></tr>
<tr><th id="582">582</th><td>  ldp    x20,x21, [x0, #<var>0x0A0</var>]</td></tr>
<tr><th id="583">583</th><td>  ldp    x22,x23, [x0, #<var>0x0B0</var>]</td></tr>
<tr><th id="584">584</th><td>  ldp    x24,x25, [x0, #<var>0x0C0</var>]</td></tr>
<tr><th id="585">585</th><td>  ldp    x26,x27, [x0, #<var>0x0D0</var>]</td></tr>
<tr><th id="586">586</th><td>  ldp    x28,x29, [x0, #<var>0x0E0</var>]</td></tr>
<tr><th id="587">587</th><td>  ldr    x30,     [x0, #<var>0x100</var>]  <i>// restore pc into lr</i></td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td>  ldp    d0, d1,  [x0, #<var>0x110</var>]</td></tr>
<tr><th id="590">590</th><td>  ldp    d2, d3,  [x0, #<var>0x120</var>]</td></tr>
<tr><th id="591">591</th><td>  ldp    d4, d5,  [x0, #<var>0x130</var>]</td></tr>
<tr><th id="592">592</th><td>  ldp    d6, d7,  [x0, #<var>0x140</var>]</td></tr>
<tr><th id="593">593</th><td>  ldp    d8, d9,  [x0, #<var>0x150</var>]</td></tr>
<tr><th id="594">594</th><td>  ldp    d10,d11, [x0, #<var>0x160</var>]</td></tr>
<tr><th id="595">595</th><td>  ldp    d12,d13, [x0, #<var>0x170</var>]</td></tr>
<tr><th id="596">596</th><td>  ldp    d14,d15, [x0, #<var>0x180</var>]</td></tr>
<tr><th id="597">597</th><td>  ldp    d16,d17, [x0, #<var>0x190</var>]</td></tr>
<tr><th id="598">598</th><td>  ldp    d18,d19, [x0, #<var>0x1A0</var>]</td></tr>
<tr><th id="599">599</th><td>  ldp    d20,d21, [x0, #<var>0x1B0</var>]</td></tr>
<tr><th id="600">600</th><td>  ldp    d22,d23, [x0, #<var>0x1C0</var>]</td></tr>
<tr><th id="601">601</th><td>  ldp    d24,d25, [x0, #<var>0x1D0</var>]</td></tr>
<tr><th id="602">602</th><td>  ldp    d26,d27, [x0, #<var>0x1E0</var>]</td></tr>
<tr><th id="603">603</th><td>  ldp    d28,d29, [x0, #<var>0x1F0</var>]</td></tr>
<tr><th id="604">604</th><td>  ldr    d30,     [x0, #<var>0x200</var>]</td></tr>
<tr><th id="605">605</th><td>  ldr    d31,     [x0, #<var>0x208</var>]</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>  <i>// Finally, restore sp. This must be done after the the last read from the</i></td></tr>
<tr><th id="608">608</th><td><i>  // context struct, because it is allocated on the stack, and an exception</i></td></tr>
<tr><th id="609">609</th><td><i>  // could clobber the de-allocated portion of the stack after sp has been</i></td></tr>
<tr><th id="610">610</th><td><i>  // restored.</i></td></tr>
<tr><th id="611">611</th><td>  ldr    x16,     [x0, #<var>0x0F8</var>]</td></tr>
<tr><th id="612">612</th><td>  ldp    x0, x1,  [x0, #<var>0x000</var>]  <i>// restore x0,x1</i></td></tr>
<tr><th id="613">613</th><td>  mov    sp,x16                 <i>// restore sp</i></td></tr>
<tr><th id="614">614</th><td>  ret    x30                    <i>// jump to pc</i></td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td><u>#elif defined(__arm__) &amp;&amp; !defined(__APPLE__)</u></td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td><u>#if !defined(__ARM_ARCH_ISA_ARM)</u></td></tr>
<tr><th id="619">619</th><td><u>#if (__ARM_ARCH_ISA_THUMB == 2)</u></td></tr>
<tr><th id="620">620</th><td>  .syntax unified</td></tr>
<tr><th id="621">621</th><td><u>#endif</u></td></tr>
<tr><th id="622">622</th><td>  .thumb</td></tr>
<tr><th id="623">623</th><td><u>#endif</u></td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td>@</td></tr>
<tr><th id="626">626</th><td>@ <em>void</em> libunwind::Registers_arm::restoreCoreAndJumpTo()</td></tr>
<tr><th id="627">627</th><td>@</td></tr>
<tr><th id="628">628</th><td>@ On entry:</td></tr>
<tr><th id="629">629</th><td>@  thread_state pointer is in r0</td></tr>
<tr><th id="630">630</th><td>@</td></tr>
<tr><th id="631">631</th><td>  .p2align <var>2</var></td></tr>
<tr><th id="632">632</th><td>DEFINE_LIBUNWIND_FUNCTION(_ZN9libunwind13Registers_arm20restoreCoreAndJumpToEv)</td></tr>
<tr><th id="633">633</th><td><u>#if !defined(__ARM_ARCH_ISA_ARM) &amp;&amp; __ARM_ARCH_ISA_THUMB == 1</u></td></tr>
<tr><th id="634">634</th><td>  @ r8-r11: ldm into r1-r4, then mov to r8-r11</td></tr>
<tr><th id="635">635</th><td>  adds r0, #<var>0x20</var></td></tr>
<tr><th id="636">636</th><td>  ldm r0!, {r1-r4}</td></tr>
<tr><th id="637">637</th><td>  subs r0, #<var>0x30</var></td></tr>
<tr><th id="638">638</th><td>  mov r8, r1</td></tr>
<tr><th id="639">639</th><td>  mov r9, r2</td></tr>
<tr><th id="640">640</th><td>  mov r10, r3</td></tr>
<tr><th id="641">641</th><td>  mov r11, r4</td></tr>
<tr><th id="642">642</th><td>  @ r12 does not need loading, it it the intra-procedure-call scratch <em>register</em></td></tr>
<tr><th id="643">643</th><td>  ldr r2, [r0, #<var>0x34</var>]</td></tr>
<tr><th id="644">644</th><td>  ldr r3, [r0, #<var>0x3c</var>]</td></tr>
<tr><th id="645">645</th><td>  mov sp, r2</td></tr>
<tr><th id="646">646</th><td>  mov lr, r3         @ restore pc into lr</td></tr>
<tr><th id="647">647</th><td>  ldm r0, {r0-r7}</td></tr>
<tr><th id="648">648</th><td><u>#else</u></td></tr>
<tr><th id="649">649</th><td>  @ Use lr as base so that r0 can be restored.</td></tr>
<tr><th id="650">650</th><td>  mov lr, r0</td></tr>
<tr><th id="651">651</th><td>  @ <var>32bit</var> thumb-<var>2</var> restrictions <b>for</b> ldm:</td></tr>
<tr><th id="652">652</th><td>  @ . the sp (r13) cannot be in the list</td></tr>
<tr><th id="653">653</th><td>  @ . the pc (r15) and lr (r14) cannot both be in the list in an LDM instruction</td></tr>
<tr><th id="654">654</th><td>  ldm lr, {r0-r12}</td></tr>
<tr><th id="655">655</th><td>  ldr sp, [lr, #<var>52</var>]</td></tr>
<tr><th id="656">656</th><td>  ldr lr, [lr, #<var>60</var>]  @ restore pc into lr</td></tr>
<tr><th id="657">657</th><td><u>#endif</u></td></tr>
<tr><th id="658">658</th><td>  JMP(lr)</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td>@</td></tr>
<tr><th id="661">661</th><td>@ <em>static</em> <em>void</em> libunwind::Registers_arm::restoreVFPWithFLDMD(unw_fpreg_t* values)</td></tr>
<tr><th id="662">662</th><td>@</td></tr>
<tr><th id="663">663</th><td>@ On entry:</td></tr>
<tr><th id="664">664</th><td>@  values pointer is in r0</td></tr>
<tr><th id="665">665</th><td>@</td></tr>
<tr><th id="666">666</th><td>  .p2align <var>2</var></td></tr>
<tr><th id="667">667</th><td><u>#if defined(__ELF__)</u></td></tr>
<tr><th id="668">668</th><td>  .fpu vfpv3-d16</td></tr>
<tr><th id="669">669</th><td><u>#endif</u></td></tr>
<tr><th id="670">670</th><td>DEFINE_LIBUNWIND_FUNCTION(_ZN9libunwind13Registers_arm19restoreVFPWithFLDMDEPv)</td></tr>
<tr><th id="671">671</th><td>  @ VFP and iwMMX instructions are only available when compiling with the flags</td></tr>
<tr><th id="672">672</th><td>  @ that enable them. We <b>do</b> not want to <b>do</b> that in the library (because we <b>do</b> not</td></tr>
<tr><th id="673">673</th><td>  @ want the compiler to generate instructions that access those) but this is</td></tr>
<tr><th id="674">674</th><td>  @ only accessed <b>if</b> the personality routine needs these registers. Use of</td></tr>
<tr><th id="675">675</th><td>  @ these registers implies they are, actually, available on the target, so</td></tr>
<tr><th id="676">676</th><td>  @ it's ok to execute.</td></tr>
<tr><th id="677">677</th><td>  @ So, generate the instruction using the corresponding coprocessor mnemonic.</td></tr>
<tr><th id="678">678</th><td>  vldmia r0, {d0-d15}</td></tr>
<tr><th id="679">679</th><td>  JMP(lr)</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td>@</td></tr>
<tr><th id="682">682</th><td>@ <em>static</em> <em>void</em> libunwind::Registers_arm::restoreVFPWithFLDMX(unw_fpreg_t* values)</td></tr>
<tr><th id="683">683</th><td>@</td></tr>
<tr><th id="684">684</th><td>@ On entry:</td></tr>
<tr><th id="685">685</th><td>@  values pointer is in r0</td></tr>
<tr><th id="686">686</th><td>@</td></tr>
<tr><th id="687">687</th><td>  .p2align <var>2</var></td></tr>
<tr><th id="688">688</th><td><u>#if defined(__ELF__)</u></td></tr>
<tr><th id="689">689</th><td>  .fpu vfpv3-d16</td></tr>
<tr><th id="690">690</th><td><u>#endif</u></td></tr>
<tr><th id="691">691</th><td>DEFINE_LIBUNWIND_FUNCTION(_ZN9libunwind13Registers_arm19restoreVFPWithFLDMXEPv)</td></tr>
<tr><th id="692">692</th><td>  vldmia r0, {d0-d15} @ fldmiax is deprecated in ARMv7+ and now behaves like vldmia</td></tr>
<tr><th id="693">693</th><td>  JMP(lr)</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>@</td></tr>
<tr><th id="696">696</th><td>@ <em>static</em> <em>void</em> libunwind::Registers_arm::restoreVFPv3(unw_fpreg_t* values)</td></tr>
<tr><th id="697">697</th><td>@</td></tr>
<tr><th id="698">698</th><td>@ On entry:</td></tr>
<tr><th id="699">699</th><td>@  values pointer is in r0</td></tr>
<tr><th id="700">700</th><td>@</td></tr>
<tr><th id="701">701</th><td>  .p2align <var>2</var></td></tr>
<tr><th id="702">702</th><td><u>#if defined(__ELF__)</u></td></tr>
<tr><th id="703">703</th><td>  .fpu vfpv3</td></tr>
<tr><th id="704">704</th><td><u>#endif</u></td></tr>
<tr><th id="705">705</th><td>DEFINE_LIBUNWIND_FUNCTION(_ZN9libunwind13Registers_arm12restoreVFPv3EPv)</td></tr>
<tr><th id="706">706</th><td>  vldmia r0, {d16-d31}</td></tr>
<tr><th id="707">707</th><td>  JMP(lr)</td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td><u>#if defined(__ARM_WMMX)</u></td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td>@</td></tr>
<tr><th id="712">712</th><td>@ <em>static</em> <em>void</em> libunwind::Registers_arm::restoreiWMMX(unw_fpreg_t* values)</td></tr>
<tr><th id="713">713</th><td>@</td></tr>
<tr><th id="714">714</th><td>@ On entry:</td></tr>
<tr><th id="715">715</th><td>@  values pointer is in r0</td></tr>
<tr><th id="716">716</th><td>@</td></tr>
<tr><th id="717">717</th><td>  .p2align <var>2</var></td></tr>
<tr><th id="718">718</th><td><u>#if defined(__ELF__)</u></td></tr>
<tr><th id="719">719</th><td>  .arch armv5te</td></tr>
<tr><th id="720">720</th><td><u>#endif</u></td></tr>
<tr><th id="721">721</th><td>DEFINE_LIBUNWIND_FUNCTION(_ZN9libunwind13Registers_arm12restoreiWMMXEPv)</td></tr>
<tr><th id="722">722</th><td>  ldcl p1, cr0, [r0], #<var>8</var>  @ wldrd wR0, [r0], #<var>8</var></td></tr>
<tr><th id="723">723</th><td>  ldcl p1, cr1, [r0], #<var>8</var>  @ wldrd wR1, [r0], #<var>8</var></td></tr>
<tr><th id="724">724</th><td>  ldcl p1, cr2, [r0], #<var>8</var>  @ wldrd wR2, [r0], #<var>8</var></td></tr>
<tr><th id="725">725</th><td>  ldcl p1, cr3, [r0], #<var>8</var>  @ wldrd wR3, [r0], #<var>8</var></td></tr>
<tr><th id="726">726</th><td>  ldcl p1, cr4, [r0], #<var>8</var>  @ wldrd wR4, [r0], #<var>8</var></td></tr>
<tr><th id="727">727</th><td>  ldcl p1, cr5, [r0], #<var>8</var>  @ wldrd wR5, [r0], #<var>8</var></td></tr>
<tr><th id="728">728</th><td>  ldcl p1, cr6, [r0], #<var>8</var>  @ wldrd wR6, [r0], #<var>8</var></td></tr>
<tr><th id="729">729</th><td>  ldcl p1, cr7, [r0], #<var>8</var>  @ wldrd wR7, [r0], #<var>8</var></td></tr>
<tr><th id="730">730</th><td>  ldcl p1, cr8, [r0], #<var>8</var>  @ wldrd wR8, [r0], #<var>8</var></td></tr>
<tr><th id="731">731</th><td>  ldcl p1, cr9, [r0], #<var>8</var>  @ wldrd wR9, [r0], #<var>8</var></td></tr>
<tr><th id="732">732</th><td>  ldcl p1, cr10, [r0], #<var>8</var>  @ wldrd wR10, [r0], #<var>8</var></td></tr>
<tr><th id="733">733</th><td>  ldcl p1, cr11, [r0], #<var>8</var>  @ wldrd wR11, [r0], #<var>8</var></td></tr>
<tr><th id="734">734</th><td>  ldcl p1, cr12, [r0], #<var>8</var>  @ wldrd wR12, [r0], #<var>8</var></td></tr>
<tr><th id="735">735</th><td>  ldcl p1, cr13, [r0], #<var>8</var>  @ wldrd wR13, [r0], #<var>8</var></td></tr>
<tr><th id="736">736</th><td>  ldcl p1, cr14, [r0], #<var>8</var>  @ wldrd wR14, [r0], #<var>8</var></td></tr>
<tr><th id="737">737</th><td>  ldcl p1, cr15, [r0], #<var>8</var>  @ wldrd wR15, [r0], #<var>8</var></td></tr>
<tr><th id="738">738</th><td>  JMP(lr)</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td>@</td></tr>
<tr><th id="741">741</th><td>@ <em>static</em> <em>void</em> libunwind::Registers_arm::restoreiWMMXControl(unw_uint32_t* values)</td></tr>
<tr><th id="742">742</th><td>@</td></tr>
<tr><th id="743">743</th><td>@ On entry:</td></tr>
<tr><th id="744">744</th><td>@  values pointer is in r0</td></tr>
<tr><th id="745">745</th><td>@</td></tr>
<tr><th id="746">746</th><td>  .p2align <var>2</var></td></tr>
<tr><th id="747">747</th><td><u>#if defined(__ELF__)</u></td></tr>
<tr><th id="748">748</th><td>  .arch armv5te</td></tr>
<tr><th id="749">749</th><td><u>#endif</u></td></tr>
<tr><th id="750">750</th><td>DEFINE_LIBUNWIND_FUNCTION(_ZN9libunwind13Registers_arm19restoreiWMMXControlEPj)</td></tr>
<tr><th id="751">751</th><td>  ldc2 p1, cr8, [r0], #<var>4</var>  @ wldrw wCGR0, [r0], #<var>4</var></td></tr>
<tr><th id="752">752</th><td>  ldc2 p1, cr9, [r0], #<var>4</var>  @ wldrw wCGR1, [r0], #<var>4</var></td></tr>
<tr><th id="753">753</th><td>  ldc2 p1, cr10, [r0], #<var>4</var>  @ wldrw wCGR2, [r0], #<var>4</var></td></tr>
<tr><th id="754">754</th><td>  ldc2 p1, cr11, [r0], #<var>4</var>  @ wldrw wCGR3, [r0], #<var>4</var></td></tr>
<tr><th id="755">755</th><td>  JMP(lr)</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td><u>#endif</u></td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td><u>#elif defined(__or1k__)</u></td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td>DEFINE_LIBUNWIND_FUNCTION(_ZN9libunwind14Registers_or1k6jumptoEv)</td></tr>
<tr><th id="762">762</th><td><u>#</u></td></tr>
<tr><th id="763">763</th><td><u># void libunwind::Registers_or1k::jumpto()</u></td></tr>
<tr><th id="764">764</th><td><u>#</u></td></tr>
<tr><th id="765">765</th><td><u># On entry:</u></td></tr>
<tr><th id="766">766</th><td><u>#  thread_state pointer is in r3</u></td></tr>
<tr><th id="767">767</th><td><u>#</u></td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>  <u># restore integral registers</u></td></tr>
<tr><th id="770">770</th><td>  l.lwz     r0,  <var>0</var>(r3)</td></tr>
<tr><th id="771">771</th><td>  l.lwz     r1,  <var>4</var>(r3)</td></tr>
<tr><th id="772">772</th><td>  l.lwz     r2,  <var>8</var>(r3)</td></tr>
<tr><th id="773">773</th><td>  <u># skip r3 for now</u></td></tr>
<tr><th id="774">774</th><td>  l.lwz     r4, <var>16</var>(r3)</td></tr>
<tr><th id="775">775</th><td>  l.lwz     r5, <var>20</var>(r3)</td></tr>
<tr><th id="776">776</th><td>  l.lwz     r6, <var>24</var>(r3)</td></tr>
<tr><th id="777">777</th><td>  l.lwz     r7, <var>28</var>(r3)</td></tr>
<tr><th id="778">778</th><td>  l.lwz     r8, <var>32</var>(r3)</td></tr>
<tr><th id="779">779</th><td>  <u># skip r9</u></td></tr>
<tr><th id="780">780</th><td>  l.lwz    r10, <var>40</var>(r3)</td></tr>
<tr><th id="781">781</th><td>  l.lwz    r11, <var>44</var>(r3)</td></tr>
<tr><th id="782">782</th><td>  l.lwz    r12, <var>48</var>(r3)</td></tr>
<tr><th id="783">783</th><td>  l.lwz    r13, <var>52</var>(r3)</td></tr>
<tr><th id="784">784</th><td>  l.lwz    r14, <var>56</var>(r3)</td></tr>
<tr><th id="785">785</th><td>  l.lwz    r15, <var>60</var>(r3)</td></tr>
<tr><th id="786">786</th><td>  l.lwz    r16, <var>64</var>(r3)</td></tr>
<tr><th id="787">787</th><td>  l.lwz    r17, <var>68</var>(r3)</td></tr>
<tr><th id="788">788</th><td>  l.lwz    r18, <var>72</var>(r3)</td></tr>
<tr><th id="789">789</th><td>  l.lwz    r19, <var>76</var>(r3)</td></tr>
<tr><th id="790">790</th><td>  l.lwz    r20, <var>80</var>(r3)</td></tr>
<tr><th id="791">791</th><td>  l.lwz    r21, <var>84</var>(r3)</td></tr>
<tr><th id="792">792</th><td>  l.lwz    r22, <var>88</var>(r3)</td></tr>
<tr><th id="793">793</th><td>  l.lwz    r23, <var>92</var>(r3)</td></tr>
<tr><th id="794">794</th><td>  l.lwz    r24, <var>96</var>(r3)</td></tr>
<tr><th id="795">795</th><td>  l.lwz    r25,<var>100</var>(r3)</td></tr>
<tr><th id="796">796</th><td>  l.lwz    r26,<var>104</var>(r3)</td></tr>
<tr><th id="797">797</th><td>  l.lwz    r27,<var>108</var>(r3)</td></tr>
<tr><th id="798">798</th><td>  l.lwz    r28,<var>112</var>(r3)</td></tr>
<tr><th id="799">799</th><td>  l.lwz    r29,<var>116</var>(r3)</td></tr>
<tr><th id="800">800</th><td>  l.lwz    r30,<var>120</var>(r3)</td></tr>
<tr><th id="801">801</th><td>  l.lwz    r31,<var>124</var>(r3)</td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td>  <u># at last, restore r3</u></td></tr>
<tr><th id="804">804</th><td>  l.lwz    r3,  <var>12</var>(r3)</td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td>  <u># load new pc into ra</u></td></tr>
<tr><th id="807">807</th><td>  l.lwz    r9, <var>128</var>(r3)</td></tr>
<tr><th id="808">808</th><td>  <u># jump to pc</u></td></tr>
<tr><th id="809">809</th><td>  l.jr     r9</td></tr>
<tr><th id="810">810</th><td>   l.nop</td></tr>
<tr><th id="811">811</th><td></td></tr>
<tr><th id="812">812</th><td><u>#elif defined(__hexagon__)</u></td></tr>
<tr><th id="813">813</th><td><u># On entry:</u></td></tr>
<tr><th id="814">814</th><td><u>#  thread_state pointer is in r2</u></td></tr>
<tr><th id="815">815</th><td>DEFINE_LIBUNWIND_FUNCTION(_ZN9libunwind17Registers_hexagon6jumptoEv)</td></tr>
<tr><th id="816">816</th><td><u>#</u></td></tr>
<tr><th id="817">817</th><td><u># void libunwind::Registers_hexagon::jumpto()</u></td></tr>
<tr><th id="818">818</th><td><u>#</u></td></tr>
<tr><th id="819">819</th><td>  r8 = memw(r0+#<var>32</var>)</td></tr>
<tr><th id="820">820</th><td>  r9 = memw(r0+#<var>36</var>)</td></tr>
<tr><th id="821">821</th><td>  r10 = memw(r0+#<var>40</var>)</td></tr>
<tr><th id="822">822</th><td>  r11 = memw(r0+#<var>44</var>)</td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td>  r12 = memw(r0+#<var>48</var>)</td></tr>
<tr><th id="825">825</th><td>  r13 = memw(r0+#<var>52</var>)</td></tr>
<tr><th id="826">826</th><td>  r14 = memw(r0+#<var>56</var>)</td></tr>
<tr><th id="827">827</th><td>  r15 = memw(r0+#<var>60</var>)</td></tr>
<tr><th id="828">828</th><td></td></tr>
<tr><th id="829">829</th><td>  r16 = memw(r0+#<var>64</var>)</td></tr>
<tr><th id="830">830</th><td>  r17 = memw(r0+#<var>68</var>)</td></tr>
<tr><th id="831">831</th><td>  r18 = memw(r0+#<var>72</var>)</td></tr>
<tr><th id="832">832</th><td>  r19 = memw(r0+#<var>76</var>)</td></tr>
<tr><th id="833">833</th><td></td></tr>
<tr><th id="834">834</th><td>  r20 = memw(r0+#<var>80</var>)</td></tr>
<tr><th id="835">835</th><td>  r21 = memw(r0+#<var>84</var>)</td></tr>
<tr><th id="836">836</th><td>  r22 = memw(r0+#<var>88</var>)</td></tr>
<tr><th id="837">837</th><td>  r23 = memw(r0+#<var>92</var>)</td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td>  r24 = memw(r0+#<var>96</var>)</td></tr>
<tr><th id="840">840</th><td>  r25 = memw(r0+#<var>100</var>)</td></tr>
<tr><th id="841">841</th><td>  r26 = memw(r0+#<var>104</var>)</td></tr>
<tr><th id="842">842</th><td>  r27 = memw(r0+#<var>108</var>)</td></tr>
<tr><th id="843">843</th><td></td></tr>
<tr><th id="844">844</th><td>  r28 = memw(r0+#<var>112</var>)</td></tr>
<tr><th id="845">845</th><td>  r29 = memw(r0+#<var>116</var>)</td></tr>
<tr><th id="846">846</th><td>  r30 = memw(r0+#<var>120</var>)</td></tr>
<tr><th id="847">847</th><td>  r31 = memw(r0+#<var>132</var>)</td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td>  r1 = memw(r0+#<var>128</var>)</td></tr>
<tr><th id="850">850</th><td>  c4 = r1   <i>// Predicate register</i></td></tr>
<tr><th id="851">851</th><td>  r1 = memw(r0+#<var>4</var>)</td></tr>
<tr><th id="852">852</th><td>  r0 = memw(r0)</td></tr>
<tr><th id="853">853</th><td>  jumpr r31</td></tr>
<tr><th id="854">854</th><td><u>#elif defined(__mips__) &amp;&amp; defined(_ABIO32) &amp;&amp; _MIPS_SIM == _ABIO32</u></td></tr>
<tr><th id="855">855</th><td></td></tr>
<tr><th id="856">856</th><td><i>//</i></td></tr>
<tr><th id="857">857</th><td><i>// void libunwind::Registers_mips_o32::jumpto()</i></td></tr>
<tr><th id="858">858</th><td><i>//</i></td></tr>
<tr><th id="859">859</th><td><i>// On entry:</i></td></tr>
<tr><th id="860">860</th><td><i>//  thread state pointer is in a0 ($4)</i></td></tr>
<tr><th id="861">861</th><td><i>//</i></td></tr>
<tr><th id="862">862</th><td>DEFINE_LIBUNWIND_FUNCTION(_ZN9libunwind18Registers_mips_o326jumptoEv)</td></tr>
<tr><th id="863">863</th><td>  .set push</td></tr>
<tr><th id="864">864</th><td>  .set noat</td></tr>
<tr><th id="865">865</th><td>  .set noreorder</td></tr>
<tr><th id="866">866</th><td>  .set nomacro</td></tr>
<tr><th id="867">867</th><td><u>#ifdef __mips_hard_float</u></td></tr>
<tr><th id="868">868</th><td><u>#if __mips_fpr != 64</u></td></tr>
<tr><th id="869">869</th><td>  ldc1  $f0, (<var>4</var> * <var>36</var> + <var>8</var> * <var>0</var>)($<var>4</var>)</td></tr>
<tr><th id="870">870</th><td>  ldc1  $f2, (<var>4</var> * <var>36</var> + <var>8</var> * <var>2</var>)($<var>4</var>)</td></tr>
<tr><th id="871">871</th><td>  ldc1  $f4, (<var>4</var> * <var>36</var> + <var>8</var> * <var>4</var>)($<var>4</var>)</td></tr>
<tr><th id="872">872</th><td>  ldc1  $f6, (<var>4</var> * <var>36</var> + <var>8</var> * <var>6</var>)($<var>4</var>)</td></tr>
<tr><th id="873">873</th><td>  ldc1  $f8, (<var>4</var> * <var>36</var> + <var>8</var> * <var>8</var>)($<var>4</var>)</td></tr>
<tr><th id="874">874</th><td>  ldc1  $f10, (<var>4</var> * <var>36</var> + <var>8</var> * <var>10</var>)($<var>4</var>)</td></tr>
<tr><th id="875">875</th><td>  ldc1  $f12, (<var>4</var> * <var>36</var> + <var>8</var> * <var>12</var>)($<var>4</var>)</td></tr>
<tr><th id="876">876</th><td>  ldc1  $f14, (<var>4</var> * <var>36</var> + <var>8</var> * <var>14</var>)($<var>4</var>)</td></tr>
<tr><th id="877">877</th><td>  ldc1  $f16, (<var>4</var> * <var>36</var> + <var>8</var> * <var>16</var>)($<var>4</var>)</td></tr>
<tr><th id="878">878</th><td>  ldc1  $f18, (<var>4</var> * <var>36</var> + <var>8</var> * <var>18</var>)($<var>4</var>)</td></tr>
<tr><th id="879">879</th><td>  ldc1  $f20, (<var>4</var> * <var>36</var> + <var>8</var> * <var>20</var>)($<var>4</var>)</td></tr>
<tr><th id="880">880</th><td>  ldc1  $f22, (<var>4</var> * <var>36</var> + <var>8</var> * <var>22</var>)($<var>4</var>)</td></tr>
<tr><th id="881">881</th><td>  ldc1  $f24, (<var>4</var> * <var>36</var> + <var>8</var> * <var>24</var>)($<var>4</var>)</td></tr>
<tr><th id="882">882</th><td>  ldc1  $f26, (<var>4</var> * <var>36</var> + <var>8</var> * <var>26</var>)($<var>4</var>)</td></tr>
<tr><th id="883">883</th><td>  ldc1  $f28, (<var>4</var> * <var>36</var> + <var>8</var> * <var>28</var>)($<var>4</var>)</td></tr>
<tr><th id="884">884</th><td>  ldc1  $f30, (<var>4</var> * <var>36</var> + <var>8</var> * <var>30</var>)($<var>4</var>)</td></tr>
<tr><th id="885">885</th><td><u>#else</u></td></tr>
<tr><th id="886">886</th><td>  ldc1  $f0, (<var>4</var> * <var>36</var> + <var>8</var> * <var>0</var>)($<var>4</var>)</td></tr>
<tr><th id="887">887</th><td>  ldc1  $f1, (<var>4</var> * <var>36</var> + <var>8</var> * <var>1</var>)($<var>4</var>)</td></tr>
<tr><th id="888">888</th><td>  ldc1  $f2, (<var>4</var> * <var>36</var> + <var>8</var> * <var>2</var>)($<var>4</var>)</td></tr>
<tr><th id="889">889</th><td>  ldc1  $f3, (<var>4</var> * <var>36</var> + <var>8</var> * <var>3</var>)($<var>4</var>)</td></tr>
<tr><th id="890">890</th><td>  ldc1  $f4, (<var>4</var> * <var>36</var> + <var>8</var> * <var>4</var>)($<var>4</var>)</td></tr>
<tr><th id="891">891</th><td>  ldc1  $f5, (<var>4</var> * <var>36</var> + <var>8</var> * <var>5</var>)($<var>4</var>)</td></tr>
<tr><th id="892">892</th><td>  ldc1  $f6, (<var>4</var> * <var>36</var> + <var>8</var> * <var>6</var>)($<var>4</var>)</td></tr>
<tr><th id="893">893</th><td>  ldc1  $f7, (<var>4</var> * <var>36</var> + <var>8</var> * <var>7</var>)($<var>4</var>)</td></tr>
<tr><th id="894">894</th><td>  ldc1  $f8, (<var>4</var> * <var>36</var> + <var>8</var> * <var>8</var>)($<var>4</var>)</td></tr>
<tr><th id="895">895</th><td>  ldc1  $f9, (<var>4</var> * <var>36</var> + <var>8</var> * <var>9</var>)($<var>4</var>)</td></tr>
<tr><th id="896">896</th><td>  ldc1  $f10, (<var>4</var> * <var>36</var> + <var>8</var> * <var>10</var>)($<var>4</var>)</td></tr>
<tr><th id="897">897</th><td>  ldc1  $f11, (<var>4</var> * <var>36</var> + <var>8</var> * <var>11</var>)($<var>4</var>)</td></tr>
<tr><th id="898">898</th><td>  ldc1  $f12, (<var>4</var> * <var>36</var> + <var>8</var> * <var>12</var>)($<var>4</var>)</td></tr>
<tr><th id="899">899</th><td>  ldc1  $f13, (<var>4</var> * <var>36</var> + <var>8</var> * <var>13</var>)($<var>4</var>)</td></tr>
<tr><th id="900">900</th><td>  ldc1  $f14, (<var>4</var> * <var>36</var> + <var>8</var> * <var>14</var>)($<var>4</var>)</td></tr>
<tr><th id="901">901</th><td>  ldc1  $f15, (<var>4</var> * <var>36</var> + <var>8</var> * <var>15</var>)($<var>4</var>)</td></tr>
<tr><th id="902">902</th><td>  ldc1  $f16, (<var>4</var> * <var>36</var> + <var>8</var> * <var>16</var>)($<var>4</var>)</td></tr>
<tr><th id="903">903</th><td>  ldc1  $f17, (<var>4</var> * <var>36</var> + <var>8</var> * <var>17</var>)($<var>4</var>)</td></tr>
<tr><th id="904">904</th><td>  ldc1  $f18, (<var>4</var> * <var>36</var> + <var>8</var> * <var>18</var>)($<var>4</var>)</td></tr>
<tr><th id="905">905</th><td>  ldc1  $f19, (<var>4</var> * <var>36</var> + <var>8</var> * <var>19</var>)($<var>4</var>)</td></tr>
<tr><th id="906">906</th><td>  ldc1  $f20, (<var>4</var> * <var>36</var> + <var>8</var> * <var>20</var>)($<var>4</var>)</td></tr>
<tr><th id="907">907</th><td>  ldc1  $f21, (<var>4</var> * <var>36</var> + <var>8</var> * <var>21</var>)($<var>4</var>)</td></tr>
<tr><th id="908">908</th><td>  ldc1  $f22, (<var>4</var> * <var>36</var> + <var>8</var> * <var>22</var>)($<var>4</var>)</td></tr>
<tr><th id="909">909</th><td>  ldc1  $f23, (<var>4</var> * <var>36</var> + <var>8</var> * <var>23</var>)($<var>4</var>)</td></tr>
<tr><th id="910">910</th><td>  ldc1  $f24, (<var>4</var> * <var>36</var> + <var>8</var> * <var>24</var>)($<var>4</var>)</td></tr>
<tr><th id="911">911</th><td>  ldc1  $f25, (<var>4</var> * <var>36</var> + <var>8</var> * <var>25</var>)($<var>4</var>)</td></tr>
<tr><th id="912">912</th><td>  ldc1  $f26, (<var>4</var> * <var>36</var> + <var>8</var> * <var>26</var>)($<var>4</var>)</td></tr>
<tr><th id="913">913</th><td>  ldc1  $f27, (<var>4</var> * <var>36</var> + <var>8</var> * <var>27</var>)($<var>4</var>)</td></tr>
<tr><th id="914">914</th><td>  ldc1  $f28, (<var>4</var> * <var>36</var> + <var>8</var> * <var>28</var>)($<var>4</var>)</td></tr>
<tr><th id="915">915</th><td>  ldc1  $f29, (<var>4</var> * <var>36</var> + <var>8</var> * <var>29</var>)($<var>4</var>)</td></tr>
<tr><th id="916">916</th><td>  ldc1  $f30, (<var>4</var> * <var>36</var> + <var>8</var> * <var>30</var>)($<var>4</var>)</td></tr>
<tr><th id="917">917</th><td>  ldc1  $f31, (<var>4</var> * <var>36</var> + <var>8</var> * <var>31</var>)($<var>4</var>)</td></tr>
<tr><th id="918">918</th><td><u>#endif</u></td></tr>
<tr><th id="919">919</th><td><u>#endif</u></td></tr>
<tr><th id="920">920</th><td>  <i>// restore hi and lo</i></td></tr>
<tr><th id="921">921</th><td>  lw    $<var>8</var>, (<var>4</var> * <var>33</var>)($<var>4</var>)</td></tr>
<tr><th id="922">922</th><td>  mthi  $<var>8</var></td></tr>
<tr><th id="923">923</th><td>  lw    $<var>8</var>, (<var>4</var> * <var>34</var>)($<var>4</var>)</td></tr>
<tr><th id="924">924</th><td>  mtlo  $<var>8</var></td></tr>
<tr><th id="925">925</th><td>  <i>// r0 is zero</i></td></tr>
<tr><th id="926">926</th><td>  lw    $<var>1</var>, (<var>4</var> * <var>1</var>)($<var>4</var>)</td></tr>
<tr><th id="927">927</th><td>  lw    $<var>2</var>, (<var>4</var> * <var>2</var>)($<var>4</var>)</td></tr>
<tr><th id="928">928</th><td>  lw    $<var>3</var>, (<var>4</var> * <var>3</var>)($<var>4</var>)</td></tr>
<tr><th id="929">929</th><td>  <i>// skip a0 for now</i></td></tr>
<tr><th id="930">930</th><td>  lw    $<var>5</var>, (<var>4</var> * <var>5</var>)($<var>4</var>)</td></tr>
<tr><th id="931">931</th><td>  lw    $<var>6</var>, (<var>4</var> * <var>6</var>)($<var>4</var>)</td></tr>
<tr><th id="932">932</th><td>  lw    $<var>7</var>, (<var>4</var> * <var>7</var>)($<var>4</var>)</td></tr>
<tr><th id="933">933</th><td>  lw    $<var>8</var>, (<var>4</var> * <var>8</var>)($<var>4</var>)</td></tr>
<tr><th id="934">934</th><td>  lw    $<var>9</var>, (<var>4</var> * <var>9</var>)($<var>4</var>)</td></tr>
<tr><th id="935">935</th><td>  lw    $<var>10</var>, (<var>4</var> * <var>10</var>)($<var>4</var>)</td></tr>
<tr><th id="936">936</th><td>  lw    $<var>11</var>, (<var>4</var> * <var>11</var>)($<var>4</var>)</td></tr>
<tr><th id="937">937</th><td>  lw    $<var>12</var>, (<var>4</var> * <var>12</var>)($<var>4</var>)</td></tr>
<tr><th id="938">938</th><td>  lw    $<var>13</var>, (<var>4</var> * <var>13</var>)($<var>4</var>)</td></tr>
<tr><th id="939">939</th><td>  lw    $<var>14</var>, (<var>4</var> * <var>14</var>)($<var>4</var>)</td></tr>
<tr><th id="940">940</th><td>  lw    $<var>15</var>, (<var>4</var> * <var>15</var>)($<var>4</var>)</td></tr>
<tr><th id="941">941</th><td>  lw    $<var>16</var>, (<var>4</var> * <var>16</var>)($<var>4</var>)</td></tr>
<tr><th id="942">942</th><td>  lw    $<var>17</var>, (<var>4</var> * <var>17</var>)($<var>4</var>)</td></tr>
<tr><th id="943">943</th><td>  lw    $<var>18</var>, (<var>4</var> * <var>18</var>)($<var>4</var>)</td></tr>
<tr><th id="944">944</th><td>  lw    $<var>19</var>, (<var>4</var> * <var>19</var>)($<var>4</var>)</td></tr>
<tr><th id="945">945</th><td>  lw    $<var>20</var>, (<var>4</var> * <var>20</var>)($<var>4</var>)</td></tr>
<tr><th id="946">946</th><td>  lw    $<var>21</var>, (<var>4</var> * <var>21</var>)($<var>4</var>)</td></tr>
<tr><th id="947">947</th><td>  lw    $<var>22</var>, (<var>4</var> * <var>22</var>)($<var>4</var>)</td></tr>
<tr><th id="948">948</th><td>  lw    $<var>23</var>, (<var>4</var> * <var>23</var>)($<var>4</var>)</td></tr>
<tr><th id="949">949</th><td>  lw    $<var>24</var>, (<var>4</var> * <var>24</var>)($<var>4</var>)</td></tr>
<tr><th id="950">950</th><td>  lw    $<var>25</var>, (<var>4</var> * <var>25</var>)($<var>4</var>)</td></tr>
<tr><th id="951">951</th><td>  lw    $<var>26</var>, (<var>4</var> * <var>26</var>)($<var>4</var>)</td></tr>
<tr><th id="952">952</th><td>  lw    $<var>27</var>, (<var>4</var> * <var>27</var>)($<var>4</var>)</td></tr>
<tr><th id="953">953</th><td>  lw    $<var>28</var>, (<var>4</var> * <var>28</var>)($<var>4</var>)</td></tr>
<tr><th id="954">954</th><td>  lw    $<var>29</var>, (<var>4</var> * <var>29</var>)($<var>4</var>)</td></tr>
<tr><th id="955">955</th><td>  lw    $<var>30</var>, (<var>4</var> * <var>30</var>)($<var>4</var>)</td></tr>
<tr><th id="956">956</th><td>  <i>// load new pc into ra</i></td></tr>
<tr><th id="957">957</th><td>  lw    $<var>31</var>, (<var>4</var> * <var>32</var>)($<var>4</var>)</td></tr>
<tr><th id="958">958</th><td>  <i>// jump to ra, load a0 in the delay slot</i></td></tr>
<tr><th id="959">959</th><td>  jr    $<var>31</var></td></tr>
<tr><th id="960">960</th><td>  lw    $<var>4</var>, (<var>4</var> * <var>4</var>)($<var>4</var>)</td></tr>
<tr><th id="961">961</th><td>  .set pop</td></tr>
<tr><th id="962">962</th><td></td></tr>
<tr><th id="963">963</th><td><u>#elif defined(__mips64)</u></td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td><i>//</i></td></tr>
<tr><th id="966">966</th><td><i>// void libunwind::Registers_mips_newabi::jumpto()</i></td></tr>
<tr><th id="967">967</th><td><i>//</i></td></tr>
<tr><th id="968">968</th><td><i>// On entry:</i></td></tr>
<tr><th id="969">969</th><td><i>//  thread state pointer is in a0 ($4)</i></td></tr>
<tr><th id="970">970</th><td><i>//</i></td></tr>
<tr><th id="971">971</th><td>DEFINE_LIBUNWIND_FUNCTION(_ZN9libunwind21Registers_mips_newabi6jumptoEv)</td></tr>
<tr><th id="972">972</th><td>  .set push</td></tr>
<tr><th id="973">973</th><td>  .set noat</td></tr>
<tr><th id="974">974</th><td>  .set noreorder</td></tr>
<tr><th id="975">975</th><td>  .set nomacro</td></tr>
<tr><th id="976">976</th><td><u>#ifdef __mips_hard_float</u></td></tr>
<tr><th id="977">977</th><td>  ldc1  $f0, (<var>8</var> * <var>35</var>)($<var>4</var>)</td></tr>
<tr><th id="978">978</th><td>  ldc1  $f1, (<var>8</var> * <var>36</var>)($<var>4</var>)</td></tr>
<tr><th id="979">979</th><td>  ldc1  $f2, (<var>8</var> * <var>37</var>)($<var>4</var>)</td></tr>
<tr><th id="980">980</th><td>  ldc1  $f3, (<var>8</var> * <var>38</var>)($<var>4</var>)</td></tr>
<tr><th id="981">981</th><td>  ldc1  $f4, (<var>8</var> * <var>39</var>)($<var>4</var>)</td></tr>
<tr><th id="982">982</th><td>  ldc1  $f5, (<var>8</var> * <var>40</var>)($<var>4</var>)</td></tr>
<tr><th id="983">983</th><td>  ldc1  $f6, (<var>8</var> * <var>41</var>)($<var>4</var>)</td></tr>
<tr><th id="984">984</th><td>  ldc1  $f7, (<var>8</var> * <var>42</var>)($<var>4</var>)</td></tr>
<tr><th id="985">985</th><td>  ldc1  $f8, (<var>8</var> * <var>43</var>)($<var>4</var>)</td></tr>
<tr><th id="986">986</th><td>  ldc1  $f9, (<var>8</var> * <var>44</var>)($<var>4</var>)</td></tr>
<tr><th id="987">987</th><td>  ldc1  $f10, (<var>8</var> * <var>45</var>)($<var>4</var>)</td></tr>
<tr><th id="988">988</th><td>  ldc1  $f11, (<var>8</var> * <var>46</var>)($<var>4</var>)</td></tr>
<tr><th id="989">989</th><td>  ldc1  $f12, (<var>8</var> * <var>47</var>)($<var>4</var>)</td></tr>
<tr><th id="990">990</th><td>  ldc1  $f13, (<var>8</var> * <var>48</var>)($<var>4</var>)</td></tr>
<tr><th id="991">991</th><td>  ldc1  $f14, (<var>8</var> * <var>49</var>)($<var>4</var>)</td></tr>
<tr><th id="992">992</th><td>  ldc1  $f15, (<var>8</var> * <var>50</var>)($<var>4</var>)</td></tr>
<tr><th id="993">993</th><td>  ldc1  $f16, (<var>8</var> * <var>51</var>)($<var>4</var>)</td></tr>
<tr><th id="994">994</th><td>  ldc1  $f17, (<var>8</var> * <var>52</var>)($<var>4</var>)</td></tr>
<tr><th id="995">995</th><td>  ldc1  $f18, (<var>8</var> * <var>53</var>)($<var>4</var>)</td></tr>
<tr><th id="996">996</th><td>  ldc1  $f19, (<var>8</var> * <var>54</var>)($<var>4</var>)</td></tr>
<tr><th id="997">997</th><td>  ldc1  $f20, (<var>8</var> * <var>55</var>)($<var>4</var>)</td></tr>
<tr><th id="998">998</th><td>  ldc1  $f21, (<var>8</var> * <var>56</var>)($<var>4</var>)</td></tr>
<tr><th id="999">999</th><td>  ldc1  $f22, (<var>8</var> * <var>57</var>)($<var>4</var>)</td></tr>
<tr><th id="1000">1000</th><td>  ldc1  $f23, (<var>8</var> * <var>58</var>)($<var>4</var>)</td></tr>
<tr><th id="1001">1001</th><td>  ldc1  $f24, (<var>8</var> * <var>59</var>)($<var>4</var>)</td></tr>
<tr><th id="1002">1002</th><td>  ldc1  $f25, (<var>8</var> * <var>60</var>)($<var>4</var>)</td></tr>
<tr><th id="1003">1003</th><td>  ldc1  $f26, (<var>8</var> * <var>61</var>)($<var>4</var>)</td></tr>
<tr><th id="1004">1004</th><td>  ldc1  $f27, (<var>8</var> * <var>62</var>)($<var>4</var>)</td></tr>
<tr><th id="1005">1005</th><td>  ldc1  $f28, (<var>8</var> * <var>63</var>)($<var>4</var>)</td></tr>
<tr><th id="1006">1006</th><td>  ldc1  $f29, (<var>8</var> * <var>64</var>)($<var>4</var>)</td></tr>
<tr><th id="1007">1007</th><td>  ldc1  $f30, (<var>8</var> * <var>65</var>)($<var>4</var>)</td></tr>
<tr><th id="1008">1008</th><td>  ldc1  $f31, (<var>8</var> * <var>66</var>)($<var>4</var>)</td></tr>
<tr><th id="1009">1009</th><td><u>#endif</u></td></tr>
<tr><th id="1010">1010</th><td>  <i>// restore hi and lo</i></td></tr>
<tr><th id="1011">1011</th><td>  ld    $<var>8</var>, (<var>8</var> * <var>33</var>)($<var>4</var>)</td></tr>
<tr><th id="1012">1012</th><td>  mthi  $<var>8</var></td></tr>
<tr><th id="1013">1013</th><td>  ld    $<var>8</var>, (<var>8</var> * <var>34</var>)($<var>4</var>)</td></tr>
<tr><th id="1014">1014</th><td>  mtlo  $<var>8</var></td></tr>
<tr><th id="1015">1015</th><td>  <i>// r0 is zero</i></td></tr>
<tr><th id="1016">1016</th><td>  ld    $<var>1</var>, (<var>8</var> * <var>1</var>)($<var>4</var>)</td></tr>
<tr><th id="1017">1017</th><td>  ld    $<var>2</var>, (<var>8</var> * <var>2</var>)($<var>4</var>)</td></tr>
<tr><th id="1018">1018</th><td>  ld    $<var>3</var>, (<var>8</var> * <var>3</var>)($<var>4</var>)</td></tr>
<tr><th id="1019">1019</th><td>  <i>// skip a0 for now</i></td></tr>
<tr><th id="1020">1020</th><td>  ld    $<var>5</var>, (<var>8</var> * <var>5</var>)($<var>4</var>)</td></tr>
<tr><th id="1021">1021</th><td>  ld    $<var>6</var>, (<var>8</var> * <var>6</var>)($<var>4</var>)</td></tr>
<tr><th id="1022">1022</th><td>  ld    $<var>7</var>, (<var>8</var> * <var>7</var>)($<var>4</var>)</td></tr>
<tr><th id="1023">1023</th><td>  ld    $<var>8</var>, (<var>8</var> * <var>8</var>)($<var>4</var>)</td></tr>
<tr><th id="1024">1024</th><td>  ld    $<var>9</var>, (<var>8</var> * <var>9</var>)($<var>4</var>)</td></tr>
<tr><th id="1025">1025</th><td>  ld    $<var>10</var>, (<var>8</var> * <var>10</var>)($<var>4</var>)</td></tr>
<tr><th id="1026">1026</th><td>  ld    $<var>11</var>, (<var>8</var> * <var>11</var>)($<var>4</var>)</td></tr>
<tr><th id="1027">1027</th><td>  ld    $<var>12</var>, (<var>8</var> * <var>12</var>)($<var>4</var>)</td></tr>
<tr><th id="1028">1028</th><td>  ld    $<var>13</var>, (<var>8</var> * <var>13</var>)($<var>4</var>)</td></tr>
<tr><th id="1029">1029</th><td>  ld    $<var>14</var>, (<var>8</var> * <var>14</var>)($<var>4</var>)</td></tr>
<tr><th id="1030">1030</th><td>  ld    $<var>15</var>, (<var>8</var> * <var>15</var>)($<var>4</var>)</td></tr>
<tr><th id="1031">1031</th><td>  ld    $<var>16</var>, (<var>8</var> * <var>16</var>)($<var>4</var>)</td></tr>
<tr><th id="1032">1032</th><td>  ld    $<var>17</var>, (<var>8</var> * <var>17</var>)($<var>4</var>)</td></tr>
<tr><th id="1033">1033</th><td>  ld    $<var>18</var>, (<var>8</var> * <var>18</var>)($<var>4</var>)</td></tr>
<tr><th id="1034">1034</th><td>  ld    $<var>19</var>, (<var>8</var> * <var>19</var>)($<var>4</var>)</td></tr>
<tr><th id="1035">1035</th><td>  ld    $<var>20</var>, (<var>8</var> * <var>20</var>)($<var>4</var>)</td></tr>
<tr><th id="1036">1036</th><td>  ld    $<var>21</var>, (<var>8</var> * <var>21</var>)($<var>4</var>)</td></tr>
<tr><th id="1037">1037</th><td>  ld    $<var>22</var>, (<var>8</var> * <var>22</var>)($<var>4</var>)</td></tr>
<tr><th id="1038">1038</th><td>  ld    $<var>23</var>, (<var>8</var> * <var>23</var>)($<var>4</var>)</td></tr>
<tr><th id="1039">1039</th><td>  ld    $<var>24</var>, (<var>8</var> * <var>24</var>)($<var>4</var>)</td></tr>
<tr><th id="1040">1040</th><td>  ld    $<var>25</var>, (<var>8</var> * <var>25</var>)($<var>4</var>)</td></tr>
<tr><th id="1041">1041</th><td>  ld    $<var>26</var>, (<var>8</var> * <var>26</var>)($<var>4</var>)</td></tr>
<tr><th id="1042">1042</th><td>  ld    $<var>27</var>, (<var>8</var> * <var>27</var>)($<var>4</var>)</td></tr>
<tr><th id="1043">1043</th><td>  ld    $<var>28</var>, (<var>8</var> * <var>28</var>)($<var>4</var>)</td></tr>
<tr><th id="1044">1044</th><td>  ld    $<var>29</var>, (<var>8</var> * <var>29</var>)($<var>4</var>)</td></tr>
<tr><th id="1045">1045</th><td>  ld    $<var>30</var>, (<var>8</var> * <var>30</var>)($<var>4</var>)</td></tr>
<tr><th id="1046">1046</th><td>  <i>// load new pc into ra</i></td></tr>
<tr><th id="1047">1047</th><td>  ld    $<var>31</var>, (<var>8</var> * <var>32</var>)($<var>4</var>)</td></tr>
<tr><th id="1048">1048</th><td>  <i>// jump to ra, load a0 in the delay slot</i></td></tr>
<tr><th id="1049">1049</th><td>  jr    $<var>31</var></td></tr>
<tr><th id="1050">1050</th><td>  ld    $<var>4</var>, (<var>8</var> * <var>4</var>)($<var>4</var>)</td></tr>
<tr><th id="1051">1051</th><td>  .set pop</td></tr>
<tr><th id="1052">1052</th><td></td></tr>
<tr><th id="1053">1053</th><td><u>#elif defined(__sparc__)</u></td></tr>
<tr><th id="1054">1054</th><td></td></tr>
<tr><th id="1055">1055</th><td><i>//</i></td></tr>
<tr><th id="1056">1056</th><td><i>// void libunwind::Registers_sparc_o32::jumpto()</i></td></tr>
<tr><th id="1057">1057</th><td><i>//</i></td></tr>
<tr><th id="1058">1058</th><td><i>// On entry:</i></td></tr>
<tr><th id="1059">1059</th><td><i>//  thread_state pointer is in o0</i></td></tr>
<tr><th id="1060">1060</th><td><i>//</i></td></tr>
<tr><th id="1061">1061</th><td>DEFINE_LIBUNWIND_FUNCTION(_ZN9libunwind15Registers_sparc6jumptoEv)</td></tr>
<tr><th id="1062">1062</th><td>  ta <var>3</var></td></tr>
<tr><th id="1063">1063</th><td>  ldd [%o0 + <var>64</var>],  %l0</td></tr>
<tr><th id="1064">1064</th><td>  ldd [%o0 + <var>72</var>],  %l2</td></tr>
<tr><th id="1065">1065</th><td>  ldd [%o0 + <var>80</var>],  %l4</td></tr>
<tr><th id="1066">1066</th><td>  ldd [%o0 + <var>88</var>],  %l6</td></tr>
<tr><th id="1067">1067</th><td>  ldd [%o0 + <var>96</var>],  %i0</td></tr>
<tr><th id="1068">1068</th><td>  ldd [%o0 + <var>104</var>], %i2</td></tr>
<tr><th id="1069">1069</th><td>  ldd [%o0 + <var>112</var>], %i4</td></tr>
<tr><th id="1070">1070</th><td>  ldd [%o0 + <var>120</var>], %i6</td></tr>
<tr><th id="1071">1071</th><td>  ld  [%o0 + <var>60</var>],  %o7</td></tr>
<tr><th id="1072">1072</th><td>  jmp %o7</td></tr>
<tr><th id="1073">1073</th><td>   nop</td></tr>
<tr><th id="1074">1074</th><td></td></tr>
<tr><th id="1075">1075</th><td><u>#elif defined(__riscv) &amp;&amp; __riscv_xlen == 64</u></td></tr>
<tr><th id="1076">1076</th><td></td></tr>
<tr><th id="1077">1077</th><td><i>//</i></td></tr>
<tr><th id="1078">1078</th><td><i>// void libunwind::Registers_riscv::jumpto()</i></td></tr>
<tr><th id="1079">1079</th><td><i>//</i></td></tr>
<tr><th id="1080">1080</th><td><i>// On entry:</i></td></tr>
<tr><th id="1081">1081</th><td><i>//  thread_state pointer is in a0</i></td></tr>
<tr><th id="1082">1082</th><td><i>//</i></td></tr>
<tr><th id="1083">1083</th><td>  .p2align <var>2</var></td></tr>
<tr><th id="1084">1084</th><td>DEFINE_LIBUNWIND_FUNCTION(_ZN9libunwind15Registers_riscv6jumptoEv)</td></tr>
<tr><th id="1085">1085</th><td><u>#if defined(__riscv_flen) &amp;&amp; __riscv_flen == 64</u></td></tr>
<tr><th id="1086">1086</th><td>  fld    f0, (<var>8</var> * <var>32</var> + <var>8</var> * <var>0</var>)(a0)</td></tr>
<tr><th id="1087">1087</th><td>  fld    f1, (<var>8</var> * <var>32</var> + <var>8</var> * <var>1</var>)(a0)</td></tr>
<tr><th id="1088">1088</th><td>  fld    f2, (<var>8</var> * <var>32</var> + <var>8</var> * <var>2</var>)(a0)</td></tr>
<tr><th id="1089">1089</th><td>  fld    f3, (<var>8</var> * <var>32</var> + <var>8</var> * <var>3</var>)(a0)</td></tr>
<tr><th id="1090">1090</th><td>  fld    f4, (<var>8</var> * <var>32</var> + <var>8</var> * <var>4</var>)(a0)</td></tr>
<tr><th id="1091">1091</th><td>  fld    f5, (<var>8</var> * <var>32</var> + <var>8</var> * <var>5</var>)(a0)</td></tr>
<tr><th id="1092">1092</th><td>  fld    f6, (<var>8</var> * <var>32</var> + <var>8</var> * <var>6</var>)(a0)</td></tr>
<tr><th id="1093">1093</th><td>  fld    f7, (<var>8</var> * <var>32</var> + <var>8</var> * <var>7</var>)(a0)</td></tr>
<tr><th id="1094">1094</th><td>  fld    f8, (<var>8</var> * <var>32</var> + <var>8</var> * <var>8</var>)(a0)</td></tr>
<tr><th id="1095">1095</th><td>  fld    f9, (<var>8</var> * <var>32</var> + <var>8</var> * <var>9</var>)(a0)</td></tr>
<tr><th id="1096">1096</th><td>  fld    f10, (<var>8</var> * <var>32</var> + <var>8</var> * <var>10</var>)(a0)</td></tr>
<tr><th id="1097">1097</th><td>  fld    f11, (<var>8</var> * <var>32</var> + <var>8</var> * <var>11</var>)(a0)</td></tr>
<tr><th id="1098">1098</th><td>  fld    f12, (<var>8</var> * <var>32</var> + <var>8</var> * <var>12</var>)(a0)</td></tr>
<tr><th id="1099">1099</th><td>  fld    f13, (<var>8</var> * <var>32</var> + <var>8</var> * <var>13</var>)(a0)</td></tr>
<tr><th id="1100">1100</th><td>  fld    f14, (<var>8</var> * <var>32</var> + <var>8</var> * <var>14</var>)(a0)</td></tr>
<tr><th id="1101">1101</th><td>  fld    f15, (<var>8</var> * <var>32</var> + <var>8</var> * <var>15</var>)(a0)</td></tr>
<tr><th id="1102">1102</th><td>  fld    f16, (<var>8</var> * <var>32</var> + <var>8</var> * <var>16</var>)(a0)</td></tr>
<tr><th id="1103">1103</th><td>  fld    f17, (<var>8</var> * <var>32</var> + <var>8</var> * <var>17</var>)(a0)</td></tr>
<tr><th id="1104">1104</th><td>  fld    f18, (<var>8</var> * <var>32</var> + <var>8</var> * <var>18</var>)(a0)</td></tr>
<tr><th id="1105">1105</th><td>  fld    f19, (<var>8</var> * <var>32</var> + <var>8</var> * <var>19</var>)(a0)</td></tr>
<tr><th id="1106">1106</th><td>  fld    f20, (<var>8</var> * <var>32</var> + <var>8</var> * <var>20</var>)(a0)</td></tr>
<tr><th id="1107">1107</th><td>  fld    f21, (<var>8</var> * <var>32</var> + <var>8</var> * <var>21</var>)(a0)</td></tr>
<tr><th id="1108">1108</th><td>  fld    f22, (<var>8</var> * <var>32</var> + <var>8</var> * <var>22</var>)(a0)</td></tr>
<tr><th id="1109">1109</th><td>  fld    f23, (<var>8</var> * <var>32</var> + <var>8</var> * <var>23</var>)(a0)</td></tr>
<tr><th id="1110">1110</th><td>  fld    f24, (<var>8</var> * <var>32</var> + <var>8</var> * <var>24</var>)(a0)</td></tr>
<tr><th id="1111">1111</th><td>  fld    f25, (<var>8</var> * <var>32</var> + <var>8</var> * <var>25</var>)(a0)</td></tr>
<tr><th id="1112">1112</th><td>  fld    f26, (<var>8</var> * <var>32</var> + <var>8</var> * <var>26</var>)(a0)</td></tr>
<tr><th id="1113">1113</th><td>  fld    f27, (<var>8</var> * <var>32</var> + <var>8</var> * <var>27</var>)(a0)</td></tr>
<tr><th id="1114">1114</th><td>  fld    f28, (<var>8</var> * <var>32</var> + <var>8</var> * <var>28</var>)(a0)</td></tr>
<tr><th id="1115">1115</th><td>  fld    f29, (<var>8</var> * <var>32</var> + <var>8</var> * <var>29</var>)(a0)</td></tr>
<tr><th id="1116">1116</th><td>  fld    f30, (<var>8</var> * <var>32</var> + <var>8</var> * <var>30</var>)(a0)</td></tr>
<tr><th id="1117">1117</th><td>  fld    f31, (<var>8</var> * <var>32</var> + <var>8</var> * <var>31</var>)(a0)</td></tr>
<tr><th id="1118">1118</th><td><u>#endif</u></td></tr>
<tr><th id="1119">1119</th><td></td></tr>
<tr><th id="1120">1120</th><td>  <i>// x0 is zero</i></td></tr>
<tr><th id="1121">1121</th><td>  ld    x1, (<var>8</var> * <var>0</var>)(a0) <i>// restore pc into ra</i></td></tr>
<tr><th id="1122">1122</th><td>  ld    x2, (<var>8</var> * <var>2</var>)(a0)</td></tr>
<tr><th id="1123">1123</th><td>  ld    x3, (<var>8</var> * <var>3</var>)(a0)</td></tr>
<tr><th id="1124">1124</th><td>  ld    x4, (<var>8</var> * <var>4</var>)(a0)</td></tr>
<tr><th id="1125">1125</th><td>  ld    x5, (<var>8</var> * <var>5</var>)(a0)</td></tr>
<tr><th id="1126">1126</th><td>  ld    x6, (<var>8</var> * <var>6</var>)(a0)</td></tr>
<tr><th id="1127">1127</th><td>  ld    x7, (<var>8</var> * <var>7</var>)(a0)</td></tr>
<tr><th id="1128">1128</th><td>  ld    x8, (<var>8</var> * <var>8</var>)(a0)</td></tr>
<tr><th id="1129">1129</th><td>  ld    x9, (<var>8</var> * <var>9</var>)(a0)</td></tr>
<tr><th id="1130">1130</th><td>  <i>// skip a0 for now</i></td></tr>
<tr><th id="1131">1131</th><td>  ld    x11, (<var>8</var> * <var>11</var>)(a0)</td></tr>
<tr><th id="1132">1132</th><td>  ld    x12, (<var>8</var> * <var>12</var>)(a0)</td></tr>
<tr><th id="1133">1133</th><td>  ld    x13, (<var>8</var> * <var>13</var>)(a0)</td></tr>
<tr><th id="1134">1134</th><td>  ld    x14, (<var>8</var> * <var>14</var>)(a0)</td></tr>
<tr><th id="1135">1135</th><td>  ld    x15, (<var>8</var> * <var>15</var>)(a0)</td></tr>
<tr><th id="1136">1136</th><td>  ld    x16, (<var>8</var> * <var>16</var>)(a0)</td></tr>
<tr><th id="1137">1137</th><td>  ld    x17, (<var>8</var> * <var>17</var>)(a0)</td></tr>
<tr><th id="1138">1138</th><td>  ld    x18, (<var>8</var> * <var>18</var>)(a0)</td></tr>
<tr><th id="1139">1139</th><td>  ld    x19, (<var>8</var> * <var>19</var>)(a0)</td></tr>
<tr><th id="1140">1140</th><td>  ld    x20, (<var>8</var> * <var>20</var>)(a0)</td></tr>
<tr><th id="1141">1141</th><td>  ld    x21, (<var>8</var> * <var>21</var>)(a0)</td></tr>
<tr><th id="1142">1142</th><td>  ld    x22, (<var>8</var> * <var>22</var>)(a0)</td></tr>
<tr><th id="1143">1143</th><td>  ld    x23, (<var>8</var> * <var>23</var>)(a0)</td></tr>
<tr><th id="1144">1144</th><td>  ld    x24, (<var>8</var> * <var>24</var>)(a0)</td></tr>
<tr><th id="1145">1145</th><td>  ld    x25, (<var>8</var> * <var>25</var>)(a0)</td></tr>
<tr><th id="1146">1146</th><td>  ld    x26, (<var>8</var> * <var>26</var>)(a0)</td></tr>
<tr><th id="1147">1147</th><td>  ld    x27, (<var>8</var> * <var>27</var>)(a0)</td></tr>
<tr><th id="1148">1148</th><td>  ld    x28, (<var>8</var> * <var>28</var>)(a0)</td></tr>
<tr><th id="1149">1149</th><td>  ld    x29, (<var>8</var> * <var>29</var>)(a0)</td></tr>
<tr><th id="1150">1150</th><td>  ld    x30, (<var>8</var> * <var>30</var>)(a0)</td></tr>
<tr><th id="1151">1151</th><td>  ld    x31, (<var>8</var> * <var>31</var>)(a0)</td></tr>
<tr><th id="1152">1152</th><td>  ld    x10, (<var>8</var> * <var>10</var>)(a0)   <i>// restore a0</i></td></tr>
<tr><th id="1153">1153</th><td></td></tr>
<tr><th id="1154">1154</th><td>  ret                       <i>// jump to ra</i></td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td><u>#<span data-ppcond="15">endif</span></u></td></tr>
<tr><th id="1157">1157</th><td></td></tr>
<tr><th id="1158">1158</th><td><u>#<span data-ppcond="13">endif</span> /* !defined(__USING_SJLJ_EXCEPTIONS__) */</u></td></tr>
<tr><th id="1159">1159</th><td></td></tr>
<tr><th id="1160">1160</th><td><a class="macro" href="assembly.h.html#106" title=".section .note.GNU-stack,&quot;&quot;,%progbits" data-ref="_M/NO_EXEC_STACK_DIRECTIVE">NO_EXEC_STACK_DIRECTIVE</a></td></tr>
<tr><th id="1161">1161</th><td></td></tr>
<tr><th id="1162">1162</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>