
---------- Begin Simulation Statistics ----------
final_tick                               334951821000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 230260                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726124                       # Number of bytes of host memory used
host_op_rate                                   449522                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   751.32                       # Real time elapsed on the host
host_tick_rate                              445815797                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   173000006                       # Number of instructions simulated
sim_ops                                     337736188                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.334952                       # Number of seconds simulated
sim_ticks                                334951821000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 1                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 1                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       1                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                         5                       # number of cc regfile reads
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted
system.cpu.commit.branches                          1                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.commitSquashedInsts              24                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                    3                       # Number of instructions committed
system.cpu.commit.committedOps                      8                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples           44                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.181818                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.946787                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           42     95.45%     95.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            0      0.00%     95.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            1      2.27%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            1      2.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            6                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           44                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    1                       # Number of function calls committed.
system.cpu.commit.int_insts                         8                       # Number of committed integer instructions.
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                6     75.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              2     25.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 8                       # Class of committed instruction
system.cpu.commit.refs                              2                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           3                       # Number of Instructions Simulated
system.cpu.committedOps                             8                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              87.000000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        87.000000                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     14601609                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     18115856                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     32717466                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data       125000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 135174.556482                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 56329.575689                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79485.603085                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data       123000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 133174.556482                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 69941.564130                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 95002.992717                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     14568634                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     18036551                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        32605185                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       125000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4457381000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data   4467217000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8924723000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002258                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.004378                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003432                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        32975                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data        79305                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        112281                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data        29079                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        29079                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       123000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4391431000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data   3512885000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7904439000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.002258                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.002772                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            1                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        32975                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data        50226                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        83202                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     10072566                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     13296516                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23369084                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data       130000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 77275.733054                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 48230.621714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67403.472453                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data       128000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 75275.733054                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 46233.202875                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65419.951341                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      9919951                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     13217930                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       23137882                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       130000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11793436000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   3790251638                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15583817638                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.015152                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.005910                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009893                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       152615                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data        78586                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       231202                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data          188                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          188                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       128000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  11488206000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   3624590639                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15112924639                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.015152                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.005896                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009885                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       152615                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data        78398                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       231014                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.341521                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              2117                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        19776                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     24674175                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data     31412372                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     56086550                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data       127500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 87562.999084                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 52298.539106                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71352.994582                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data       125500                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 85562.999084                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 55491.009757                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73253.315041                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     24488585                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     31254481                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         55743067                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data       255000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  16250817000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data   8257468638                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24508540638                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.007522                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.005026                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006124                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       185590                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data       157891                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         343483                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data        29267                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        29267                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       251000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  15879637000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data   7137475639                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23017363639                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007522                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.004095                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005602                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data            2                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       185590                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data       128624                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       314216                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     24674175                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data     31412372                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     56086550                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data       127500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 87562.999084                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 52298.539106                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71352.994582                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data       125500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 85562.999084                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 55491.009757                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73253.315041                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     24488585                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     31254481                       # number of overall hits
system.cpu.dcache.overall_hits::total        55743067                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data       255000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  16250817000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data   8257468638                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24508540638                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.007522                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.005026                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006124                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       185590                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data       157891                       # number of overall misses
system.cpu.dcache.overall_misses::total        343483                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data        29267                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        29267                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       251000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  15879637000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data   7137475639                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23017363639                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007522                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.004095                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005602                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       185590                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data       128624                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       314216                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 334951821000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 313191                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          644                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          175                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            178.404220                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        112487315                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.001030                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   838.181472                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   185.364630                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.818537                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.181020                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999558                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 334951821000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            314215                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         112487315                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.547132                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            56057282                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       298343                       # number of writebacks
system.cpu.dcache.writebacks::total            298343                       # number of writebacks
system.cpu.decode.BlockedCycles                     2                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                     32                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       39                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                         5                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                      3                       # Number of cycles decode is squashing
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 334951821000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 334951821000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 334951821000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                           1                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                         5                       # Number of cache lines fetched
system.cpu.fetch.Cycles                             5                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     3                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                             18                       # Number of instructions fetch has processed
system.cpu.fetch.PendingDrainCycles                 6                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.SquashCycles                       5                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.003831                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 36                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.rate                        0.068966                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                 49                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.653061                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.097131                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       44     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        1      2.04%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        1      2.04%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        3      6.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   49                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                        56                       # number of floating regfile reads
system.cpu.icache.ReadReq_accesses::.cpu.inst            5                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     99729721                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     17130278                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    116860004                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        79400                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 26153.187833                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 26001.086916                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26092.938119                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        70250                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 24153.187833                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 24154.037255                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24153.869773                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     99407339                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     16915910                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       116323249                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       397000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   8431317000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   5573801000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14005515000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.003233                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.012514                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004593                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst            5                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       322382                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       214368                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        536755                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst         2640                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2641                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       281000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   7786553000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   5114086000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12900920000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.003233                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.012360                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004571                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       322382                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       211728                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       534114                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    22.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          225                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst            5                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     99729721                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     17130278                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    116860004                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        79400                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 26153.187833                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 26001.086916                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26092.938119                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        70250                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 24153.187833                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 24154.037255                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24153.869773                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.switch_cpus.inst     99407339                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     16915910                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        116323249                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst       397000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   8431317000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   5573801000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14005515000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.003233                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.012514                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004593                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst            5                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       322382                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       214368                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         536755                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst         2640                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2641                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       281000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   7786553000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   5114086000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12900920000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.003233                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.012360                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004571                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       322382                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       211728                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       534114                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst            5                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     99729721                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     17130278                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    116860004                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        79400                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 26153.187833                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 26001.086916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26092.938119                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        70250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 24153.187833                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 24154.037255                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24153.869773                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.switch_cpus.inst     99407339                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     16915910                       # number of overall hits
system.cpu.icache.overall_hits::total       116323249                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst       397000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   8431317000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   5573801000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14005515000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.003233                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.012514                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004593                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst            5                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       322382                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       214368                       # number of overall misses
system.cpu.icache.overall_misses::total        536755                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst         2640                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2641                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       281000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   7786553000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   5114086000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12900920000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.003233                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.012360                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004571                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst            4                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       322382                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       211728                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       534114                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 334951821000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                 533858                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          216                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs            218.787306                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        234254122                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000832                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   238.350182                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    17.617791                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.931055                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.068819                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 334951821000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs            534114                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         234254122                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.968805                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           116857363                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks       533858                       # number of writebacks
system.cpu.icache.writebacks::total            533858                       # number of writebacks
system.cpu.idleCycles                             212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                    1                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        1                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.080460                       # Inst execution rate
system.cpu.iew.exec_refs                            7                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          5                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       2                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     2                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    8                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                  32                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     2                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 3                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                    21                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      3                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                1                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            2                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            6                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            1                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                        18                       # num instructions consuming a value
system.cpu.iew.wb_count                            20                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.555556                       # average fanout of values written-back
system.cpu.iew.wb_producers                        10                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.076628                       # insts written-back per cycle
system.cpu.iew.wb_sent                             20                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                       77                       # number of integer regfile reads
system.cpu.int_regfile_writes                      14                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 334951821000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.011494                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.011494                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                    16     66.67%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    2      8.33%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   6     25.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                     24                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                     24                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                 97                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses           20                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                56                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                         32                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                        24                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined              24                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined           28                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples            49                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.489796                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.308983                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  41     83.67%     83.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   1      2.04%     85.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   4      8.16%     93.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0      0.00%     93.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   1      2.04%     95.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   1      2.04%     97.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   1      2.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              49                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.091954                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 334951821000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 334951821000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 334951821000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    2                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   8                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      11                       # number of misc regfile reads
system.cpu.numCycles                              261                       # number of cpu cycles simulated
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON         8066000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   334943755000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                       2                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                     5                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                       39                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                    78                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                     32                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                  25                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                         5                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                      3                       # Number of cycles rename is squashing
system.cpu.rename.UndoneMaps                       20                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups               65                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                           75                       # The number of ROB reads
system.cpu.rob.rob_writes                          68                       # The number of ROB writes
system.cpu.timesIdled                               2                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   196                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks         1893                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1893                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 149529.861312                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 149529.861312                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  26749546420                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  26749546420                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       178891                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         178891                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       322382                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       211728                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         534114                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst       113500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 114217.647059                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 113498.080460                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 113972.831824                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        93500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 94217.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 93307.688462                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 93909.325130                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus.inst       321872                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       211467                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             533341                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst       227000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     58251000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     29622999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     88100999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.500000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.001582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.001233                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001447                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          510                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          261                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              773                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.switch_cpus_1.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       187000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     48051000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     24259999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     72497999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.001582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.001228                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001445                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          510                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          260                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          772                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data       152615                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus_1.data        78402                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            231018                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data       125000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 204879.298592                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 122027.014439                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 181048.911587                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data       105000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 184879.298592                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 102027.014439                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 161048.911587                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data       110072                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus_1.data        61226                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                171298                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data       125000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus.data   8716180000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   2095936000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10812241000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.278760                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.219076                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.258508                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        42543                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus_1.data        17176                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               59720                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data       105000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   7865320000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   1752416000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9617841000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.278760                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.219076                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.258508                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        42543                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        17176                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          59720                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        32975                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data        50222                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         83198                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       120000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 265384.761646                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 120089.727939                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 176899.184876                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data       100000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 245384.761646                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 100126.363557                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 156948.651879                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        18249                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus_1.data        27286                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             45535                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data       120000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   3908056000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data   2754378000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6662554000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.446581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.456692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.452691                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        14726                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus_1.data        22936                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           37663                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.switch_cpus_1.data           18                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           18                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data       100000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   3613536000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data   2294696000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5908332000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.446581                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.456334                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.452475                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        14726                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data        22918                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        37645                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks       533853                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       533853                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       533853                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           533853                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       298343                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       298343                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       298343                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           298343                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst       322382                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       185590                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.inst       211728                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data       128624                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               848330                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst       113500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data       122500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.inst 114217.647059                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 220437.514187                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 113498.080460                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 120919.276027                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 178928.399680                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        93500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data       102500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 94217.647059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 200437.514187                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 93307.688462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 100940.589614                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 158947.909545                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                    2                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.inst       321872                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       128321                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.inst       211467                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data        88512                       # number of demand (read+write) hits
system.l2.demand_hits::total                   750174                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst       227000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data       245000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.inst     58251000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  12624236000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.inst     29622999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data   4850314000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17562895999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.001582                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.308578                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.001233                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.311855                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.115705                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          510                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        57269                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.inst          261                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data        40112                       # number of demand (read+write) misses
system.l2.demand_misses::total                  98156                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus_1.data           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst       187000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data       205000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     48051000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  11478856000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     24259999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data   4047112000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15598670999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.001582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.308578                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.001228                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.311715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.115683                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.inst          510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        57269                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.inst          260                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data        40094                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             98137                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       322382                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       185590                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       211728                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data       128624                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              848330                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst       113500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data       122500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 114217.647059                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 220437.514187                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 113498.080460                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 120919.276027                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 178928.399680                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        93500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data       102500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 149529.861312                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 94217.647059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 200437.514187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 93307.688462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 100940.589614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 152866.199153                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                   2                       # number of overall hits
system.l2.overall_hits::.switch_cpus.inst       321872                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       128321                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.inst       211467                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data        88512                       # number of overall hits
system.l2.overall_hits::total                  750174                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst       227000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data       245000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     58251000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  12624236000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     29622999                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data   4850314000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17562895999                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.001582                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.308578                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.001233                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.311855                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.115705                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          510                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        57269                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.inst          261                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data        40112                       # number of overall misses
system.l2.overall_misses::total                 98156                       # number of overall misses
system.l2.overall_mshr_hits::.switch_cpus_1.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus_1.data           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 19                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst       187000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data       205000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  26749546420                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     48051000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  11478856000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     24259999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data   4047112000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  42348217419                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.001582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.308578                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.001228                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.311715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.326557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       178891                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        57269                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          260                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data        40094                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           277028                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued           190006                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                   21                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              190046                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  6266                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 334951821000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 334951821000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         284131                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          149                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         1269                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          895                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          836                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          785                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           37                       # Occupied blocks per task id
system.l2.tags.avg_refs                      6.495096                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 13851203                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     139.326955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.007510                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.008007                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2411.915018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     8.520318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1246.378010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     3.246752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data   281.309359                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.034015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.588846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.304292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.068679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998709                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2341                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1755                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.571533                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.428467                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 334951821000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    288227                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  13851203                       # Number of tag accesses
system.l2.tags.tagsinuse                  4090.711927                       # Cycle average of tags in use
system.l2.tags.total_refs                     1872062                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                     61650                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              203480                       # number of writebacks
system.l2.writebacks::total                    203480                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     697496.48                       # Average gap between requests
system.mem_ctrls.avgMemAccLat               114801.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    203480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    178590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     57260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples     40076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     96051.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        52.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     52.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       2.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        38.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     38.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst          382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        97447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        49679                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           147508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst               382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data               382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     34126078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        97447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     10942517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.inst        49679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data      7660851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              52877336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       38879383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst              382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data              382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     34126078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        97447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     10942517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        49679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data      7660851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             91756719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       38879383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             38879383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       207977                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    147.750799                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.026850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    87.662430                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        78716     37.85%     37.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       113356     54.50%     92.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11081      5.33%     97.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3006      1.45%     99.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1006      0.48%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          404      0.19%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          228      0.11%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           68      0.03%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          112      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       207977                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               17708800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                17711360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    2560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13020672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys             13022720                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        32640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        16640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     11430592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        32640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      3665216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        16640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      2566016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17711360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13022720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13022720                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       178603                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          510                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        57269                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          260                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data        40094                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     41875.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     51000.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher    118791.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     42825.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data    149008.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     41740.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     49448.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     11429760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        32640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      3664640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        16640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      2564864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 382.144511463934                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 382.144511463934                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 34123594.151171967387                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 97446.850423303127                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 10940797.363212425262                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 49678.786490311395                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 7657411.720714305528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst        83750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       102000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  21216583273                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     21841001                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   8533581866                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     10852515                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   1982597996                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       203480                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  38449293.39                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks     13020672                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 38873268.284157201648                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 7823662218785                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds        11127                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              786985                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             195311                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds        11127                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       178603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        57269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data        40094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              276740                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       203480                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             203480                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    56.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             17548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             20815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12698                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.001832529750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 334951821000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples        11127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.864654                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.380020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.866346                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11113     99.87%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           12      0.11%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   87424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   80838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   79201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    9104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    276740                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                276740                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      276740                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 66.07                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   182810                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     40                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 1383500000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  334951762000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             31765642401                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  26577517401                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples        11127                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.284174                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.222895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.497179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2340     21.03%     21.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               51      0.46%     21.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3725     33.48%     54.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2975     26.74%     81.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1544     13.88%     95.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              266      2.39%     97.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              140      1.26%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               55      0.49%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               23      0.21%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11127                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   203480                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               203480                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     203480                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                43.91                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   89356                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          17340245310                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                746922540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     53468645370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            468.808780                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   2086312250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    8789300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  69826512250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 106901499512                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   30092889522                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 117255307466                       # Time in different power states
system.mem_ctrls_0.preBackEnergy           1111306560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                396983565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     41050011360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              1000820940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         20777905200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      20586306840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           157028354685                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         293983301728                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              527882940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          17583702570                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                738068940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     52033538700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            465.813209                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   2107921750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    8671260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  73355279000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 105978776530                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   30730108753                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 114108474967                       # Time in different power states
system.mem_ctrls_1.preBackEnergy           1114138080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                392289150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     40695876960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               974817060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         20498858640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      21438577440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           156024982440                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         293438063997                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              534115620                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       825822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       825822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 825822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     30734016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     30734016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30734016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 334951821000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          1363419576                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1429188494                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            276740                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  276740    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              276740                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       272343                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        549083                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             217019                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       203480                       # Transaction distribution
system.membus.trans_dist::CleanEvict            68863                       # Transaction distribution
system.membus.trans_dist::ReadExReq             59720                       # Transaction distribution
system.membus.trans_dist::ReadExResp            59720                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        217020                       # Transaction distribution
system.switch_cpus.Branches                  17532708                       # Number of branches fetched
system.switch_cpus.committedInsts            73000001                       # Number of instructions committed
system.switch_cpus.committedOps             142546694                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses            14601609                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 18266                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 334951821000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses            10072566                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 22108                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.000024                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 334951821000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses            99729721                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   127                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction         0.999976                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                272470591                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       272464029.615200                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads     92156258                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes     45387952                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts     14209828                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses        1167363                       # Number of float alu accesses
system.switch_cpus.num_fp_insts               1167363                       # number of float instructions
system.switch_cpus.num_fp_register_reads      1767239                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes       989373                       # number of times the floating registers were written
system.switch_cpus.num_func_calls             1521064                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles        6561.384800                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     141173725                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            141173725                       # number of integer instructions
system.switch_cpus.num_int_register_reads    272079001                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    115065071                       # number of times the integer registers were written
system.switch_cpus.num_load_insts            14595066                       # Number of load instructions
system.switch_cpus.num_mem_refs              24662465                       # number of memory refs
system.switch_cpus.num_store_insts           10067399                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass        450804      0.32%      0.32% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         115463184     81.00%     81.32% # Class of executed instruction
system.switch_cpus.op_class::IntMult           519788      0.36%     81.68% # Class of executed instruction
system.switch_cpus.op_class::IntDiv            531629      0.37%     82.05% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd           70485      0.05%     82.10% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     82.10% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt             128      0.00%     82.10% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     82.10% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     82.10% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     82.10% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     82.10% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     82.10% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     82.10% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     82.10% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu               52      0.00%     82.10% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     82.10% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt           177606      0.12%     82.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc          670553      0.47%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::MemRead         14417210     10.11%     92.81% # Class of executed instruction
system.switch_cpus.op_class::MemWrite        10067143      7.06%     99.88% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead       177856      0.12%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite          256      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          142546694                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::OFF 334951821000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     23336387                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect        83231                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       565219                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     27344157                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      8917459                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     23336387                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     14418928                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      27344157                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       1159589                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted       282128                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       128454912                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes       64807235                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       565504                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         24542624                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     11605003                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           85                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     14287159                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    195189486                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples     59939958                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     3.256417                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.889227                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     13353417     22.28%     22.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1      8541042     14.25%     36.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      7228557     12.06%     48.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      8165213     13.62%     62.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      4329176      7.22%     69.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      3588168      5.99%     75.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2307551      3.85%     79.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7       821831      1.37%     80.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     11605003     19.36%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total     59939958                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          1567710                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       982915                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       193384920                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            20062549                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       567113      0.29%      0.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    159010636     81.46%     81.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       640438      0.33%     82.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv       401984      0.21%     82.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd        89390      0.05%     82.34% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     82.34% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     82.34% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     82.34% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     82.34% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     82.34% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     82.34% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     82.34% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     82.34% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     82.34% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     82.34% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     82.34% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       254400      0.13%     82.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       880130      0.45%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     19808149     10.15%     93.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     13282846      6.81%     99.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       254400      0.13%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    195189486                       # Class of committed instruction
system.switch_cpus_1.commit.refs             33345395                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         100000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           195189486                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.624732                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.624732                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles      5145130                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    216525683                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       21334658                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        34083845                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       566389                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles       911253                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          20967852                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses               72425                       # TLB misses on read requests
system.switch_cpus_1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 334951821000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.wrAccesses          13658858                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              115459                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          27344157                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        17130279                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles            39796940                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       134575                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            112338444                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          396                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         3234                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       1132778                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles               33                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.437694                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     21674282                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     10077048                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.798187                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     62041293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.540104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.576453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       25832165     41.64%     41.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        3106262      5.01%     46.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        3127316      5.04%     51.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        2094996      3.38%     55.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1450145      2.34%     57.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        2776609      4.48%     61.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        2035778      3.28%     65.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         855741      1.38%     66.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       20762281     33.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     62041293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         2453321                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        1365355                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                431871                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       667807                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       25092518                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           3.251754                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs           34590224                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         13638124                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles       2200875                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     21814626                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        52279                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       294396                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     14267500                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    209476409                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     20952100                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1222626                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    203147349                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        21897                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents        10885                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       566389                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        41378                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked         1233                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      2818461                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         4446                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         1136                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads         2156                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      1752077                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       984653                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1136                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect       497756                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       170051                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       229104851                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           202610075                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.636390                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       145800117                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             3.243154                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            202851644                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      295800686                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     163321589                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.600687                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.600687                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass       742644      0.36%      0.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    166414213     81.43%     81.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       671112      0.33%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv       403232      0.20%     82.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd        89468      0.04%     82.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     82.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     82.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     82.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     82.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     82.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     82.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     82.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     82.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     82.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     82.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     82.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       278919      0.14%     82.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       899523      0.44%     82.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     82.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     20829456     10.19%     93.13% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     13735282      6.72%     99.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead       300036      0.15%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         6090      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    204369975                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       1666459                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      3335103                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      1638709                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      1896064                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           4073967                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.019934                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       3835565     94.15%     94.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt          770      0.02%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc           35      0.00%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     94.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       205438      5.04%     99.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        29933      0.73%     99.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            4      0.00%     99.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite         2222      0.05%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    206034839                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    471656255                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    200971366                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    221868343                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        209316394                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       204369975                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       160015                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     14286918                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       136148                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       159930                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     21260886                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples     62041293                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     3.294096                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.421688                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     11650965     18.78%     18.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1      6133121      9.89%     28.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2      8423898     13.58%     42.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3      6353512     10.24%     52.48% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4      8559242     13.80%     66.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5      6454101     10.40%     76.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      7277537     11.73%     88.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      5355509      8.63%     97.04% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      1833408      2.96%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total     62041293                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 3.271324                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.walker.pwrStateResidencyTicks::UNDEFINED 334951821000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.wrAccesses          17130862                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 604                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads       769857                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       324821                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     21814626                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     14267500                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads      85071233                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_1.numCycles               62473164                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.pwrStateResidencyTicks::OFF 334951821000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.rename.BlockCycles       2962619                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    220870678                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents       266940                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       21968465                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents            1                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        30938                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups    543245016                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    213891245                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    241705530                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        34304730                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      1800017                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       566389                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles      2236890                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps       20834838                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2593079                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    314513695                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         2183                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts           85                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts         3485397                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           85                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          257811600                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         421078092                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 81357                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1602086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       941622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2543708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     68350208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     39203712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              107553920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 334951821000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3359950993                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1602363978                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         942728916                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.snoopTraffic                  13022720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1403048                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009961                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.099307                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1389072     99.00%     99.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  13976      1.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1403048                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       847210                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        13969                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1695542                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          13969                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          554716                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            617311                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       501823                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       533858                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           95499                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           270585                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           231018                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          231018                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        534114                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        83198                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
