$date
	Thu Sep 20 22:04:46 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testDecoder $end
$var wire 1 ! out3b $end
$var wire 1 " out3 $end
$var wire 1 # out2b $end
$var wire 1 $ out2 $end
$var wire 1 % out1b $end
$var wire 1 & out1 $end
$var wire 1 ' out0b $end
$var wire 1 ( out0 $end
$var reg 1 ) addr0 $end
$var reg 1 * addr1 $end
$var reg 1 + enable $end
$scope module decoder $end
$var wire 1 ) address0 $end
$var wire 1 * address1 $end
$var wire 1 , andAB $end
$var wire 1 - andAnB $end
$var wire 1 . andnAB $end
$var wire 1 + enable $end
$var wire 1 / nA $end
$var wire 1 0 nB $end
$var wire 1 1 norAB $end
$var wire 1 ( out0 $end
$var wire 1 & out1 $end
$var wire 1 $ out2 $end
$var wire 1 " out3 $end
$upscope $end
$scope module decoderb $end
$var wire 1 ) address0 $end
$var wire 1 * address1 $end
$var wire 1 + enable $end
$var wire 1 ! out3 $end
$var wire 1 # out2 $end
$var wire 1 % out1 $end
$var wire 1 ' out0 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x1
x0
x/
x.
x-
x,
0+
0*
0)
x(
0'
x&
0%
x$
0#
x"
0!
$end
#50000
10
1/
0"
0,
0$
0.
0&
0-
0(
11
#1000000
1)
#1050000
0/
01
1-
#2000000
1*
0)
#2050000
00
1/
0-
#2100000
1.
#3000000
1)
#3050000
0/
1,
#3100000
0.
#4000000
1'
0*
0)
1+
#4050000
10
1/
11
0,
1"
#4100000
1(
0"
#5000000
0'
1%
1)
#5050000
0/
01
1-
#5100000
0(
1&
#6000000
1#
0%
1*
0)
#6050000
00
1/
0-
#6100000
1.
0&
#6150000
1$
#7000000
0#
1!
1)
#7050000
0/
1,
#7100000
0.
1"
#7150000
0$
#8000000
0!
0*
0)
0+
#8050000
10
1/
11
0,
0"
#9000000
1)
#9050000
0/
01
1-
#10000000
1*
0)
#10050000
00
1/
0-
#10100000
1.
#11000000
1)
#11050000
0/
1,
#11100000
0.
#12000000
1'
0*
0)
1+
#12050000
10
1/
11
0,
1"
#12100000
1(
0"
#13000000
0'
1%
1)
#13050000
0/
01
1-
#13100000
0(
1&
#14000000
1#
0%
1*
0)
#14050000
00
1/
0-
#14100000
1.
0&
#14150000
1$
#15000000
0#
1!
1)
#15050000
0/
1,
#15100000
0.
1"
#15150000
0$
#16000000
