# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1890 0.000128 2048 2 2760 146688 11.5755 14.3521 804.744 419.442 1250.19 1250.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1890 0.000128 2048 2 2760 146592 11.5856 14.3999 934.721 419.381 1380.17 1380.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1890 0.000128 2048 2 2760 146720 11.563 14.3802 972.25 419.242 1417.52 1417.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1890 0.000128 2048 2 2760 146496 11.5487 14.3598 907.308 419.374 1352.67 1352.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1890 0.000128 2048 2 2760 146400 11.6223 14.4384 913.949 419.195 1359.28 1359.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1890 0.000128 2048 2 2760 146496 11.5753 14.3685 942.916 419.525 1388.47 1388.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1890 0.000128 2048 2 2760 146400 11.5815 14.3763 945.741 419.211 1390.99 1391.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1890 0.000128 2048 2 2760 146432 11.5446 14.4032 914.06 418.685 1358.78 1358.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1890 0.000128 2048 2 2760 146304 11.5404 14.3974 922.347 419.142 1367.51 1367.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1890 0.000128 2048 2 2760 146400 11.5994 14.4097 995.394 419.07 1440.55 1440.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1890 0.000128 2048 2 2760 145920 11.5504 14.3503 1153.43 418.276 1597.69 1597.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1890 0.000128 2048 2 2760 146688 11.5429 14.3564 792.399 419.056 1237.44 1237.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1890 0.000128 2048 2 2760 146720 11.6133 14.4139 803.555 419.353 1249.02 1249.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1890 0.000128 2048 2 2760 146688 11.5831 14.3906 796.697 419.565 1242.32 1242.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1890 0.000128 2048 2 2760 146608 11.6204 14.3706 818.107 419.035 1263.21 1263.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1890 0.000128 2048 2 2760 146688 11.5692 14.3688 830.472 419.062 1275.56 1275.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1890 0.000128 2048 2 2760 146592 11.5764 14.3749 951.75 419.049 1396.83 1396.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1890 0.000128 2048 2 2760 146720 11.5643 14.3716 932.827 419.201 1378.04 1378.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1890 0.000128 2048 2 2760 146496 11.5364 14.3516 991.905 419.048 1436.92 1437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1890 0.000128 2048 2 2760 146400 11.6187 14.3883 980.179 419.203 1425.47 1425.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1890 0.000128 2048 2 2760 146496 11.5629 14.3688 990.513 419.174 1435.7 1435.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1890 0.000128 2048 2 2760 146400 11.5829 14.3974 970.387 419.166 1415.62 1415.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1890 0.000128 2048 2 2760 146432 11.5421 14.3811 929.972 418.976 1374.95 1375.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1890 0.000128 2048 2 2760 146304 11.5405 14.4056 1089.54 419.136 1534.7 1534.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1890 0.000128 2048 2 2760 146400 11.5937 14.4916 1098.78 419.377 1544.32 1544.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1890 0.000128 2048 2 2760 145920 11.5489 14.3753 993.372 418.629 1438.01 1438.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1890 0.000128 2048 2 2760 146624 11.5528 14.3857 752.83 419.438 1198.28 1198.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1890 0.000128 2048 2 2760 146640 11.6163 14.4651 847.898 418.963 1293.03 1293.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1890 0.000128 2048 2 2760 146688 11.5753 14.3821 793.485 419.172 1238.7 1238.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1890 0.000128 2048 2 2760 146608 11.5981 14.4179 803.663 419.405 1249.17 1249.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1890 0.000128 2048 2 2760 146560 11.5632 14.4971 803.8 419.484 1249.43 1249.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1890 0.000128 2048 2 2760 146592 11.5744 14.3729 1002.47 419.382 1447.88 1447.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1890 0.000128 2048 2 2760 146592 11.5684 14.3626 699.451 419.578 1145.04 1145.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1890 0.000128 2048 2 2760 146560 11.5671 14.3708 962.382 419.256 1407.66 1407.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1890 0.000128 2048 2 2760 146240 11.5323 14.3749 674.544 418.839 1119.37 1119.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1890 0.000128 2048 2 2760 146496 11.5323 14.3817 903.653 419.364 1349.01 1349.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1890 0.000128 2048 2 2760 146304 11.5385 14.3509 649.642 419.102 1094.71 1094.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1890 0.000128 2048 2 2760 146400 11.6244 14.4627 941.984 419.206 1387.36 1387.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1890 0.000128 2048 2 2760 146400 11.5937 14.382 666.018 419.376 1111.45 1111.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1890 0.000128 2048 2 2760 146496 11.5753 14.375 1207.85 419.589 1653.47 1653.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1890 0.000128 2048 2 2760 146048 11.522 14.3384 782.528 419.187 1227.66 1227.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1890 0.000128 2048 2 2760 146400 11.5794 14.3667 1152.22 419.206 1597.45 1597.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1890 0.000128 2048 2 2760 146400 11.5628 14.3902 781.706 419.503 1227.24 1227.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1890 0.000128 2048 2 2760 146176 11.5356 14.3626 1115.45 419.015 1560.45 1560.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1890 0.000128 2048 2 2760 145920 11.5404 14.3485 751.999 418.626 1196.59 1196.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1890 0.000128 2048 2 2760 146304 11.5384 14.4423 976.483 419.152 1421.7 1421.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1890 0.000128 2048 2 2760 145152 11.5343 14.3668 683.23 417.653 1126.87 1126.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1890 0.000128 2048 2 2760 146400 11.6013 14.4386 1017.45 419.144 1462.71 1462.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1890 0.000128 2048 2 2760 145600 11.5299 14.4405 731.933 417.755 1175.74 1175.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1890 0.000128 2048 2 2760 146688 11.5524 14.3653 740.982 419.442 1186.43 1186.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1890 0.000128 2048 2 2760 146640 11.6181 14.4014 786.75 419.471 1232.32 1232.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1890 0.000128 2048 2 2760 146688 11.5723 14.3872 779.889 419.166 1225.1 1225.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1890 0.000128 2048 2 2760 146496 11.5405 14.4979 500.956 419.405 946.48 946.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1890 0.000128 2048 2 2760 146608 11.5992 14.377 898.111 419.425 1343.59 1343.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1890 0.000128 2048 2 2760 146496 11.5651 14.3811 569.694 419.571 1015.29 1015.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1890 0.000128 2048 2 2760 146688 11.563 14.4017 861.783 419.127 1306.96 1307.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1890 0.000128 2048 2 2760 146432 11.522 14.4372 567.535 418.969 1012.54 1012.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1890 0.000128 2048 2 2760 146592 11.5753 14.3725 958.039 419.383 1403.45 1403.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1890 0.000128 2048 2 2760 146592 11.5653 14.4072 672.43 419.174 1117.65 1117.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1890 0.000128 2048 2 2760 146560 11.5633 14.45 907.406 419.553 1353.05 1353.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1890 0.000128 2048 2 2760 146240 11.5305 14.4363 652.829 418.861 1097.74 1097.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1890 0.000128 2048 2 2760 146496 11.5343 14.4127 1169.7 419.407 1615.14 1615.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1890 0.000128 2048 2 2760 146304 11.5314 14.4146 746.221 419.147 1191.39 1191.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1890 0.000128 2048 2 2760 146400 11.606 14.3988 1145.81 419.118 1591.01 1591.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1890 0.000128 2048 2 2760 146400 11.5902 14.3809 778.373 419.132 1223.56 1223.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1890 0.000128 2048 2 2760 146496 11.5648 14.3796 1125.42 419.482 1570.93 1571.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1890 0.000128 2048 2 2760 146048 11.5257 14.3477 742.744 419.195 1187.89 1187.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1890 0.000128 2048 2 2760 146400 11.575 14.4209 1090.07 418.863 1535.02 1535.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1890 0.000128 2048 2 2760 146400 11.561 14.3686 705.827 419.571 1151.41 1151.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1890 0.000128 2048 2 2760 146432 11.5382 14.3697 1043.78 419.03 1488.81 1488.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1890 0.000128 2048 2 2760 145920 11.5423 14.3507 698.977 418.576 1143.53 1143.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1890 0.000128 2048 2 2775 146624 11.5554 14.3727 844.926 419.042 1289.98 1290.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1890 0.000128 2048 2 2775 146640 11.6061 14.4618 760.25 419.08 1205.48 1205.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1890 0.000128 2048 2 2775 146560 11.5795 14.3715 493.081 419.527 938.641 938.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1890 0.000128 2048 2 2775 146688 11.5653 14.5154 809.519 419.114 1254.79 1254.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1890 0.000128 2048 2 2775 146496 11.5422 14.4336 522.355 419.438 967.852 967.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1890 0.000128 2048 2 2775 146608 11.5917 14.6925 871.133 419.03 1316.53 1316.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1890 0.000128 2048 2 2775 146496 11.5675 14.3864 550.107 419.587 995.727 995.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1890 0.000128 2048 2 2775 146560 11.5673 14.3612 902.27 419.103 1347.38 1347.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1890 0.000128 2048 2 2775 146176 11.526 14.4175 590.555 418.962 1035.54 1035.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1890 0.000128 2048 2 2775 146592 11.58 14.3719 961.408 418.98 1406.42 1406.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1890 0.000128 2048 2 2775 146592 11.5632 14.3782 693.891 419.543 1139.46 1139.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1890 0.000128 2048 2 2775 146560 11.5589 14.4441 934.528 419.577 1380.19 1380.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1890 0.000128 2048 2 2775 146240 11.5289 14.3559 658.026 418.54 1102.53 1102.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1890 0.000128 2048 2 2775 146496 11.5227 14.3636 1140.71 419.066 1585.74 1585.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1890 0.000128 2048 2 2775 146304 11.5405 14.3844 763.704 419.357 1209.07 1209.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1890 0.000128 2048 2 2775 146400 11.6216 14.3978 1137.33 419.589 1583.02 1583.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1890 0.000128 2048 2 2775 146400 11.6018 14.4286 767.402 419.469 1212.98 1213.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1890 0.000128 2048 2 2775 146496 11.5651 14.4405 1105.02 419.233 1550.35 1550.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1890 0.000128 2048 2 2775 146048 11.5159 14.3872 726.084 418.771 1170.84 1170.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1890 0.000128 2048 2 2775 146400 11.5772 14.4456 1072.13 418.926 1517.15 1517.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1890 0.000128 2048 2 2775 146400 11.5621 14.3812 709.23 419.249 1154.5 1154.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1890 0.000128 2048 2 2775 146176 11.5507 14.3574 1023.99 419.027 1469.01 1469.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1890 0.000128 2048 2 2775 145920 11.5425 14.4361 719.845 418.277 1164.19 1164.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1890 0.000128 2048 2 2784 146624 11.5487 14.3597 745.231 419.12 1190.34 1190.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1890 0.000128 2048 2 2784 146560 11.5674 14.3771 480.028 419.124 925.182 925.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1890 0.000128 2048 2 2784 146560 11.598 14.4079 761.052 419.474 1206.62 1206.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1890 0.000128 2048 2 2784 146560 11.5732 14.3683 489.856 419.483 935.359 935.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1890 0.000128 2048 2 2784 146592 11.5734 14.4589 827.639 419.07 1272.82 1272.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1890 0.000128 2048 2 2784 146496 11.5324 14.3859 531.12 419.353 976.477 976.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1890 0.000128 2048 2 2784 146496 11.606 14.3947 814.52 419.39 1259.99 1260.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1890 0.000128 2048 2 2784 146496 11.5621 14.3892 519.082 419.493 964.61 964.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1890 0.000128 2048 2 2784 146160 11.5791 14.3852 425.093 419.126 870.262 870.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1890 0.000128 2048 2 2784 146560 11.5708 14.3623 815.926 419.507 1261.45 1261.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1890 0.000128 2048 2 2784 146176 11.5466 14.362 543.169 418.613 987.77 987.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1890 0.000128 2048 2 2784 146304 11.5384 14.3784 454.124 418.852 898.974 899.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1890 0.000128 2048 2 2784 146448 11.5753 14.4341 1181.54 419.343 1626.97 1627.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1890 0.000128 2048 2 2784 146304 11.5556 14.4079 744.087 419.532 1189.66 1189.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1890 0.000128 2048 2 2784 146016 11.5698 14.5638 612.517 419.377 1058.11 1058.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1890 0.000128 2048 2 2784 146560 11.563 14.4464 1098.59 419.176 1543.86 1543.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1890 0.000128 2048 2 2784 146240 11.5329 14.3582 741.328 418.89 1186.19 1186.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1890 0.000128 2048 2 2784 146400 11.5579 14.4284 620.064 419.529 1065.66 1065.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1890 0.000128 2048 2 2784 146496 11.5384 14.3818 1043.7 419.058 1488.76 1488.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1890 0.000128 2048 2 2784 146304 11.5404 14.4172 676.674 419.189 1121.9 1121.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1890 0.000128 2048 2 2784 145728 11.5179 14.3685 587.661 418.331 1031.96 1032.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1890 0.000128 2048 2 2784 146400 11.6253 14.3817 1027.8 419.205 1473.09 1473.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1890 0.000128 2048 2 2784 146400 11.5988 14.5302 711.701 419.07 1156.99 1157.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1890 0.000128 2048 2 2784 145800 11.5909 14.4452 589.891 418.089 1034.1 1034.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1890 0.000128 2048 2 2784 146496 11.5507 14.4466 996.16 419.539 1441.78 1441.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1890 0.000128 2048 2 2784 146048 11.5186 14.5971 693.146 419.226 1138.57 1138.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1890 0.000128 2048 2 2784 145824 11.5676 14.3889 571.343 419.586 1016.97 1017.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1890 0.000128 2048 2 2784 146400 11.5739 14.3794 974.973 419.251 1420.26 1420.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1890 0.000128 2048 2 2784 146400 11.5524 14.4552 701.352 419.576 1147.02 1147.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1890 0.000128 2048 2 2784 145440 11.6022 14.3872 574.349 418.562 1018.98 1019.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1890 0.000128 2048 2 2784 146176 11.5381 14.3885 982.772 418.633 1427.41 1427.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1890 0.000128 2048 2 2784 145920 11.5323 14.3483 665.349 418.622 1109.93 1110.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1890 0.000128 2048 2 2784 145152 11.5242 14.4183 597.911 417.597 1041.53 1041.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1890 0.000128 2048 2 2760 146560 11.5533 14.3667 753.619 418.942 1198.56 1198.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1890 0.000128 2048 2 2760 146560 11.551 14.3803 484.87 419.203 930.083 930.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1890 0.000128 2048 2 2760 146560 11.5978 14.3951 857.774 419.143 1302.99 1303.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1890 0.000128 2048 2 2760 146560 11.5627 14.3958 546.899 419.238 992.18 992.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1890 0.000128 2048 2 2760 146400 11.577 14.3708 447.719 418.856 892.608 892.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1890 0.000128 2048 2 2760 146592 11.5692 14.3725 790.486 419.242 1235.75 1235.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1890 0.000128 2048 2 2760 146496 11.5301 14.379 519.242 419.446 964.676 964.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1890 0.000128 2048 2 2760 146304 11.5583 14.3798 424.928 419.522 870.466 870.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1890 0.000128 2048 2 2760 146496 11.5937 14.3768 1136.77 418.929 1581.75 1581.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1890 0.000128 2048 2 2760 146496 11.5609 14.3858 716.431 423.196 1165.66 1165.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1890 0.000128 2048 2 2760 146160 11.5751 14.3946 580.115 419.028 1025.19 1025.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1890 0.000128 2048 2 2760 146560 11.5495 14.3648 1057.89 419.494 1503.39 1503.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1890 0.000128 2048 2 2760 146176 11.5463 14.4203 668.54 419.016 1113.6 1113.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1890 0.000128 2048 2 2760 146304 11.5242 14.3604 546.173 418.858 990.998 991.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1890 0.000128 2048 2 2760 146448 11.5648 14.3792 1085.33 418.931 1530.29 1530.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1890 0.000128 2048 2 2760 146304 11.5562 14.3857 707.204 419.245 1152.47 1152.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1890 0.000128 2048 2 2760 146016 11.5786 14.3955 621.855 419.045 1066.96 1067.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1890 0.000128 2048 2 2760 145728 11.5302 14.4695 551.934 418.02 996.041 996.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1890 0.000128 2048 2 2760 146560 11.5569 14.4056 1020.2 419.243 1465.48 1465.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1890 0.000128 2048 2 2760 146240 11.5245 14.3687 691.051 418.822 1135.85 1135.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1890 0.000128 2048 2 2760 146400 11.561 14.5272 580.847 419.201 1026.21 1026.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1890 0.000128 2048 2 2760 145920 11.5415 14.3565 571.924 418.408 1016.31 1016.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1890 0.000128 2048 2 2760 146496 11.5414 14.3576 960.445 419.036 1405.47 1405.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1890 0.000128 2048 2 2760 146304 11.5392 14.3483 683.378 419.194 1128.54 1128.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1890 0.000128 2048 2 2760 145728 11.5321 14.3442 562.048 418.417 1006.42 1006.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1890 0.000128 2048 2 2760 145152 11.5118 14.3749 526.743 417.552 970.26 970.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1890 0.000128 2048 2 2760 146400 11.6125 14.4478 994.836 419.155 1440.13 1440.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1890 0.000128 2048 2 2760 146400 11.5983 14.6406 679.151 419.431 1124.9 1124.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1890 0.000128 2048 2 2760 145800 11.6063 14.4589 584.229 418.132 1028.51 1028.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1890 0.000128 2048 2 2760 145600 11.5261 14.4292 537.119 417.865 981.018 981.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1890 0.000128 2048 2 2784 146624 11.5407 14.3823 815.286 419.355 1260.64 1260.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1890 0.000128 2048 2 2784 146560 11.5544 14.3626 527.762 419.452 973.21 973.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1890 0.000128 2048 2 2784 146496 11.5343 14.3916 437.211 419.06 882.275 882.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1890 0.000128 2048 2 2784 146560 11.6094 14.5675 791.922 419.378 1237.55 1237.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1890 0.000128 2048 2 2784 146560 11.5579 14.3872 520.907 419.537 966.467 966.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1890 0.000128 2048 2 2784 146400 11.5814 14.491 423.274 419.168 868.592 868.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1890 0.000128 2048 2 2784 146592 11.5663 14.38 1110.71 419.545 1556.28 1556.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1890 0.000128 2048 2 2784 146496 11.5314 14.367 698.282 419.411 1143.67 1143.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1890 0.000128 2048 2 2784 146304 11.5457 14.3729 561.412 419.247 1006.65 1006.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1890 0.000128 2048 2 2784 146304 11.5382 14.4133 475.825 418.853 920.712 920.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1890 0.000128 2048 2 2784 146496 11.5964 14.3778 1026.6 419.426 1472.09 1472.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1890 0.000128 2048 2 2784 146496 11.5587 14.3961 648.1 419.571 1093.71 1093.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1890 0.000128 2048 2 2784 146160 11.5768 14.4364 531.656 419.083 976.83 976.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1890 0.000128 2048 2 2784 146048 11.518 14.3647 478.292 419.179 923.434 923.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1890 0.000128 2048 2 2784 146560 11.5535 14.3481 990.1 419.449 1435.53 1435.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1890 0.000128 2048 2 2784 146176 11.5392 14.3578 635.614 418.969 1080.56 1080.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1890 0.000128 2048 2 2784 146304 11.5258 14.3613 531.394 419.055 976.417 976.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1890 0.000128 2048 2 2784 145920 11.5332 14.3488 469.027 418.301 913.29 913.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1890 0.000128 2048 2 2784 146448 11.5705 14.3791 972.697 418.986 1417.72 1417.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1890 0.000128 2048 2 2784 146304 11.5622 14.3936 677.908 419.52 1123.46 1123.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1890 0.000128 2048 2 2784 146016 11.5806 14.3746 573.226 419.272 1018.53 1018.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1890 0.000128 2048 2 2784 145728 11.5097 14.4138 574.499 418.025 1018.53 1018.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1890 0.000128 2048 2 2784 146560 11.565 14.3796 964.92 419.182 1410.13 1410.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1890 0.000128 2048 2 2784 146240 11.5241 14.3519 689.892 418.462 1134.31 1134.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1890 0.000128 2048 2 2784 146400 11.5615 14.3767 570.819 419.234 1016.08 1016.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1890 0.000128 2048 2 2784 145920 11.5418 14.4954 532.482 418.166 976.764 976.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1890 0.000128 2048 2 2800 146432 11.536 14.4144 854.252 419.396 1299.68 1299.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1890 0.000128 2048 2 2800 146432 11.5389 14.3548 550.359 419.442 995.774 995.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1890 0.000128 2048 2 2800 146304 11.5303 14.4101 451.174 419.055 896.252 896.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1890 0.000128 2048 2 2800 146400 11.6006 14.3831 802.529 419.15 1247.75 1247.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1890 0.000128 2048 2 2800 146400 11.5651 14.4077 517.587 419.24 962.88 962.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1890 0.000128 2048 2 2800 146160 11.5837 14.3704 429.924 419.16 875.117 875.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1890 0.000128 2048 2 2800 145920 11.5302 14.4928 369.346 418.603 814.055 814.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1890 0.000128 2048 2 2800 146496 11.563 14.3995 1103.55 419.526 1549.12 1549.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1890 0.000128 2048 2 2800 146304 11.5343 14.4242 686.228 419.407 1131.68 1131.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1890 0.000128 2048 2 2800 146304 11.5691 14.3662 558.541 419.167 1003.72 1003.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1890 0.000128 2048 2 2800 145920 11.5372 14.3585 474.29 419.148 919.416 919.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1890 0.000128 2048 2 2800 146384 11.5931 14.3838 1010.6 418.982 1455.64 1455.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1890 0.000128 2048 2 2800 146272 11.561 14.3706 641.045 419.132 1086.19 1086.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1890 0.000128 2048 2 2800 146160 11.5652 14.4211 525.476 419.085 970.626 970.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1890 0.000128 2048 2 2800 146048 11.5282 14.35 472.957 418.862 917.785 917.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1890 0.000128 2048 2 2800 146432 11.5578 14.4015 997.503 419.042 1442.59 1442.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1890 0.000128 2048 2 2800 146176 11.5263 14.3516 647.532 418.965 1092.45 1092.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1890 0.000128 2048 2 2800 145920 11.5378 14.4388 541.849 419.152 987.06 987.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1890 0.000128 2048 2 2800 145920 11.5463 14.3908 479.579 418.228 923.827 923.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1890 0.000128 2048 2 2800 146304 11.56 14.4077 1026.95 419.296 1472.29 1472.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1890 0.000128 2048 2 2800 146304 11.5585 14.456 730.726 419.253 1176.08 1176.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1890 0.000128 2048 2 2800 146016 11.5712 14.3729 600.381 419.336 1045.74 1045.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1890 0.000128 2048 2 2800 145728 11.5207 14.3669 570.228 418.366 1014.56 1014.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1890 0.000128 2048 2 2800 145440 11.5978 14.392 521.282 418.576 965.93 966.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1890 0.000128 2048 2 2800 146400 11.5589 14.4814 992.377 419.535 1438.04 1438.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1890 0.000128 2048 2 2800 145920 11.5302 14.361 684.913 418.849 1129.73 1129.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1890 0.000128 2048 2 2800 145920 11.5566 14.478 579.889 419.184 1025.19 1025.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1890 0.000128 2048 2 2800 145280 11.543 14.3507 533.967 418.015 977.958 978.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1890 0.000128 2048 2 2800 144800 11.52 14.4255 510.281 417.468 953.771 953.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1890 0.000128 2048 2 2760 146560 11.5446 14.3528 783.607 419.451 1229.04 1229.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1890 0.000128 2048 2 2760 146560 11.5529 14.3903 516.535 419.195 961.755 961.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1890 0.000128 2048 2 2760 146496 11.5316 14.4541 416.446 419.364 861.872 861.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1890 0.000128 2048 2 2760 146176 11.5465 14.427 360.538 418.61 805.203 805.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1890 0.000128 2048 2 2760 146560 11.6 14.4511 1090.21 419.39 1535.73 1535.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1890 0.000128 2048 2 2760 146560 11.5714 14.4213 678.597 419.181 1123.85 1123.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1890 0.000128 2048 2 2760 146400 11.5752 14.3867 551.896 418.872 996.811 996.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1890 0.000128 2048 2 2760 146240 11.5344 14.4619 467.481 418.844 912.401 912.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1890 0.000128 2048 2 2760 146592 11.561 14.3729 999.476 419.143 1444.64 1444.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1890 0.000128 2048 2 2760 146496 11.526 14.3729 627.471 419.012 1072.46 1072.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1890 0.000128 2048 2 2760 146304 11.5589 14.4159 514.22 419.568 959.845 959.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1890 0.000128 2048 2 2760 146304 11.5436 14.3423 465.027 418.863 909.858 909.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1890 0.000128 2048 2 2760 146400 11.5654 14.5392 402.103 419.183 847.472 847.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1890 0.000128 2048 2 2760 146496 11.6 14.4131 953.783 419.084 1398.96 1399.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1890 0.000128 2048 2 2760 146496 11.556 14.4015 607.846 419.484 1053.36 1053.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1890 0.000128 2048 2 2760 146160 11.5712 14.426 506.645 419.085 951.808 951.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1890 0.000128 2048 2 2760 146048 11.516 14.3645 444.548 418.92 889.433 889.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1890 0.000128 2048 2 2760 145600 11.5876 14.4133 392.144 422.533 840.762 840.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1890 0.000128 2048 2 2760 146560 11.5551 14.3519 900.875 419.484 1346.35 1346.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1890 0.000128 2048 2 2760 146176 11.531 14.352 608.538 418.982 1053.48 1053.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1890 0.000128 2048 2 2760 146304 11.5241 14.4221 506.191 419.145 951.36 951.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1890 0.000128 2048 2 2760 145920 11.5466 14.3502 462.522 418.587 907.09 907.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1890 0.000128 2048 2 2760 145920 11.552 14.3461 423.583 418.495 868.057 868.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1890 0.000128 2048 2 2816 146496 11.5348 14.3829 783.445 418.951 1228.4 1228.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1890 0.000128 2048 2 2816 146432 11.5528 14.3585 504.943 419.49 950.427 950.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1890 0.000128 2048 2 2816 146304 11.5324 14.4316 414.496 418.963 859.502 859.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1890 0.000128 2048 2 2816 146176 11.5343 14.5136 358.653 418.681 803.462 803.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1890 0.000128 2048 2 2816 146480 11.5905 14.3914 1064.17 419.387 1509.62 1509.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1890 0.000128 2048 2 2816 146400 11.5712 14.4564 650.65 419.165 1095.93 1096.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1890 0.000128 2048 2 2816 146160 11.5754 14.4036 535.724 418.864 980.646 980.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1890 0.000128 2048 2 2816 145920 11.5285 14.3991 458.675 418.887 903.569 903.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1890 0.000128 2048 2 2816 146000 11.5939 14.3798 418.892 419.48 864.426 864.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1890 0.000128 2048 2 2816 146496 11.5653 14.393 979.842 419.183 1425.07 1425.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1890 0.000128 2048 2 2816 146304 11.5346 14.5183 611.332 419.369 1056.83 1056.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1890 0.000128 2048 2 2816 146304 11.5596 14.3953 503.277 419.148 948.46 948.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1890 0.000128 2048 2 2816 145920 11.5346 14.3619 447.233 418.871 892.079 892.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1890 0.000128 2048 2 2816 145920 11.5649 14.4656 391.894 419.428 837.433 837.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1890 0.000128 2048 2 2816 146496 11.5855 14.3788 922.539 419.037 1367.62 1367.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1890 0.000128 2048 2 2816 146496 11.5637 14.4258 583.462 419.22 1028.75 1028.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1890 0.000128 2048 2 2816 146160 11.5753 14.3974 492.332 418.685 937.071 937.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1890 0.000128 2048 2 2816 146048 11.5139 14.4261 433.648 418.885 878.554 878.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1890 0.000128 2048 2 2816 145600 11.5956 14.3869 381.824 418.487 826.373 826.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1890 0.000128 2048 2 2816 146432 11.5558 14.3998 903.702 419.175 1348.92 1349.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1890 0.000128 2048 2 2816 146176 11.5323 14.3541 603.38 418.976 1048.32 1048.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1890 0.000128 2048 2 2816 145920 11.5347 14.3915 498.73 418.857 943.595 943.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1890 0.000128 2048 2 2816 145920 11.5323 14.3541 454.195 418.669 898.832 898.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1890 0.000128 2048 2 2816 145280 11.5462 14.354 419.973 418.003 863.955 864.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1890 0.000128 2048 2 2816 145152 11.5299 14.4762 394.978 417.639 838.7 838.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1890 0.000128 2048 2 2816 146304 11.5556 14.4036 788.945 419.484 1234.47 1234.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1890 0.000128 2048 2 2816 146240 11.522 14.3487 887.803 419.618 1333.37 1333.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1890 0.000128 2048 2 2816 146176 11.5507 14.3606 574.296 419.496 1019.78 1019.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1890 0.000128 2048 2 2816 146112 11.5372 14.404 466.651 419.115 911.794 911.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1890 0.000128 2048 2 2816 145920 11.5473 14.3496 416.096 418.689 860.764 860.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1890 0.000128 2048 2 2816 145920 11.537 14.3572 382.585 418.901 827.462 827.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1890 0.000128 2048 2 2816 145920 11.5403 14.3587 352.685 419.102 797.767 797.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1890 0.000128 2048 2 2816 145600 11.5343 14.3528 331.844 419.268 777.082 777.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1890 0.000128 2048 2 2816 145408 11.5567 14.3892 313.343 418.566 757.937 758.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1890 0.000128 2048 2 2760 146048 11.53 14.368 300.551 418.877 745.409 745.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1890 0.000128 2048 2 2816 146048 11.5302 14.3385 297.919 418.884 742.748 742.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1890 0.000128 2048 2 2800 145600 11.6021 14.3748 303.982 418.786 748.826 748.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1890 0.000128 2048 2 2784 145600 11.5996 14.48 300.782 418.489 745.429 745.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1890 0.000128 2048 2 2784 146176 11.5343 14.3706 343.98 419 788.967 789.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1890 0.000128 2048 2 2784 145920 11.5238 14.3776 527.93 418.891 972.802 972.885
