{
  "processor": "AMD Am8085A",
  "manufacturer": "AMD",
  "year": 1978,
  "schema_version": "1.0",
  "source": "Am8085A datasheet, AMD 1978; Intel 8085A datasheet (identical timing)",
  "base_architecture": "i8085",
  "base_timing_reference": "models/intel/i8085/timing/i8085_timing.json",
  "timing_notes": "Pin-compatible second-source of Intel 8085. Identical instruction set and cycle timing. AMD licensed the design and produced at 3 MHz. All instruction timings match the original Intel 8085A exactly.",
  "instruction_count": 35,
  "instructions": [
    {"mnemonic": "MOV r,r", "opcode": "0x40", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Register-to-register move"},
    {"mnemonic": "MOV r,M", "opcode": "0x46", "bytes": 1, "cycles": 7, "category": "memory", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Load from memory via HL"},
    {"mnemonic": "MOV M,r", "opcode": "0x70", "bytes": 1, "cycles": 7, "category": "memory", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Store to memory via HL"},
    {"mnemonic": "MVI r,d8", "opcode": "0x06", "bytes": 2, "cycles": 7, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Move immediate to register"},
    {"mnemonic": "MVI M,d8", "opcode": "0x36", "bytes": 2, "cycles": 10, "category": "memory", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Move immediate to memory"},
    {"mnemonic": "LXI rp,d16", "opcode": "0x01", "bytes": 3, "cycles": 10, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load register pair immediate"},
    {"mnemonic": "LDA a16", "opcode": "0x3A", "bytes": 3, "cycles": 13, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Load accumulator direct"},
    {"mnemonic": "STA a16", "opcode": "0x32", "bytes": 3, "cycles": 13, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Store accumulator direct"},
    {"mnemonic": "LHLD a16", "opcode": "0x2A", "bytes": 3, "cycles": 16, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Load HL direct"},
    {"mnemonic": "SHLD a16", "opcode": "0x22", "bytes": 3, "cycles": 16, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Store HL direct"},
    {"mnemonic": "ADD r", "opcode": "0x80", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,S,P,CY,AC", "notes": "Add register to A"},
    {"mnemonic": "ADI d8", "opcode": "0xC6", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "immediate", "flags_affected": "Z,S,P,CY,AC", "notes": "Add immediate to A"},
    {"mnemonic": "SUB r", "opcode": "0x90", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,S,P,CY,AC", "notes": "Subtract register from A"},
    {"mnemonic": "SUI d8", "opcode": "0xD6", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "immediate", "flags_affected": "Z,S,P,CY,AC", "notes": "Subtract immediate from A"},
    {"mnemonic": "ANA r", "opcode": "0xA0", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,S,P,CY,AC", "notes": "AND register with A"},
    {"mnemonic": "ORA r", "opcode": "0xB0", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,S,P,CY,AC", "notes": "OR register with A"},
    {"mnemonic": "XRA r", "opcode": "0xA8", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,S,P,CY,AC", "notes": "XOR register with A"},
    {"mnemonic": "CMP r", "opcode": "0xB8", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,S,P,CY,AC", "notes": "Compare register with A"},
    {"mnemonic": "INR r", "opcode": "0x04", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,S,P,AC", "notes": "Increment register"},
    {"mnemonic": "DCR r", "opcode": "0x05", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,S,P,AC", "notes": "Decrement register"},
    {"mnemonic": "INX rp", "opcode": "0x03", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Increment register pair"},
    {"mnemonic": "DAD rp", "opcode": "0x09", "bytes": 1, "cycles": 10, "category": "alu", "addressing_mode": "register", "flags_affected": "CY", "notes": "Double add (16-bit add to HL)"},
    {"mnemonic": "RLC", "opcode": "0x07", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "CY", "notes": "Rotate left circular"},
    {"mnemonic": "JMP a16", "opcode": "0xC3", "bytes": 3, "cycles": 10, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Unconditional jump"},
    {"mnemonic": "Jcc a16", "opcode": "0xC2", "bytes": 3, "cycles": 7, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Conditional jump (7/10 cycles)"},
    {"mnemonic": "CALL a16", "opcode": "0xCD", "bytes": 3, "cycles": 18, "category": "stack", "addressing_mode": "direct", "flags_affected": "none", "notes": "Call subroutine"},
    {"mnemonic": "Ccc a16", "opcode": "0xC4", "bytes": 3, "cycles": 9, "category": "stack", "addressing_mode": "direct", "flags_affected": "none", "notes": "Conditional call (9/18 cycles)"},
    {"mnemonic": "RET", "opcode": "0xC9", "bytes": 1, "cycles": 10, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "Rcc", "opcode": "0xC0", "bytes": 1, "cycles": 6, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Conditional return (6/12 cycles)"},
    {"mnemonic": "PUSH rp", "opcode": "0xC5", "bytes": 1, "cycles": 12, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Push register pair"},
    {"mnemonic": "POP rp", "opcode": "0xC1", "bytes": 1, "cycles": 10, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Pop register pair"},
    {"mnemonic": "IN port", "opcode": "0xDB", "bytes": 2, "cycles": 10, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Input from port"},
    {"mnemonic": "OUT port", "opcode": "0xD3", "bytes": 2, "cycles": 10, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Output to port"},
    {"mnemonic": "NOP", "opcode": "0x00", "bytes": 1, "cycles": 4, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "HLT", "opcode": "0x76", "bytes": 1, "cycles": 5, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Halt processor"}
  ]
}
