Loading db file '/cae/apps/data/synopsys-2024/syn/V-2023.12-SP5/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2024/syn/V-2023.12-SP5/libraries/syn/standard.sldb'
  Loading link library 'asap7sc7p5t_AO_RVT_TT_nldm_211120'
  Loading link library 'asap7sc7p5t_OA_RVT_TT_nldm_211120'
  Loading link library 'asap7sc7p5t_SIMPLE_RVT_TT_nldm_211120'
  Loading link library 'asap7sc7p5t_INVBUF_RVT_TT_nldm_211120'
  Loading link library 'asap7sc7p5t_SEQ_RVT_TT_nldm_220123'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine top line 63 in file
		'./GNN.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    agg0_x04_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|    agg_ready_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    agg0_x01_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|    agg0_x02_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|    agg0_x03_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 84 in file
		'./GNN.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    agg1_x04_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|    agg_ready_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    agg1_x01_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|    agg1_x02_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|    agg1_x03_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 105 in file
		'./GNN.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    agg2_x04_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|    agg_ready_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    agg2_x01_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|    agg2_x02_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|    agg2_x03_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 126 in file
		'./GNN.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    agg3_x04_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|    agg_ready_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    agg3_x01_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|    agg3_x02_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|    agg3_x03_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 287 in file
		'./GNN.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| output_agg_ready_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     agg0_y04_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|     agg0_y01_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|     agg0_y02_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|     agg0_y03_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine top line 307 in file
		'./GNN.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| output_agg_ready_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     agg1_y04_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|     agg1_y01_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|     agg1_y02_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|     agg1_y03_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine top line 327 in file
		'./GNN.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| output_agg_ready_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     agg2_y04_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|     agg2_y01_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|     agg2_y02_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|     agg2_y03_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine top line 347 in file
		'./GNN.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| output_agg_ready_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     agg3_y04_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|     agg3_y01_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|     agg3_y02_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|     agg3_y03_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (top)
Elaborated 1 design.
Current design is now 'top'.
Information: Building the design 'Hidden_layer_v2' instantiated from design 'top' with
	the parameters "7,14". (HDL-193)
Presto compilation completed successfully. (Hidden_layer_v2_input_width7_output_width14)
Information: Building the design 'ReLU_v2' instantiated from design 'top' with
	the parameters "14,14". (HDL-193)

Inferred memory devices in process
	in routine ReLU_v2_input_width14_output_width14 line 47 in file
		'./ReLU_v2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      out3_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|  output_ready_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      out0_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      out1_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      out2_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ReLU_v2_input_width14_output_width14)
Information: Building the design 'Output_layer_v2' instantiated from design 'top' with
	the parameters "16,21". (HDL-193)
Presto compilation completed successfully. (Output_layer_v2_input_width16_output_width21)
Information: Building the design 'Neuron_v2' instantiated from design 'Hidden_layer_v2_input_width7_output_width14' with
	the parameters "7,14". (HDL-193)

Inferred memory devices in process
	in routine Neuron_v2_input_width7_output_width14 line 72 in file
		'./Neuron_v2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      r1_ff_reg      | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r2_ff_reg      | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r3_ff_reg      | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
| input_ready_ff_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      r0_ff_reg      | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (Neuron_v2_input_width7_output_width14)
Information: Building the design 'Neuron_v2' instantiated from design 'Output_layer_v2_input_width16_output_width21' with
	the parameters "16,21". (HDL-193)

Inferred memory devices in process
	in routine Neuron_v2_input_width16_output_width21 line 72 in file
		'./Neuron_v2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      r1_ff_reg      | Flip-flop |  19   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r2_ff_reg      | Flip-flop |  19   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r3_ff_reg      | Flip-flop |  19   |  Y  | N  | Y  | N  | N  | N  | N  |
| input_ready_ff_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      r0_ff_reg      | Flip-flop |  19   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (Neuron_v2_input_width16_output_width21)
1
