TimeQuest Timing Analyzer report for clock
Fri Feb 17 19:45:05 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock_50'
 12. Slow Model Setup: 'clk_div:inst2|clock_1Hz'
 13. Slow Model Setup: 'clk_div:inst2|clock_1Khz_int'
 14. Slow Model Setup: 'clk_div:inst2|clock_100hz_int'
 15. Slow Model Setup: 'clk_div:inst2|clock_10Hz_int'
 16. Slow Model Setup: 'clk_div:inst2|clock_100Khz_int'
 17. Slow Model Setup: 'clk_div:inst2|clock_1Mhz_int'
 18. Slow Model Setup: 'clk_div:inst2|clock_10Khz_int'
 19. Slow Model Setup: 'inst17|video_PLL_inst|altpll_component|pll|clk[0]'
 20. Slow Model Hold: 'clk_div:inst2|clock_100Khz_int'
 21. Slow Model Hold: 'clk_div:inst2|clock_10Khz_int'
 22. Slow Model Hold: 'clk_div:inst2|clock_100hz_int'
 23. Slow Model Hold: 'clk_div:inst2|clock_1Khz_int'
 24. Slow Model Hold: 'clk_div:inst2|clock_1Mhz_int'
 25. Slow Model Hold: 'clock_50'
 26. Slow Model Hold: 'clk_div:inst2|clock_10Hz_int'
 27. Slow Model Hold: 'clk_div:inst2|clock_1Hz'
 28. Slow Model Hold: 'inst17|video_PLL_inst|altpll_component|pll|clk[0]'
 29. Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_1Hz'
 30. Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_100Khz_int'
 31. Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_100hz_int'
 32. Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_10Hz_int'
 33. Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_10Khz_int'
 34. Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_1Khz_int'
 35. Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_1Mhz_int'
 36. Slow Model Minimum Pulse Width: 'clock_50'
 37. Slow Model Minimum Pulse Width: 'inst17|video_PLL_inst|altpll_component|pll|clk[0]'
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Fast Model Setup Summary
 41. Fast Model Hold Summary
 42. Fast Model Recovery Summary
 43. Fast Model Removal Summary
 44. Fast Model Minimum Pulse Width Summary
 45. Fast Model Setup: 'clock_50'
 46. Fast Model Setup: 'clk_div:inst2|clock_1Hz'
 47. Fast Model Setup: 'clk_div:inst2|clock_1Khz_int'
 48. Fast Model Setup: 'clk_div:inst2|clock_100hz_int'
 49. Fast Model Setup: 'clk_div:inst2|clock_10Hz_int'
 50. Fast Model Setup: 'clk_div:inst2|clock_100Khz_int'
 51. Fast Model Setup: 'clk_div:inst2|clock_1Mhz_int'
 52. Fast Model Setup: 'clk_div:inst2|clock_10Khz_int'
 53. Fast Model Setup: 'inst17|video_PLL_inst|altpll_component|pll|clk[0]'
 54. Fast Model Hold: 'clk_div:inst2|clock_100Khz_int'
 55. Fast Model Hold: 'clk_div:inst2|clock_10Khz_int'
 56. Fast Model Hold: 'clk_div:inst2|clock_100hz_int'
 57. Fast Model Hold: 'clk_div:inst2|clock_1Khz_int'
 58. Fast Model Hold: 'clk_div:inst2|clock_1Mhz_int'
 59. Fast Model Hold: 'clock_50'
 60. Fast Model Hold: 'clk_div:inst2|clock_10Hz_int'
 61. Fast Model Hold: 'clk_div:inst2|clock_1Hz'
 62. Fast Model Hold: 'inst17|video_PLL_inst|altpll_component|pll|clk[0]'
 63. Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_1Hz'
 64. Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_100Khz_int'
 65. Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_100hz_int'
 66. Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_10Hz_int'
 67. Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_10Khz_int'
 68. Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_1Khz_int'
 69. Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_1Mhz_int'
 70. Fast Model Minimum Pulse Width: 'clock_50'
 71. Fast Model Minimum Pulse Width: 'inst17|video_PLL_inst|altpll_component|pll|clk[0]'
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Multicorner Timing Analysis Summary
 75. Clock to Output Times
 76. Minimum Clock to Output Times
 77. Setup Transfers
 78. Hold Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths
 82. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; clock                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; clk_div:inst2|clock_1Hz                           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { clk_div:inst2|clock_1Hz }                           ;
; clk_div:inst2|clock_1Khz_int                      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { clk_div:inst2|clock_1Khz_int }                      ;
; clk_div:inst2|clock_1Mhz_int                      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { clk_div:inst2|clock_1Mhz_int }                      ;
; clk_div:inst2|clock_10Hz_int                      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { clk_div:inst2|clock_10Hz_int }                      ;
; clk_div:inst2|clock_10Khz_int                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { clk_div:inst2|clock_10Khz_int }                     ;
; clk_div:inst2|clock_100hz_int                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { clk_div:inst2|clock_100hz_int }                     ;
; clk_div:inst2|clock_100Khz_int                    ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { clk_div:inst2|clock_100Khz_int }                    ;
; clock_50                                          ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { clock_50 }                                          ;
; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clock_50 ; inst17|video_PLL_inst|altpll_component|pll|inclk[0] ; { inst17|video_PLL_inst|altpll_component|pll|clk[0] } ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                  ;
+------------+-----------------+---------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                                  ;
+------------+-----------------+---------------------------------------------------+-------------------------------------------------------+
; 216.31 MHz ; 216.31 MHz      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;                                                       ;
; 336.36 MHz ; 336.36 MHz      ; clk_div:inst2|clock_1Hz                           ;                                                       ;
; 598.44 MHz ; 260.01 MHz      ; clock_50                                          ; limit due to high minimum pulse width violation (tch) ;
; 827.13 MHz ; 500.0 MHz       ; clk_div:inst2|clock_1Khz_int                      ; limit due to high minimum pulse width violation (tch) ;
; 834.03 MHz ; 500.0 MHz       ; clk_div:inst2|clock_100hz_int                     ; limit due to high minimum pulse width violation (tch) ;
; 928.51 MHz ; 500.0 MHz       ; clk_div:inst2|clock_10Hz_int                      ; limit due to high minimum pulse width violation (tch) ;
; 933.71 MHz ; 500.0 MHz       ; clk_div:inst2|clock_100Khz_int                    ; limit due to high minimum pulse width violation (tch) ;
; 935.45 MHz ; 500.0 MHz       ; clk_div:inst2|clock_1Mhz_int                      ; limit due to high minimum pulse width violation (tch) ;
; 940.73 MHz ; 500.0 MHz       ; clk_div:inst2|clock_10Khz_int                     ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+---------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow Model Setup Summary                                                   ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clock_50                                          ; -3.719 ; -18.396       ;
; clk_div:inst2|clock_1Hz                           ; -1.973 ; -23.488       ;
; clk_div:inst2|clock_1Khz_int                      ; -0.209 ; -0.251        ;
; clk_div:inst2|clock_100hz_int                     ; -0.199 ; -0.246        ;
; clk_div:inst2|clock_10Hz_int                      ; -0.077 ; -0.161        ;
; clk_div:inst2|clock_100Khz_int                    ; -0.071 ; -0.148        ;
; clk_div:inst2|clock_1Mhz_int                      ; -0.069 ; -0.137        ;
; clk_div:inst2|clock_10Khz_int                     ; -0.063 ; -0.141        ;
; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 9.738  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow Model Hold Summary                                                    ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk_div:inst2|clock_100Khz_int                    ; -2.203 ; -2.203        ;
; clk_div:inst2|clock_10Khz_int                     ; -2.168 ; -2.168        ;
; clk_div:inst2|clock_100hz_int                     ; -2.162 ; -2.162        ;
; clk_div:inst2|clock_1Khz_int                      ; -2.151 ; -2.151        ;
; clk_div:inst2|clock_1Mhz_int                      ; -2.034 ; -2.034        ;
; clock_50                                          ; -1.446 ; -4.632        ;
; clk_div:inst2|clock_10Hz_int                      ; 0.391  ; 0.000         ;
; clk_div:inst2|clock_1Hz                           ; 0.391  ; 0.000         ;
; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.391  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk_div:inst2|clock_1Hz                           ; -0.500 ; -13.000       ;
; clk_div:inst2|clock_100Khz_int                    ; -0.500 ; -4.000        ;
; clk_div:inst2|clock_100hz_int                     ; -0.500 ; -4.000        ;
; clk_div:inst2|clock_10Hz_int                      ; -0.500 ; -4.000        ;
; clk_div:inst2|clock_10Khz_int                     ; -0.500 ; -4.000        ;
; clk_div:inst2|clock_1Khz_int                      ; -0.500 ; -4.000        ;
; clk_div:inst2|clock_1Mhz_int                      ; -0.500 ; -4.000        ;
; clock_50                                          ; 8.077  ; 0.000         ;
; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 19.000 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_50'                                                                                                                                                                                                                                                               ;
+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                                              ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -3.719 ; mycounter480x8:inst14|tempQ[5]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.602      ; 5.286      ;
; -3.719 ; mycounter480x8:inst14|tempQ[5]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.602      ; 5.286      ;
; -3.719 ; mycounter480x8:inst14|tempQ[5]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.602      ; 5.286      ;
; -3.719 ; mycounter480x8:inst14|tempQ[5]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.602      ; 5.286      ;
; -3.700 ; mycounter480x8:inst14|tempQ[3]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.603      ; 5.268      ;
; -3.700 ; mycounter480x8:inst14|tempQ[3]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.603      ; 5.268      ;
; -3.700 ; mycounter480x8:inst14|tempQ[3]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.603      ; 5.268      ;
; -3.700 ; mycounter480x8:inst14|tempQ[3]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.603      ; 5.268      ;
; -3.666 ; mycounter480x8:inst14|tempQ[6]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.602      ; 5.233      ;
; -3.666 ; mycounter480x8:inst14|tempQ[6]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.602      ; 5.233      ;
; -3.666 ; mycounter480x8:inst14|tempQ[6]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.602      ; 5.233      ;
; -3.666 ; mycounter480x8:inst14|tempQ[6]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.602      ; 5.233      ;
; -3.662 ; mycounter480x8:inst14|tempQ[4]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.602      ; 5.229      ;
; -3.662 ; mycounter480x8:inst14|tempQ[4]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.602      ; 5.229      ;
; -3.662 ; mycounter480x8:inst14|tempQ[4]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.602      ; 5.229      ;
; -3.662 ; mycounter480x8:inst14|tempQ[4]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.602      ; 5.229      ;
; -3.542 ; mycounter640x8:inst15|tempQ[3]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 5.122      ;
; -3.542 ; mycounter640x8:inst15|tempQ[3]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 5.122      ;
; -3.542 ; mycounter640x8:inst15|tempQ[3]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 5.122      ;
; -3.542 ; mycounter640x8:inst15|tempQ[3]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 5.122      ;
; -3.520 ; mycounter480x8:inst14|tempQ[4]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.602      ; 5.087      ;
; -3.481 ; mycounter480x8:inst14|tempQ[5]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.602      ; 5.048      ;
; -3.477 ; mycounter640x8:inst15|tempQ[4]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 5.057      ;
; -3.477 ; mycounter640x8:inst15|tempQ[4]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 5.057      ;
; -3.477 ; mycounter640x8:inst15|tempQ[4]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 5.057      ;
; -3.477 ; mycounter640x8:inst15|tempQ[4]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 5.057      ;
; -3.465 ; mycounter640x8:inst15|tempQ[5]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 5.045      ;
; -3.465 ; mycounter640x8:inst15|tempQ[5]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 5.045      ;
; -3.465 ; mycounter640x8:inst15|tempQ[5]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 5.045      ;
; -3.465 ; mycounter640x8:inst15|tempQ[5]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 5.045      ;
; -3.447 ; mycounter480x8:inst14|tempQ[7]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.602      ; 5.014      ;
; -3.447 ; mycounter480x8:inst14|tempQ[7]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.602      ; 5.014      ;
; -3.447 ; mycounter480x8:inst14|tempQ[7]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.602      ; 5.014      ;
; -3.447 ; mycounter480x8:inst14|tempQ[7]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.602      ; 5.014      ;
; -3.442 ; mycounter480x8:inst14|tempQ[6]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.602      ; 5.009      ;
; -3.429 ; mycounter640x8:inst15|tempQ[3]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 5.009      ;
; -3.419 ; mycounter480x8:inst14|tempQ[3]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.603      ; 4.987      ;
; -3.384 ; mycounter640x8:inst15|tempQ[6]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 4.964      ;
; -3.384 ; mycounter640x8:inst15|tempQ[6]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 4.964      ;
; -3.384 ; mycounter640x8:inst15|tempQ[6]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 4.964      ;
; -3.384 ; mycounter640x8:inst15|tempQ[6]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 4.964      ;
; -3.364 ; mycounter640x8:inst15|tempQ[4]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 4.944      ;
; -3.352 ; mycounter640x8:inst15|tempQ[5]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 4.932      ;
; -3.316 ; mycounter480x8:inst14|tempQ[7]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.602      ; 4.883      ;
; -3.271 ; mycounter640x8:inst15|tempQ[6]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 4.851      ;
; -3.151 ; mycounter480x8:inst14|tempQ[8]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.602      ; 4.718      ;
; -3.151 ; mycounter480x8:inst14|tempQ[8]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.602      ; 4.718      ;
; -3.151 ; mycounter480x8:inst14|tempQ[8]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.602      ; 4.718      ;
; -3.151 ; mycounter480x8:inst14|tempQ[8]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.602      ; 4.718      ;
; -2.992 ; mycounter640x8:inst15|tempQ[7]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 4.572      ;
; -2.992 ; mycounter640x8:inst15|tempQ[7]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 4.572      ;
; -2.992 ; mycounter640x8:inst15|tempQ[7]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 4.572      ;
; -2.992 ; mycounter640x8:inst15|tempQ[7]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 4.572      ;
; -2.969 ; mycounter480x8:inst14|tempQ[8]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.602      ; 4.536      ;
; -2.879 ; mycounter640x8:inst15|tempQ[7]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 4.459      ;
; -2.596 ; mycounter640x8:inst15|tempQ[8]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 4.176      ;
; -2.596 ; mycounter640x8:inst15|tempQ[8]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 4.176      ;
; -2.596 ; mycounter640x8:inst15|tempQ[8]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 4.176      ;
; -2.596 ; mycounter640x8:inst15|tempQ[8]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 4.176      ;
; -2.483 ; mycounter640x8:inst15|tempQ[8]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 4.063      ;
; -2.212 ; mycounter640x8:inst15|tempQ[9]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 3.792      ;
; -2.212 ; mycounter640x8:inst15|tempQ[9]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 3.792      ;
; -2.212 ; mycounter640x8:inst15|tempQ[9]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 3.792      ;
; -2.212 ; mycounter640x8:inst15|tempQ[9]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 3.792      ;
; -2.099 ; mycounter640x8:inst15|tempQ[9]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.615      ; 3.679      ;
; 0.626  ; clk_div:inst2|clock_1Hz_int     ; clk_div:inst2|clock_1Hz                                                                                                              ; clk_div:inst2|clock_10Hz_int                      ; clock_50    ; 1.000        ; 0.489      ; 0.899      ;
; 17.360 ; VGA_SYNC:inst17|pixel_row[4]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 5.044      ;
; 17.360 ; VGA_SYNC:inst17|pixel_row[4]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 5.044      ;
; 17.360 ; VGA_SYNC:inst17|pixel_row[4]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 5.044      ;
; 17.360 ; VGA_SYNC:inst17|pixel_row[4]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 5.044      ;
; 17.398 ; VGA_SYNC:inst17|pixel_row[5]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 5.006      ;
; 17.398 ; VGA_SYNC:inst17|pixel_row[5]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 5.006      ;
; 17.398 ; VGA_SYNC:inst17|pixel_row[5]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 5.006      ;
; 17.398 ; VGA_SYNC:inst17|pixel_row[5]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 5.006      ;
; 17.473 ; VGA_SYNC:inst17|pixel_row[4]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 4.931      ;
; 17.481 ; VGA_SYNC:inst17|pixel_row[3]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 4.923      ;
; 17.481 ; VGA_SYNC:inst17|pixel_row[3]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 4.923      ;
; 17.481 ; VGA_SYNC:inst17|pixel_row[3]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 4.923      ;
; 17.481 ; VGA_SYNC:inst17|pixel_row[3]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 4.923      ;
; 17.511 ; VGA_SYNC:inst17|pixel_row[5]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 4.893      ;
; 17.590 ; VGA_SYNC:inst17|pixel_column[3] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 4.814      ;
; 17.590 ; VGA_SYNC:inst17|pixel_column[3] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 4.814      ;
; 17.590 ; VGA_SYNC:inst17|pixel_column[3] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 4.814      ;
; 17.590 ; VGA_SYNC:inst17|pixel_column[3] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 4.814      ;
; 17.594 ; VGA_SYNC:inst17|pixel_row[3]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 4.810      ;
; 17.672 ; VGA_SYNC:inst17|pixel_column[4] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 4.732      ;
; 17.672 ; VGA_SYNC:inst17|pixel_column[4] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 4.732      ;
; 17.672 ; VGA_SYNC:inst17|pixel_column[4] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 4.732      ;
; 17.672 ; VGA_SYNC:inst17|pixel_column[4] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 4.732      ;
; 17.748 ; VGA_SYNC:inst17|pixel_column[5] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 4.656      ;
; 17.766 ; VGA_SYNC:inst17|pixel_column[5] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 4.638      ;
; 17.766 ; VGA_SYNC:inst17|pixel_column[5] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 4.638      ;
; 17.766 ; VGA_SYNC:inst17|pixel_column[5] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 4.638      ;
; 17.766 ; VGA_SYNC:inst17|pixel_column[5] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 4.638      ;
; 17.788 ; VGA_SYNC:inst17|pixel_column[3] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 4.616      ;
; 17.816 ; VGA_SYNC:inst17|pixel_column[6] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 4.588      ;
; 17.816 ; VGA_SYNC:inst17|pixel_column[6] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 4.588      ;
; 17.816 ; VGA_SYNC:inst17|pixel_column[6] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 4.588      ;
; 17.816 ; VGA_SYNC:inst17|pixel_column[6] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 4.588      ;
; 17.837 ; VGA_SYNC:inst17|pixel_column[4] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 2.439      ; 4.567      ;
+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst2|clock_1Hz'                                                                                                                           ;
+--------+--------------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -1.973 ; mycounter640x8:inst15|tempQ[3] ; mycounter640x8:inst15|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 3.009      ;
; -1.972 ; mycounter640x8:inst15|tempQ[3] ; mycounter640x8:inst15|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 3.008      ;
; -1.972 ; mycounter640x8:inst15|tempQ[3] ; mycounter640x8:inst15|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 3.008      ;
; -1.970 ; mycounter640x8:inst15|tempQ[3] ; mycounter640x8:inst15|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 3.006      ;
; -1.861 ; mycounter640x8:inst15|tempQ[3] ; mycounter640x8:inst15|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.897      ;
; -1.839 ; mycounter640x8:inst15|tempQ[4] ; mycounter640x8:inst15|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.875      ;
; -1.838 ; mycounter640x8:inst15|tempQ[4] ; mycounter640x8:inst15|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.874      ;
; -1.838 ; mycounter640x8:inst15|tempQ[4] ; mycounter640x8:inst15|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.874      ;
; -1.836 ; mycounter640x8:inst15|tempQ[4] ; mycounter640x8:inst15|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.872      ;
; -1.831 ; mycounter640x8:inst15|tempQ[3] ; mycounter640x8:inst15|tempQ[9] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.867      ;
; -1.781 ; mycounter480x8:inst14|tempQ[5] ; mycounter480x8:inst14|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.817      ;
; -1.780 ; mycounter480x8:inst14|tempQ[5] ; mycounter480x8:inst14|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.816      ;
; -1.780 ; mycounter480x8:inst14|tempQ[5] ; mycounter480x8:inst14|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.816      ;
; -1.779 ; mycounter480x8:inst14|tempQ[5] ; mycounter480x8:inst14|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.815      ;
; -1.775 ; mycounter480x8:inst14|tempQ[5] ; mycounter480x8:inst14|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.811      ;
; -1.767 ; mycounter640x8:inst15|tempQ[5] ; mycounter640x8:inst15|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.803      ;
; -1.766 ; mycounter640x8:inst15|tempQ[5] ; mycounter640x8:inst15|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.802      ;
; -1.766 ; mycounter640x8:inst15|tempQ[5] ; mycounter640x8:inst15|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.802      ;
; -1.764 ; mycounter640x8:inst15|tempQ[5] ; mycounter640x8:inst15|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.800      ;
; -1.738 ; mycounter640x8:inst15|tempQ[6] ; mycounter640x8:inst15|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.774      ;
; -1.737 ; mycounter640x8:inst15|tempQ[6] ; mycounter640x8:inst15|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.773      ;
; -1.737 ; mycounter640x8:inst15|tempQ[6] ; mycounter640x8:inst15|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.773      ;
; -1.735 ; mycounter640x8:inst15|tempQ[6] ; mycounter640x8:inst15|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.771      ;
; -1.728 ; mycounter480x8:inst14|tempQ[6] ; mycounter480x8:inst14|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.764      ;
; -1.727 ; mycounter480x8:inst14|tempQ[6] ; mycounter480x8:inst14|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.763      ;
; -1.727 ; mycounter480x8:inst14|tempQ[6] ; mycounter480x8:inst14|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.763      ;
; -1.726 ; mycounter480x8:inst14|tempQ[6] ; mycounter480x8:inst14|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.762      ;
; -1.722 ; mycounter480x8:inst14|tempQ[6] ; mycounter480x8:inst14|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.758      ;
; -1.669 ; mycounter640x8:inst15|tempQ[4] ; mycounter640x8:inst15|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.705      ;
; -1.668 ; mycounter640x8:inst15|tempQ[7] ; mycounter640x8:inst15|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.704      ;
; -1.667 ; mycounter640x8:inst15|tempQ[7] ; mycounter640x8:inst15|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.703      ;
; -1.667 ; mycounter640x8:inst15|tempQ[7] ; mycounter640x8:inst15|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.703      ;
; -1.665 ; mycounter640x8:inst15|tempQ[7] ; mycounter640x8:inst15|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.701      ;
; -1.651 ; mycounter480x8:inst14|tempQ[3] ; mycounter480x8:inst14|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.001      ; 2.688      ;
; -1.650 ; mycounter480x8:inst14|tempQ[3] ; mycounter480x8:inst14|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.001      ; 2.687      ;
; -1.650 ; mycounter480x8:inst14|tempQ[3] ; mycounter480x8:inst14|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.001      ; 2.687      ;
; -1.649 ; mycounter480x8:inst14|tempQ[3] ; mycounter480x8:inst14|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.001      ; 2.686      ;
; -1.645 ; mycounter480x8:inst14|tempQ[3] ; mycounter480x8:inst14|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.001      ; 2.682      ;
; -1.639 ; mycounter640x8:inst15|tempQ[4] ; mycounter640x8:inst15|tempQ[9] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.675      ;
; -1.590 ; mycounter480x8:inst14|tempQ[4] ; mycounter480x8:inst14|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.626      ;
; -1.589 ; mycounter480x8:inst14|tempQ[4] ; mycounter480x8:inst14|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.625      ;
; -1.589 ; mycounter480x8:inst14|tempQ[4] ; mycounter480x8:inst14|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.625      ;
; -1.588 ; mycounter480x8:inst14|tempQ[4] ; mycounter480x8:inst14|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.624      ;
; -1.584 ; mycounter480x8:inst14|tempQ[4] ; mycounter480x8:inst14|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.620      ;
; -1.566 ; mycounter640x8:inst15|tempQ[5] ; mycounter640x8:inst15|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.602      ;
; -1.557 ; mycounter480x8:inst14|tempQ[5] ; mycounter480x8:inst14|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.001     ; 2.592      ;
; -1.553 ; mycounter640x8:inst15|tempQ[8] ; mycounter640x8:inst15|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.589      ;
; -1.552 ; mycounter640x8:inst15|tempQ[8] ; mycounter640x8:inst15|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.588      ;
; -1.552 ; mycounter640x8:inst15|tempQ[8] ; mycounter640x8:inst15|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.588      ;
; -1.550 ; mycounter640x8:inst15|tempQ[8] ; mycounter640x8:inst15|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.586      ;
; -1.536 ; mycounter640x8:inst15|tempQ[5] ; mycounter640x8:inst15|tempQ[9] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.572      ;
; -1.504 ; mycounter480x8:inst14|tempQ[7] ; mycounter480x8:inst14|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.540      ;
; -1.504 ; mycounter480x8:inst14|tempQ[6] ; mycounter480x8:inst14|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.001     ; 2.539      ;
; -1.503 ; mycounter480x8:inst14|tempQ[7] ; mycounter480x8:inst14|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.539      ;
; -1.503 ; mycounter480x8:inst14|tempQ[7] ; mycounter480x8:inst14|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.539      ;
; -1.502 ; mycounter480x8:inst14|tempQ[7] ; mycounter480x8:inst14|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.538      ;
; -1.498 ; mycounter480x8:inst14|tempQ[7] ; mycounter480x8:inst14|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.534      ;
; -1.457 ; mycounter640x8:inst15|tempQ[3] ; mycounter640x8:inst15|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.493      ;
; -1.427 ; mycounter480x8:inst14|tempQ[3] ; mycounter480x8:inst14|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.463      ;
; -1.369 ; mycounter640x8:inst15|tempQ[4] ; mycounter640x8:inst15|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.405      ;
; -1.366 ; mycounter480x8:inst14|tempQ[4] ; mycounter480x8:inst14|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.001     ; 2.401      ;
; -1.315 ; mycounter480x8:inst14|tempQ[8] ; mycounter480x8:inst14|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.351      ;
; -1.314 ; mycounter480x8:inst14|tempQ[8] ; mycounter480x8:inst14|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.350      ;
; -1.314 ; mycounter480x8:inst14|tempQ[8] ; mycounter480x8:inst14|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.350      ;
; -1.313 ; mycounter480x8:inst14|tempQ[8] ; mycounter480x8:inst14|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.349      ;
; -1.309 ; mycounter480x8:inst14|tempQ[8] ; mycounter480x8:inst14|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.345      ;
; -1.297 ; mycounter640x8:inst15|tempQ[5] ; mycounter640x8:inst15|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.333      ;
; -1.280 ; mycounter480x8:inst14|tempQ[7] ; mycounter480x8:inst14|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.001     ; 2.315      ;
; -1.268 ; mycounter640x8:inst15|tempQ[6] ; mycounter640x8:inst15|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.304      ;
; -1.251 ; mycounter640x8:inst15|tempQ[6] ; mycounter640x8:inst15|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.287      ;
; -1.205 ; mycounter640x8:inst15|tempQ[6] ; mycounter640x8:inst15|tempQ[9] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.241      ;
; -1.198 ; mycounter640x8:inst15|tempQ[7] ; mycounter640x8:inst15|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.234      ;
; -1.181 ; mycounter640x8:inst15|tempQ[7] ; mycounter640x8:inst15|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.217      ;
; -1.135 ; mycounter640x8:inst15|tempQ[7] ; mycounter640x8:inst15|tempQ[9] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.171      ;
; -1.091 ; mycounter480x8:inst14|tempQ[8] ; mycounter480x8:inst14|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; -0.001     ; 2.126      ;
; -1.083 ; mycounter640x8:inst15|tempQ[8] ; mycounter640x8:inst15|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 2.119      ;
; -0.879 ; mycounter640x8:inst15|tempQ[9] ; mycounter640x8:inst15|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.915      ;
; -0.878 ; mycounter640x8:inst15|tempQ[9] ; mycounter640x8:inst15|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.914      ;
; -0.878 ; mycounter640x8:inst15|tempQ[9] ; mycounter640x8:inst15|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.914      ;
; -0.876 ; mycounter640x8:inst15|tempQ[9] ; mycounter640x8:inst15|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.912      ;
; -0.861 ; mycounter640x8:inst15|tempQ[8] ; mycounter640x8:inst15|tempQ[9] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.897      ;
; -0.859 ; mycounter640x8:inst15|tempQ[8] ; mycounter640x8:inst15|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.895      ;
; -0.409 ; mycounter640x8:inst15|tempQ[9] ; mycounter640x8:inst15|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.445      ;
; -0.187 ; mycounter640x8:inst15|tempQ[9] ; mycounter640x8:inst15|tempQ[9] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.223      ;
; -0.185 ; mycounter640x8:inst15|tempQ[9] ; mycounter640x8:inst15|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.221      ;
+--------+--------------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst2|clock_1Khz_int'                                                                                                                               ;
+--------+-------------------------------+-------------------------------+-------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-------------------------------+------------------------------+--------------+------------+------------+
; -0.209 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 1.000        ; 0.000      ; 1.245      ;
; -0.042 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 1.000        ; 0.000      ; 1.078      ;
; -0.027 ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 1.000        ; 0.000      ; 1.063      ;
; 0.003  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 1.000        ; 0.000      ; 1.033      ;
; 0.227  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 1.000        ; 0.000      ; 0.809      ;
; 0.228  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 1.000        ; 0.000      ; 0.808      ;
; 0.231  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 1.000        ; 0.000      ; 0.805      ;
; 0.232  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 1.000        ; 0.000      ; 0.804      ;
; 0.379  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 1.000        ; 0.000      ; 0.657      ;
; 2.421  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_int ; 0.500        ; 2.292      ; 0.657      ;
; 2.921  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_int ; 1.000        ; 2.292      ; 0.657      ;
+--------+-------------------------------+-------------------------------+-------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst2|clock_100hz_int'                                                                                                                             ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.199 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 1.000        ; 0.000      ; 1.235      ;
; -0.043 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 1.000        ; 0.000      ; 1.079      ;
; -0.034 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 1.000        ; 0.000      ; 1.070      ;
; -0.004 ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 1.000        ; 0.000      ; 1.040      ;
; 0.231  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 1.000        ; 0.000      ; 0.805      ;
; 0.239  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 1.000        ; 0.000      ; 0.797      ;
; 0.239  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 1.000        ; 0.000      ; 0.797      ;
; 0.240  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 1.000        ; 0.000      ; 0.796      ;
; 0.379  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 1.000        ; 0.000      ; 0.657      ;
; 2.432  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int  ; clk_div:inst2|clock_100hz_int ; 0.500        ; 2.303      ; 0.657      ;
; 2.932  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int  ; clk_div:inst2|clock_100hz_int ; 1.000        ; 2.303      ; 0.657      ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst2|clock_10Hz_int'                                                                                                                          ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.077 ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 1.000        ; 0.000      ; 1.113      ;
; -0.075 ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 1.000        ; 0.000      ; 1.111      ;
; -0.040 ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 1.000        ; 0.000      ; 1.076      ;
; -0.009 ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 1.000        ; 0.000      ; 1.045      ;
; 0.066  ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 1.000        ; 0.000      ; 0.970      ;
; 0.230  ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 1.000        ; 0.000      ; 0.806      ;
; 0.231  ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 1.000        ; 0.000      ; 0.805      ;
; 0.233  ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 1.000        ; 0.000      ; 0.803      ;
; 0.379  ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 1.000        ; 0.000      ; 0.657      ;
+--------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst2|clock_100Khz_int'                                                                                                                                ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.071 ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 1.000        ; 0.000      ; 1.107      ;
; -0.069 ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 1.000        ; 0.000      ; 1.105      ;
; -0.044 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 1.000        ; 0.000      ; 1.080      ;
; -0.008 ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 1.000        ; 0.000      ; 1.044      ;
; 0.065  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 1.000        ; 0.000      ; 0.971      ;
; 0.231  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 1.000        ; 0.000      ; 0.805      ;
; 0.233  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 1.000        ; 0.000      ; 0.803      ;
; 0.233  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 1.000        ; 0.000      ; 0.803      ;
; 0.379  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 1.000        ; 0.000      ; 0.657      ;
; 2.473  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int  ; clk_div:inst2|clock_100Khz_int ; 0.500        ; 2.344      ; 0.657      ;
; 2.973  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int  ; clk_div:inst2|clock_100Khz_int ; 1.000        ; 2.344      ; 0.657      ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst2|clock_1Mhz_int'                                                                                                                                  ;
+--------+--------------------------------+--------------------------------+--------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+------------------------------+--------------+------------+------------+
; -0.069 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 1.000        ; 0.000      ; 1.105      ;
; -0.068 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 1.000        ; 0.000      ; 1.104      ;
; -0.028 ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 1.000        ; 0.000      ; 1.064      ;
; 0.004  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 1.000        ; 0.000      ; 1.032      ;
; 0.044  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 1.000        ; 0.000      ; 0.992      ;
; 0.239  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 1.000        ; 0.000      ; 0.797      ;
; 0.239  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 1.000        ; 0.000      ; 0.797      ;
; 0.240  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 1.000        ; 0.000      ; 0.796      ;
; 0.379  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 1.000        ; 0.000      ; 0.657      ;
; 2.304  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_int ; 0.500        ; 2.175      ; 0.657      ;
; 2.804  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_int ; 1.000        ; 2.175      ; 0.657      ;
+--------+--------------------------------+--------------------------------+--------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst2|clock_10Khz_int'                                                                                                                             ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.063 ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 1.000        ; 0.000      ; 1.099      ;
; -0.048 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 1.000        ; 0.000      ; 1.084      ;
; -0.046 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 1.000        ; 0.000      ; 1.082      ;
; -0.032 ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 1.000        ; 0.000      ; 1.068      ;
; 0.226  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 1.000        ; 0.000      ; 0.810      ;
; 0.227  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 1.000        ; 0.000      ; 0.809      ;
; 0.227  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 1.000        ; 0.000      ; 0.809      ;
; 0.227  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 1.000        ; 0.000      ; 0.809      ;
; 0.379  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 1.000        ; 0.000      ; 0.657      ;
; 2.438  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_10Khz_int ; 0.500        ; 2.309      ; 0.657      ;
; 2.938  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_10Khz_int ; 1.000        ; 2.309      ; 0.657      ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst17|video_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 9.738  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 ; VGA_SYNC:inst17|green_out  ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 7.888      ;
; 9.738  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg1 ; VGA_SYNC:inst17|green_out  ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 7.888      ;
; 9.738  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg2 ; VGA_SYNC:inst17|green_out  ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 7.888      ;
; 9.738  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; VGA_SYNC:inst17|green_out  ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 7.888      ;
; 9.738  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; VGA_SYNC:inst17|green_out  ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 7.888      ;
; 9.738  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; VGA_SYNC:inst17|green_out  ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 7.888      ;
; 9.738  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; VGA_SYNC:inst17|green_out  ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 7.888      ;
; 9.738  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; VGA_SYNC:inst17|green_out  ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 7.888      ;
; 9.741  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 ; VGA_SYNC:inst17|blue_out   ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 7.885      ;
; 9.741  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 ; VGA_SYNC:inst17|red_out    ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 7.885      ;
; 9.741  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg1 ; VGA_SYNC:inst17|blue_out   ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 7.885      ;
; 9.741  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg2 ; VGA_SYNC:inst17|blue_out   ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 7.885      ;
; 9.741  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; VGA_SYNC:inst17|blue_out   ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 7.885      ;
; 9.741  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; VGA_SYNC:inst17|blue_out   ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 7.885      ;
; 9.741  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; VGA_SYNC:inst17|blue_out   ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 7.885      ;
; 9.741  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; VGA_SYNC:inst17|blue_out   ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 7.885      ;
; 9.741  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; VGA_SYNC:inst17|blue_out   ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 7.885      ;
; 9.741  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg1 ; VGA_SYNC:inst17|red_out    ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 7.885      ;
; 9.741  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg2 ; VGA_SYNC:inst17|red_out    ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 7.885      ;
; 9.741  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; VGA_SYNC:inst17|red_out    ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 7.885      ;
; 9.741  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; VGA_SYNC:inst17|red_out    ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 7.885      ;
; 9.741  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; VGA_SYNC:inst17|red_out    ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 7.885      ;
; 9.741  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; VGA_SYNC:inst17|red_out    ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 7.885      ;
; 9.741  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; VGA_SYNC:inst17|red_out    ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -2.410     ; 7.885      ;
; 35.377 ; VGA_SYNC:inst17|pixel_column[1]                                                                                                      ; VGA_SYNC:inst17|green_out  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 4.688      ;
; 35.380 ; VGA_SYNC:inst17|pixel_column[1]                                                                                                      ; VGA_SYNC:inst17|blue_out   ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 4.685      ;
; 35.380 ; VGA_SYNC:inst17|pixel_column[1]                                                                                                      ; VGA_SYNC:inst17|red_out    ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 4.685      ;
; 35.498 ; VGA_SYNC:inst17|pixel_column[0]                                                                                                      ; VGA_SYNC:inst17|green_out  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 4.567      ;
; 35.501 ; VGA_SYNC:inst17|pixel_column[0]                                                                                                      ; VGA_SYNC:inst17|blue_out   ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 4.564      ;
; 35.501 ; VGA_SYNC:inst17|pixel_column[0]                                                                                                      ; VGA_SYNC:inst17|red_out    ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 4.564      ;
; 35.551 ; VGA_SYNC:inst17|v_count[2]                                                                                                           ; VGA_SYNC:inst17|v_count[2] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.485      ;
; 35.552 ; VGA_SYNC:inst17|v_count[2]                                                                                                           ; VGA_SYNC:inst17|v_count[7] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.484      ;
; 35.556 ; VGA_SYNC:inst17|v_count[2]                                                                                                           ; VGA_SYNC:inst17|v_count[4] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.480      ;
; 35.557 ; VGA_SYNC:inst17|v_count[2]                                                                                                           ; VGA_SYNC:inst17|v_count[5] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.479      ;
; 35.558 ; VGA_SYNC:inst17|v_count[2]                                                                                                           ; VGA_SYNC:inst17|v_count[3] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.478      ;
; 35.560 ; VGA_SYNC:inst17|v_count[2]                                                                                                           ; VGA_SYNC:inst17|v_count[8] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.476      ;
; 35.603 ; VGA_SYNC:inst17|v_count[2]                                                                                                           ; VGA_SYNC:inst17|v_count[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.011     ; 4.422      ;
; 35.603 ; VGA_SYNC:inst17|v_count[2]                                                                                                           ; VGA_SYNC:inst17|v_count[1] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.011     ; 4.422      ;
; 35.730 ; VGA_SYNC:inst17|v_count[2]                                                                                                           ; VGA_SYNC:inst17|v_count[6] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.011     ; 4.295      ;
; 35.733 ; VGA_SYNC:inst17|v_count[2]                                                                                                           ; VGA_SYNC:inst17|v_count[9] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.011     ; 4.292      ;
; 35.867 ; VGA_SYNC:inst17|v_count[0]                                                                                                           ; VGA_SYNC:inst17|v_count[2] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.011      ; 4.180      ;
; 35.868 ; VGA_SYNC:inst17|v_count[0]                                                                                                           ; VGA_SYNC:inst17|v_count[7] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.011      ; 4.179      ;
; 35.872 ; VGA_SYNC:inst17|v_count[0]                                                                                                           ; VGA_SYNC:inst17|v_count[4] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.011      ; 4.175      ;
; 35.873 ; VGA_SYNC:inst17|v_count[0]                                                                                                           ; VGA_SYNC:inst17|v_count[5] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.011      ; 4.174      ;
; 35.874 ; VGA_SYNC:inst17|v_count[0]                                                                                                           ; VGA_SYNC:inst17|v_count[3] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.011      ; 4.173      ;
; 35.876 ; VGA_SYNC:inst17|v_count[0]                                                                                                           ; VGA_SYNC:inst17|v_count[8] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.011      ; 4.171      ;
; 35.919 ; VGA_SYNC:inst17|v_count[0]                                                                                                           ; VGA_SYNC:inst17|v_count[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.117      ;
; 35.919 ; VGA_SYNC:inst17|v_count[0]                                                                                                           ; VGA_SYNC:inst17|v_count[1] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.117      ;
; 35.962 ; VGA_SYNC:inst17|v_count[6]                                                                                                           ; VGA_SYNC:inst17|v_count[2] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.011      ; 4.085      ;
; 35.963 ; VGA_SYNC:inst17|v_count[6]                                                                                                           ; VGA_SYNC:inst17|v_count[7] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.011      ; 4.084      ;
; 35.967 ; VGA_SYNC:inst17|v_count[6]                                                                                                           ; VGA_SYNC:inst17|v_count[4] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.011      ; 4.080      ;
; 35.968 ; VGA_SYNC:inst17|v_count[6]                                                                                                           ; VGA_SYNC:inst17|v_count[5] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.011      ; 4.079      ;
; 35.969 ; VGA_SYNC:inst17|v_count[6]                                                                                                           ; VGA_SYNC:inst17|v_count[3] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.011      ; 4.078      ;
; 35.971 ; VGA_SYNC:inst17|v_count[6]                                                                                                           ; VGA_SYNC:inst17|v_count[8] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.011      ; 4.076      ;
; 36.014 ; VGA_SYNC:inst17|v_count[6]                                                                                                           ; VGA_SYNC:inst17|v_count[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.022      ;
; 36.014 ; VGA_SYNC:inst17|v_count[6]                                                                                                           ; VGA_SYNC:inst17|v_count[1] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.022      ;
; 36.033 ; VGA_SYNC:inst17|v_count[5]                                                                                                           ; VGA_SYNC:inst17|v_count[2] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.003      ;
; 36.034 ; VGA_SYNC:inst17|v_count[5]                                                                                                           ; VGA_SYNC:inst17|v_count[7] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.002      ;
; 36.038 ; VGA_SYNC:inst17|v_count[5]                                                                                                           ; VGA_SYNC:inst17|v_count[4] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.998      ;
; 36.039 ; VGA_SYNC:inst17|v_count[5]                                                                                                           ; VGA_SYNC:inst17|v_count[5] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.997      ;
; 36.040 ; VGA_SYNC:inst17|v_count[5]                                                                                                           ; VGA_SYNC:inst17|v_count[3] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.996      ;
; 36.042 ; VGA_SYNC:inst17|v_count[1]                                                                                                           ; VGA_SYNC:inst17|v_count[2] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.011      ; 4.005      ;
; 36.042 ; VGA_SYNC:inst17|v_count[5]                                                                                                           ; VGA_SYNC:inst17|v_count[8] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.994      ;
; 36.043 ; VGA_SYNC:inst17|v_count[1]                                                                                                           ; VGA_SYNC:inst17|v_count[7] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.011      ; 4.004      ;
; 36.046 ; VGA_SYNC:inst17|v_count[0]                                                                                                           ; VGA_SYNC:inst17|v_count[6] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.990      ;
; 36.047 ; VGA_SYNC:inst17|v_count[1]                                                                                                           ; VGA_SYNC:inst17|v_count[4] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.011      ; 4.000      ;
; 36.048 ; VGA_SYNC:inst17|v_count[1]                                                                                                           ; VGA_SYNC:inst17|v_count[5] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.011      ; 3.999      ;
; 36.049 ; VGA_SYNC:inst17|v_count[1]                                                                                                           ; VGA_SYNC:inst17|v_count[3] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.011      ; 3.998      ;
; 36.049 ; VGA_SYNC:inst17|v_count[0]                                                                                                           ; VGA_SYNC:inst17|v_count[9] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.987      ;
; 36.051 ; VGA_SYNC:inst17|v_count[1]                                                                                                           ; VGA_SYNC:inst17|v_count[8] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.011      ; 3.996      ;
; 36.085 ; VGA_SYNC:inst17|v_count[5]                                                                                                           ; VGA_SYNC:inst17|v_count[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.011     ; 3.940      ;
; 36.085 ; VGA_SYNC:inst17|v_count[5]                                                                                                           ; VGA_SYNC:inst17|v_count[1] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.011     ; 3.940      ;
; 36.094 ; VGA_SYNC:inst17|v_count[1]                                                                                                           ; VGA_SYNC:inst17|v_count[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.942      ;
; 36.094 ; VGA_SYNC:inst17|v_count[1]                                                                                                           ; VGA_SYNC:inst17|v_count[1] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.942      ;
; 36.132 ; VGA_SYNC:inst17|h_count[4]                                                                                                           ; VGA_SYNC:inst17|v_count[2] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.904      ;
; 36.133 ; VGA_SYNC:inst17|h_count[4]                                                                                                           ; VGA_SYNC:inst17|v_count[7] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.903      ;
; 36.137 ; VGA_SYNC:inst17|h_count[4]                                                                                                           ; VGA_SYNC:inst17|v_count[4] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.899      ;
; 36.138 ; VGA_SYNC:inst17|h_count[4]                                                                                                           ; VGA_SYNC:inst17|v_count[5] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.898      ;
; 36.139 ; VGA_SYNC:inst17|h_count[4]                                                                                                           ; VGA_SYNC:inst17|v_count[3] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.897      ;
; 36.141 ; VGA_SYNC:inst17|h_count[4]                                                                                                           ; VGA_SYNC:inst17|v_count[8] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.895      ;
; 36.141 ; VGA_SYNC:inst17|v_count[6]                                                                                                           ; VGA_SYNC:inst17|v_count[6] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.895      ;
; 36.144 ; VGA_SYNC:inst17|v_count[6]                                                                                                           ; VGA_SYNC:inst17|v_count[9] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.892      ;
; 36.154 ; VGA_SYNC:inst17|h_count[7]                                                                                                           ; VGA_SYNC:inst17|v_count[2] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.882      ;
; 36.155 ; VGA_SYNC:inst17|h_count[7]                                                                                                           ; VGA_SYNC:inst17|v_count[7] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.881      ;
; 36.159 ; VGA_SYNC:inst17|h_count[7]                                                                                                           ; VGA_SYNC:inst17|v_count[4] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.877      ;
; 36.160 ; VGA_SYNC:inst17|h_count[7]                                                                                                           ; VGA_SYNC:inst17|v_count[5] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.876      ;
; 36.161 ; VGA_SYNC:inst17|h_count[7]                                                                                                           ; VGA_SYNC:inst17|v_count[3] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.875      ;
; 36.163 ; VGA_SYNC:inst17|h_count[7]                                                                                                           ; VGA_SYNC:inst17|v_count[8] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.873      ;
; 36.184 ; VGA_SYNC:inst17|h_count[4]                                                                                                           ; VGA_SYNC:inst17|v_count[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.011     ; 3.841      ;
; 36.184 ; VGA_SYNC:inst17|h_count[4]                                                                                                           ; VGA_SYNC:inst17|v_count[1] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.011     ; 3.841      ;
; 36.203 ; VGA_SYNC:inst17|v_count[3]                                                                                                           ; VGA_SYNC:inst17|v_count[2] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.833      ;
; 36.204 ; VGA_SYNC:inst17|v_count[3]                                                                                                           ; VGA_SYNC:inst17|v_count[7] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.832      ;
; 36.206 ; VGA_SYNC:inst17|h_count[7]                                                                                                           ; VGA_SYNC:inst17|v_count[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.011     ; 3.819      ;
; 36.206 ; VGA_SYNC:inst17|h_count[7]                                                                                                           ; VGA_SYNC:inst17|v_count[1] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.011     ; 3.819      ;
; 36.208 ; VGA_SYNC:inst17|v_count[3]                                                                                                           ; VGA_SYNC:inst17|v_count[4] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.828      ;
; 36.209 ; VGA_SYNC:inst17|v_count[3]                                                                                                           ; VGA_SYNC:inst17|v_count[5] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.827      ;
; 36.210 ; VGA_SYNC:inst17|v_count[3]                                                                                                           ; VGA_SYNC:inst17|v_count[3] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.826      ;
; 36.212 ; VGA_SYNC:inst17|v_count[3]                                                                                                           ; VGA_SYNC:inst17|v_count[8] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 3.824      ;
; 36.212 ; VGA_SYNC:inst17|v_count[5]                                                                                                           ; VGA_SYNC:inst17|v_count[6] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.011     ; 3.813      ;
; 36.215 ; VGA_SYNC:inst17|v_count[5]                                                                                                           ; VGA_SYNC:inst17|v_count[9] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.011     ; 3.810      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst2|clock_100Khz_int'                                                                                                                                 ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -2.203 ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int  ; clk_div:inst2|clock_100Khz_int ; 0.000        ; 2.344      ; 0.657      ;
; -1.703 ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int  ; clk_div:inst2|clock_100Khz_int ; -0.500       ; 2.344      ; 0.657      ;
; 0.391  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.537  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 0.000        ; 0.000      ; 0.803      ;
; 0.537  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 0.000        ; 0.000      ; 0.803      ;
; 0.539  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.705  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 0.000        ; 0.000      ; 0.971      ;
; 0.778  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 0.000        ; 0.000      ; 1.044      ;
; 0.814  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 0.000        ; 0.000      ; 1.080      ;
; 0.839  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 0.000        ; 0.000      ; 1.105      ;
; 0.841  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 0.000        ; 0.000      ; 1.107      ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst2|clock_10Khz_int'                                                                                                                              ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -2.168 ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_10Khz_int ; 0.000        ; 2.309      ; 0.657      ;
; -1.668 ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_10Khz_int ; -0.500       ; 2.309      ; 0.657      ;
; 0.391  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.543  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 0.000        ; 0.000      ; 0.809      ;
; 0.543  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 0.000        ; 0.000      ; 0.809      ;
; 0.543  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 0.000        ; 0.000      ; 0.809      ;
; 0.544  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 0.000        ; 0.000      ; 0.810      ;
; 0.802  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 0.000        ; 0.000      ; 1.068      ;
; 0.816  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 0.000        ; 0.000      ; 1.082      ;
; 0.818  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 0.000        ; 0.000      ; 1.084      ;
; 0.833  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 0.000        ; 0.000      ; 1.099      ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst2|clock_100hz_int'                                                                                                                              ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -2.162 ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int  ; clk_div:inst2|clock_100hz_int ; 0.000        ; 2.303      ; 0.657      ;
; -1.662 ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int  ; clk_div:inst2|clock_100hz_int ; -0.500       ; 2.303      ; 0.657      ;
; 0.391  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.530  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 0.000        ; 0.000      ; 0.796      ;
; 0.531  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 0.000        ; 0.000      ; 0.797      ;
; 0.531  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 0.000        ; 0.000      ; 0.797      ;
; 0.539  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.774  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 0.000        ; 0.000      ; 1.040      ;
; 0.804  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 0.000        ; 0.000      ; 1.070      ;
; 0.813  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 0.000        ; 0.000      ; 1.079      ;
; 0.969  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 0.000        ; 0.000      ; 1.235      ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst2|clock_1Khz_int'                                                                                                                                ;
+--------+-------------------------------+-------------------------------+-------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-------------------------------+------------------------------+--------------+------------+------------+
; -2.151 ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_int ; 0.000        ; 2.292      ; 0.657      ;
; -1.651 ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_int ; -0.500       ; 2.292      ; 0.657      ;
; 0.391  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.538  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 0.000        ; 0.000      ; 0.804      ;
; 0.539  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.542  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 0.000        ; 0.000      ; 0.808      ;
; 0.543  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 0.000        ; 0.000      ; 0.809      ;
; 0.767  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 0.000        ; 0.000      ; 1.033      ;
; 0.797  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 0.000        ; 0.000      ; 1.063      ;
; 0.812  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 0.000        ; 0.000      ; 1.078      ;
; 0.979  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 0.000        ; 0.000      ; 1.245      ;
+--------+-------------------------------+-------------------------------+-------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst2|clock_1Mhz_int'                                                                                                                                   ;
+--------+--------------------------------+--------------------------------+--------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+------------------------------+--------------+------------+------------+
; -2.034 ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_int ; 0.000        ; 2.175      ; 0.657      ;
; -1.534 ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_int ; -0.500       ; 2.175      ; 0.657      ;
; 0.391  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.530  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 0.000        ; 0.000      ; 0.796      ;
; 0.531  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 0.000        ; 0.000      ; 0.797      ;
; 0.531  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 0.000        ; 0.000      ; 0.797      ;
; 0.726  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 0.000        ; 0.000      ; 0.992      ;
; 0.766  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 0.000        ; 0.000      ; 1.032      ;
; 0.798  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 0.000        ; 0.000      ; 1.064      ;
; 0.838  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 0.000        ; 0.000      ; 1.105      ;
+--------+--------------------------------+--------------------------------+--------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_50'                                                                                                                                                                                                                                                                ;
+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                                              ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -1.446 ; VGA_SYNC:inst17|pixel_row[1]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg1 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 1.227      ;
; -1.436 ; VGA_SYNC:inst17|pixel_row[2]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg2 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 1.237      ;
; -1.431 ; VGA_SYNC:inst17|pixel_row[0]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 1.242      ;
; -0.319 ; VGA_SYNC:inst17|pixel_column[9] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 2.354      ;
; 0.144  ; clk_div:inst2|clock_1Hz_int     ; clk_div:inst2|clock_1Hz                                                                                                              ; clk_div:inst2|clock_10Hz_int                      ; clock_50    ; 0.000        ; 0.489      ; 0.899      ;
; 0.542  ; clk_div:inst2|count_1Mhz[2]     ; clk_div:inst2|clock_1Mhz_int                                                                                                         ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 0.808      ;
; 0.609  ; VGA_SYNC:inst17|pixel_column[9] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 3.282      ;
; 0.609  ; VGA_SYNC:inst17|pixel_column[9] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 3.282      ;
; 0.609  ; VGA_SYNC:inst17|pixel_column[9] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 3.282      ;
; 0.609  ; VGA_SYNC:inst17|pixel_column[9] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 3.282      ;
; 0.610  ; VGA_SYNC:inst17|pixel_column[6] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 3.283      ;
; 0.622  ; VGA_SYNC:inst17|pixel_row[8]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 3.295      ;
; 0.639  ; clk_div:inst2|count_1Mhz[4]     ; clk_div:inst2|clock_1Mhz_int                                                                                                         ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 0.905      ;
; 0.666  ; VGA_SYNC:inst17|pixel_column[7] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 3.339      ;
; 0.735  ; VGA_SYNC:inst17|pixel_row[8]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 3.408      ;
; 0.735  ; VGA_SYNC:inst17|pixel_row[8]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 3.408      ;
; 0.735  ; VGA_SYNC:inst17|pixel_row[8]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 3.408      ;
; 0.735  ; VGA_SYNC:inst17|pixel_row[8]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 3.408      ;
; 0.776  ; VGA_SYNC:inst17|pixel_column[8] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 3.449      ;
; 0.802  ; clk_div:inst2|count_1Mhz[1]     ; clk_div:inst2|count_1Mhz[1]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.808  ; clk_div:inst2|count_1Mhz[4]     ; clk_div:inst2|count_1Mhz[4]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 1.074      ;
; 0.842  ; clk_div:inst2|count_1Mhz[0]     ; clk_div:inst2|count_1Mhz[0]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.845  ; clk_div:inst2|count_1Mhz[2]     ; clk_div:inst2|count_1Mhz[2]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.849  ; clk_div:inst2|count_1Mhz[3]     ; clk_div:inst2|count_1Mhz[3]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 1.115      ;
; 0.852  ; clk_div:inst2|count_1Mhz[3]     ; clk_div:inst2|clock_1Mhz_int                                                                                                         ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 1.118      ;
; 0.918  ; VGA_SYNC:inst17|pixel_column[4] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 3.591      ;
; 0.934  ; VGA_SYNC:inst17|pixel_column[6] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 3.607      ;
; 0.934  ; VGA_SYNC:inst17|pixel_column[6] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 3.607      ;
; 0.934  ; VGA_SYNC:inst17|pixel_column[6] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 3.607      ;
; 0.934  ; VGA_SYNC:inst17|pixel_column[6] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 3.607      ;
; 1.008  ; VGA_SYNC:inst17|pixel_column[3] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 3.681      ;
; 1.082  ; VGA_SYNC:inst17|pixel_column[5] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 3.755      ;
; 1.153  ; VGA_SYNC:inst17|pixel_column[8] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 3.826      ;
; 1.153  ; VGA_SYNC:inst17|pixel_column[8] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 3.826      ;
; 1.153  ; VGA_SYNC:inst17|pixel_column[8] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 3.826      ;
; 1.153  ; VGA_SYNC:inst17|pixel_column[8] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 3.826      ;
; 1.185  ; clk_div:inst2|count_1Mhz[1]     ; clk_div:inst2|count_1Mhz[2]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 1.451      ;
; 1.206  ; clk_div:inst2|count_1Mhz[3]     ; clk_div:inst2|count_1Mhz[0]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.206  ; clk_div:inst2|count_1Mhz[3]     ; clk_div:inst2|count_1Mhz[1]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.206  ; clk_div:inst2|count_1Mhz[3]     ; clk_div:inst2|count_1Mhz[4]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.206  ; clk_div:inst2|count_1Mhz[3]     ; clk_div:inst2|count_1Mhz[2]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.228  ; clk_div:inst2|count_1Mhz[0]     ; clk_div:inst2|count_1Mhz[1]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 1.494      ;
; 1.231  ; clk_div:inst2|count_1Mhz[2]     ; clk_div:inst2|count_1Mhz[3]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 1.497      ;
; 1.256  ; clk_div:inst2|count_1Mhz[1]     ; clk_div:inst2|count_1Mhz[3]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 1.522      ;
; 1.286  ; VGA_SYNC:inst17|pixel_row[7]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 3.959      ;
; 1.298  ; VGA_SYNC:inst17|pixel_column[4] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 3.971      ;
; 1.298  ; VGA_SYNC:inst17|pixel_column[4] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 3.971      ;
; 1.298  ; VGA_SYNC:inst17|pixel_column[4] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 3.971      ;
; 1.298  ; VGA_SYNC:inst17|pixel_column[4] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 3.971      ;
; 1.299  ; clk_div:inst2|count_1Mhz[0]     ; clk_div:inst2|count_1Mhz[2]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 1.565      ;
; 1.302  ; clk_div:inst2|count_1Mhz[2]     ; clk_div:inst2|count_1Mhz[4]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 1.568      ;
; 1.326  ; clk_div:inst2|count_1Mhz[4]     ; clk_div:inst2|count_1Mhz[0]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 1.592      ;
; 1.326  ; clk_div:inst2|count_1Mhz[4]     ; clk_div:inst2|count_1Mhz[1]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 1.592      ;
; 1.326  ; clk_div:inst2|count_1Mhz[4]     ; clk_div:inst2|count_1Mhz[3]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 1.592      ;
; 1.326  ; clk_div:inst2|count_1Mhz[4]     ; clk_div:inst2|count_1Mhz[2]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 1.592      ;
; 1.327  ; clk_div:inst2|count_1Mhz[1]     ; clk_div:inst2|count_1Mhz[4]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 1.593      ;
; 1.370  ; clk_div:inst2|count_1Mhz[0]     ; clk_div:inst2|count_1Mhz[3]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 1.636      ;
; 1.384  ; VGA_SYNC:inst17|pixel_row[6]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.057      ;
; 1.399  ; VGA_SYNC:inst17|pixel_row[7]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.072      ;
; 1.399  ; VGA_SYNC:inst17|pixel_row[7]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.072      ;
; 1.399  ; VGA_SYNC:inst17|pixel_row[7]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.072      ;
; 1.399  ; VGA_SYNC:inst17|pixel_row[7]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.072      ;
; 1.427  ; VGA_SYNC:inst17|pixel_column[3] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.100      ;
; 1.427  ; VGA_SYNC:inst17|pixel_column[3] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.100      ;
; 1.427  ; VGA_SYNC:inst17|pixel_column[3] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.100      ;
; 1.427  ; VGA_SYNC:inst17|pixel_column[3] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.100      ;
; 1.441  ; clk_div:inst2|count_1Mhz[0]     ; clk_div:inst2|count_1Mhz[4]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 1.707      ;
; 1.475  ; VGA_SYNC:inst17|pixel_row[5]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.148      ;
; 1.497  ; VGA_SYNC:inst17|pixel_row[6]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.170      ;
; 1.497  ; VGA_SYNC:inst17|pixel_row[6]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.170      ;
; 1.497  ; VGA_SYNC:inst17|pixel_row[6]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.170      ;
; 1.497  ; VGA_SYNC:inst17|pixel_row[6]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.170      ;
; 1.588  ; VGA_SYNC:inst17|pixel_row[5]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.261      ;
; 1.588  ; VGA_SYNC:inst17|pixel_row[5]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.261      ;
; 1.588  ; VGA_SYNC:inst17|pixel_row[5]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.261      ;
; 1.588  ; VGA_SYNC:inst17|pixel_row[5]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.261      ;
; 1.620  ; VGA_SYNC:inst17|pixel_column[7] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.293      ;
; 1.620  ; VGA_SYNC:inst17|pixel_column[7] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.293      ;
; 1.620  ; VGA_SYNC:inst17|pixel_column[7] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.293      ;
; 1.620  ; VGA_SYNC:inst17|pixel_column[7] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.293      ;
; 1.655  ; VGA_SYNC:inst17|pixel_row[3]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.328      ;
; 1.708  ; VGA_SYNC:inst17|pixel_column[5] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.381      ;
; 1.708  ; VGA_SYNC:inst17|pixel_column[5] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.381      ;
; 1.708  ; VGA_SYNC:inst17|pixel_column[5] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.381      ;
; 1.708  ; VGA_SYNC:inst17|pixel_column[5] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.381      ;
; 1.768  ; VGA_SYNC:inst17|pixel_row[3]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.441      ;
; 1.768  ; VGA_SYNC:inst17|pixel_row[3]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.441      ;
; 1.768  ; VGA_SYNC:inst17|pixel_row[3]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.441      ;
; 1.768  ; VGA_SYNC:inst17|pixel_row[3]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.441      ;
; 1.955  ; mycounter640x8:inst15|tempQ[9]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 0.000        ; 0.615      ; 2.804      ;
; 2.068  ; mycounter640x8:inst15|tempQ[9]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 0.000        ; 0.615      ; 2.917      ;
; 2.068  ; mycounter640x8:inst15|tempQ[9]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 0.000        ; 0.615      ; 2.917      ;
; 2.068  ; mycounter640x8:inst15|tempQ[9]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 0.000        ; 0.615      ; 2.917      ;
; 2.068  ; mycounter640x8:inst15|tempQ[9]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 0.000        ; 0.615      ; 2.917      ;
; 2.118  ; VGA_SYNC:inst17|pixel_row[4]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.791      ;
; 2.231  ; VGA_SYNC:inst17|pixel_row[4]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.904      ;
; 2.231  ; VGA_SYNC:inst17|pixel_row[4]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.904      ;
; 2.231  ; VGA_SYNC:inst17|pixel_row[4]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.904      ;
; 2.231  ; VGA_SYNC:inst17|pixel_row[4]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 2.439      ; 4.904      ;
; 2.919  ; mycounter480x8:inst14|tempQ[8]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 0.000        ; 0.602      ; 3.755      ;
+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst2|clock_10Hz_int'                                                                                                                          ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.537 ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 0.000        ; 0.000      ; 0.803      ;
; 0.539 ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.540 ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 0.000        ; 0.000      ; 0.806      ;
; 0.704 ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 0.000        ; 0.000      ; 0.970      ;
; 0.779 ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 0.000        ; 0.000      ; 1.045      ;
; 0.810 ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 0.000        ; 0.000      ; 1.076      ;
; 0.845 ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 0.000        ; 0.000      ; 1.111      ;
; 0.847 ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 0.000        ; 0.000      ; 1.113      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst2|clock_1Hz'                                                                                                                           ;
+-------+--------------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.391 ; mycounter480x8:inst14|tempQ[3] ; mycounter480x8:inst14|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.657      ;
; 0.955 ; mycounter640x8:inst15|tempQ[9] ; mycounter640x8:inst15|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.221      ;
; 0.957 ; mycounter640x8:inst15|tempQ[9] ; mycounter640x8:inst15|tempQ[9] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.223      ;
; 1.179 ; mycounter640x8:inst15|tempQ[9] ; mycounter640x8:inst15|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.445      ;
; 1.250 ; mycounter640x8:inst15|tempQ[8] ; mycounter640x8:inst15|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.516      ;
; 1.367 ; mycounter640x8:inst15|tempQ[5] ; mycounter640x8:inst15|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.633      ;
; 1.384 ; mycounter640x8:inst15|tempQ[3] ; mycounter640x8:inst15|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.650      ;
; 1.411 ; mycounter640x8:inst15|tempQ[7] ; mycounter640x8:inst15|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.677      ;
; 1.413 ; mycounter640x8:inst15|tempQ[7] ; mycounter640x8:inst15|tempQ[9] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.679      ;
; 1.423 ; mycounter480x8:inst14|tempQ[3] ; mycounter480x8:inst14|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.001      ; 1.690      ;
; 1.424 ; mycounter480x8:inst14|tempQ[3] ; mycounter480x8:inst14|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.001      ; 1.691      ;
; 1.424 ; mycounter480x8:inst14|tempQ[3] ; mycounter480x8:inst14|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.001      ; 1.691      ;
; 1.425 ; mycounter480x8:inst14|tempQ[3] ; mycounter480x8:inst14|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.001      ; 1.692      ;
; 1.478 ; mycounter640x8:inst15|tempQ[8] ; mycounter640x8:inst15|tempQ[9] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.744      ;
; 1.524 ; mycounter640x8:inst15|tempQ[8] ; mycounter640x8:inst15|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.790      ;
; 1.543 ; mycounter640x8:inst15|tempQ[4] ; mycounter640x8:inst15|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.809      ;
; 1.584 ; mycounter640x8:inst15|tempQ[6] ; mycounter640x8:inst15|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.850      ;
; 1.603 ; mycounter480x8:inst14|tempQ[8] ; mycounter480x8:inst14|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; -0.001     ; 1.868      ;
; 1.646 ; mycounter640x8:inst15|tempQ[9] ; mycounter640x8:inst15|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.912      ;
; 1.648 ; mycounter640x8:inst15|tempQ[9] ; mycounter640x8:inst15|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.914      ;
; 1.648 ; mycounter640x8:inst15|tempQ[9] ; mycounter640x8:inst15|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.914      ;
; 1.649 ; mycounter640x8:inst15|tempQ[9] ; mycounter640x8:inst15|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.915      ;
; 1.677 ; mycounter640x8:inst15|tempQ[7] ; mycounter640x8:inst15|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.943      ;
; 1.747 ; mycounter640x8:inst15|tempQ[6] ; mycounter640x8:inst15|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.013      ;
; 1.751 ; mycounter640x8:inst15|tempQ[4] ; mycounter640x8:inst15|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.017      ;
; 1.767 ; mycounter480x8:inst14|tempQ[8] ; mycounter480x8:inst14|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.033      ;
; 1.767 ; mycounter480x8:inst14|tempQ[7] ; mycounter480x8:inst14|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; -0.001     ; 2.032      ;
; 1.776 ; mycounter640x8:inst15|tempQ[5] ; mycounter640x8:inst15|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.042      ;
; 1.777 ; mycounter480x8:inst14|tempQ[8] ; mycounter480x8:inst14|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.043      ;
; 1.780 ; mycounter480x8:inst14|tempQ[8] ; mycounter480x8:inst14|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.046      ;
; 1.781 ; mycounter480x8:inst14|tempQ[8] ; mycounter480x8:inst14|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.047      ;
; 1.782 ; mycounter480x8:inst14|tempQ[8] ; mycounter480x8:inst14|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.048      ;
; 1.796 ; mycounter640x8:inst15|tempQ[6] ; mycounter640x8:inst15|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.062      ;
; 1.798 ; mycounter640x8:inst15|tempQ[6] ; mycounter640x8:inst15|tempQ[9] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.064      ;
; 1.825 ; mycounter640x8:inst15|tempQ[5] ; mycounter640x8:inst15|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.091      ;
; 1.827 ; mycounter640x8:inst15|tempQ[5] ; mycounter640x8:inst15|tempQ[9] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.093      ;
; 1.839 ; mycounter640x8:inst15|tempQ[3] ; mycounter640x8:inst15|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.105      ;
; 1.847 ; mycounter480x8:inst14|tempQ[4] ; mycounter480x8:inst14|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; -0.001     ; 2.112      ;
; 1.848 ; mycounter640x8:inst15|tempQ[4] ; mycounter640x8:inst15|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.114      ;
; 1.897 ; mycounter640x8:inst15|tempQ[4] ; mycounter640x8:inst15|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.163      ;
; 1.899 ; mycounter640x8:inst15|tempQ[4] ; mycounter640x8:inst15|tempQ[9] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.165      ;
; 1.905 ; mycounter480x8:inst14|tempQ[4] ; mycounter480x8:inst14|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.171      ;
; 1.928 ; mycounter640x8:inst15|tempQ[5] ; mycounter640x8:inst15|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.194      ;
; 1.936 ; mycounter640x8:inst15|tempQ[3] ; mycounter640x8:inst15|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.202      ;
; 1.939 ; mycounter480x8:inst14|tempQ[3] ; mycounter480x8:inst14|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.001      ; 2.206      ;
; 1.941 ; mycounter480x8:inst14|tempQ[7] ; mycounter480x8:inst14|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.207      ;
; 1.943 ; mycounter640x8:inst15|tempQ[3] ; mycounter640x8:inst15|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.209      ;
; 1.944 ; mycounter480x8:inst14|tempQ[7] ; mycounter480x8:inst14|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.210      ;
; 1.945 ; mycounter480x8:inst14|tempQ[4] ; mycounter480x8:inst14|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.211      ;
; 1.945 ; mycounter480x8:inst14|tempQ[7] ; mycounter480x8:inst14|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.211      ;
; 1.946 ; mycounter480x8:inst14|tempQ[7] ; mycounter480x8:inst14|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.212      ;
; 1.947 ; mycounter480x8:inst14|tempQ[7] ; mycounter480x8:inst14|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.213      ;
; 1.962 ; mycounter640x8:inst15|tempQ[8] ; mycounter640x8:inst15|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.228      ;
; 1.964 ; mycounter640x8:inst15|tempQ[8] ; mycounter640x8:inst15|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.230      ;
; 1.964 ; mycounter640x8:inst15|tempQ[8] ; mycounter640x8:inst15|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.230      ;
; 1.965 ; mycounter640x8:inst15|tempQ[8] ; mycounter640x8:inst15|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.231      ;
; 1.985 ; mycounter640x8:inst15|tempQ[3] ; mycounter640x8:inst15|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.251      ;
; 1.987 ; mycounter640x8:inst15|tempQ[3] ; mycounter640x8:inst15|tempQ[9] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.253      ;
; 2.000 ; mycounter640x8:inst15|tempQ[4] ; mycounter640x8:inst15|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.266      ;
; 2.005 ; mycounter640x8:inst15|tempQ[7] ; mycounter640x8:inst15|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.271      ;
; 2.007 ; mycounter640x8:inst15|tempQ[7] ; mycounter640x8:inst15|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.273      ;
; 2.007 ; mycounter640x8:inst15|tempQ[7] ; mycounter640x8:inst15|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.273      ;
; 2.008 ; mycounter640x8:inst15|tempQ[7] ; mycounter640x8:inst15|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.274      ;
; 2.012 ; mycounter480x8:inst14|tempQ[6] ; mycounter480x8:inst14|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; -0.001     ; 2.277      ;
; 2.013 ; mycounter480x8:inst14|tempQ[4] ; mycounter480x8:inst14|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.279      ;
; 2.042 ; mycounter480x8:inst14|tempQ[4] ; mycounter480x8:inst14|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.308      ;
; 2.052 ; mycounter480x8:inst14|tempQ[4] ; mycounter480x8:inst14|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.318      ;
; 2.065 ; mycounter480x8:inst14|tempQ[5] ; mycounter480x8:inst14|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; -0.001     ; 2.330      ;
; 2.088 ; mycounter640x8:inst15|tempQ[3] ; mycounter640x8:inst15|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.354      ;
; 2.101 ; mycounter640x8:inst15|tempQ[6] ; mycounter640x8:inst15|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.367      ;
; 2.103 ; mycounter640x8:inst15|tempQ[6] ; mycounter640x8:inst15|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.369      ;
; 2.104 ; mycounter640x8:inst15|tempQ[6] ; mycounter640x8:inst15|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.370      ;
; 2.122 ; mycounter480x8:inst14|tempQ[5] ; mycounter480x8:inst14|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.388      ;
; 2.164 ; mycounter640x8:inst15|tempQ[5] ; mycounter640x8:inst15|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.430      ;
; 2.167 ; mycounter640x8:inst15|tempQ[5] ; mycounter640x8:inst15|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.433      ;
; 2.180 ; mycounter480x8:inst14|tempQ[6] ; mycounter480x8:inst14|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.446      ;
; 2.186 ; mycounter480x8:inst14|tempQ[6] ; mycounter480x8:inst14|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.452      ;
; 2.189 ; mycounter480x8:inst14|tempQ[6] ; mycounter480x8:inst14|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.455      ;
; 2.190 ; mycounter480x8:inst14|tempQ[6] ; mycounter480x8:inst14|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.456      ;
; 2.191 ; mycounter480x8:inst14|tempQ[6] ; mycounter480x8:inst14|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.457      ;
; 2.233 ; mycounter480x8:inst14|tempQ[5] ; mycounter480x8:inst14|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.499      ;
; 2.242 ; mycounter480x8:inst14|tempQ[5] ; mycounter480x8:inst14|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.508      ;
; 2.243 ; mycounter480x8:inst14|tempQ[5] ; mycounter480x8:inst14|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.509      ;
; 2.244 ; mycounter480x8:inst14|tempQ[5] ; mycounter480x8:inst14|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.510      ;
; 2.343 ; mycounter640x8:inst15|tempQ[4] ; mycounter640x8:inst15|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 2.609      ;
+-------+--------------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst17|video_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                  ;
+-------+----------------------------+---------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+---------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.391 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|h_count[8]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_SYNC:inst17|v_count[2] ; VGA_SYNC:inst17|v_count[2]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_SYNC:inst17|v_count[3] ; VGA_SYNC:inst17|v_count[3]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_SYNC:inst17|v_count[4] ; VGA_SYNC:inst17|v_count[4]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_SYNC:inst17|v_count[5] ; VGA_SYNC:inst17|v_count[5]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_SYNC:inst17|v_count[6] ; VGA_SYNC:inst17|v_count[6]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_SYNC:inst17|v_count[7] ; VGA_SYNC:inst17|v_count[7]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_SYNC:inst17|v_count[8] ; VGA_SYNC:inst17|v_count[8]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; VGA_SYNC:inst17|v_count[9] ; VGA_SYNC:inst17|v_count[9]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.552 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|h_count[5]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.818      ;
; 0.553 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|h_count[0]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.819      ;
; 0.554 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|h_count[9]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.820      ;
; 0.672 ; VGA_SYNC:inst17|vert_sync  ; VGA_SYNC:inst17|vert_sync_out   ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.938      ;
; 0.813 ; VGA_SYNC:inst17|h_count[1] ; VGA_SYNC:inst17|h_count[1]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; VGA_SYNC:inst17|h_count[4] ; VGA_SYNC:inst17|h_count[4]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.080      ;
; 0.820 ; VGA_SYNC:inst17|h_count[2] ; VGA_SYNC:inst17|h_count[2]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.086      ;
; 0.822 ; VGA_SYNC:inst17|h_count[7] ; VGA_SYNC:inst17|h_count[7]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.088      ;
; 0.841 ; VGA_SYNC:inst17|horiz_sync ; VGA_SYNC:inst17|horiz_sync_out  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.118      ;
; 0.842 ; VGA_SYNC:inst17|h_count[3] ; VGA_SYNC:inst17|h_count[3]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.846 ; VGA_SYNC:inst17|h_count[6] ; VGA_SYNC:inst17|h_count[6]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.112      ;
; 0.953 ; VGA_SYNC:inst17|v_count[9] ; VGA_SYNC:inst17|v_count[0]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.219      ;
; 0.957 ; VGA_SYNC:inst17|v_count[9] ; VGA_SYNC:inst17|v_count[1]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.223      ;
; 1.072 ; VGA_SYNC:inst17|v_count[3] ; VGA_SYNC:inst17|pixel_row[3]    ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.345      ;
; 1.100 ; VGA_SYNC:inst17|v_count[1] ; VGA_SYNC:inst17|pixel_row[1]    ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 1.384      ;
; 1.130 ; VGA_SYNC:inst17|h_count[0] ; VGA_SYNC:inst17|pixel_column[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.403      ;
; 1.135 ; VGA_SYNC:inst17|h_count[5] ; VGA_SYNC:inst17|pixel_column[5] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.408      ;
; 1.136 ; VGA_SYNC:inst17|h_count[1] ; VGA_SYNC:inst17|pixel_column[1] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.409      ;
; 1.139 ; VGA_SYNC:inst17|v_count[4] ; VGA_SYNC:inst17|vert_sync       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.412      ;
; 1.143 ; VGA_SYNC:inst17|h_count[3] ; VGA_SYNC:inst17|pixel_column[3] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.416      ;
; 1.148 ; VGA_SYNC:inst17|v_count[8] ; VGA_SYNC:inst17|pixel_row[8]    ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.421      ;
; 1.163 ; VGA_SYNC:inst17|h_count[6] ; VGA_SYNC:inst17|pixel_column[6] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.436      ;
; 1.170 ; VGA_SYNC:inst17|h_count[7] ; VGA_SYNC:inst17|pixel_column[7] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.443      ;
; 1.180 ; VGA_SYNC:inst17|v_count[4] ; VGA_SYNC:inst17|pixel_row[4]    ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.453      ;
; 1.196 ; VGA_SYNC:inst17|h_count[1] ; VGA_SYNC:inst17|h_count[2]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.462      ;
; 1.203 ; VGA_SYNC:inst17|h_count[2] ; VGA_SYNC:inst17|h_count[3]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.469      ;
; 1.206 ; VGA_SYNC:inst17|h_count[5] ; VGA_SYNC:inst17|h_count[6]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.472      ;
; 1.228 ; VGA_SYNC:inst17|h_count[3] ; VGA_SYNC:inst17|h_count[4]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.494      ;
; 1.232 ; VGA_SYNC:inst17|h_count[6] ; VGA_SYNC:inst17|h_count[7]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.498      ;
; 1.241 ; VGA_SYNC:inst17|v_count[0] ; VGA_SYNC:inst17|pixel_row[0]    ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 1.525      ;
; 1.267 ; VGA_SYNC:inst17|h_count[1] ; VGA_SYNC:inst17|h_count[3]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.533      ;
; 1.268 ; VGA_SYNC:inst17|h_count[4] ; VGA_SYNC:inst17|h_count[6]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.534      ;
; 1.274 ; VGA_SYNC:inst17|h_count[2] ; VGA_SYNC:inst17|h_count[4]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.540      ;
; 1.277 ; VGA_SYNC:inst17|h_count[5] ; VGA_SYNC:inst17|h_count[7]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.543      ;
; 1.338 ; VGA_SYNC:inst17|h_count[1] ; VGA_SYNC:inst17|h_count[4]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.604      ;
; 1.339 ; VGA_SYNC:inst17|h_count[4] ; VGA_SYNC:inst17|h_count[7]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.605      ;
; 1.352 ; VGA_SYNC:inst17|h_count[2] ; VGA_SYNC:inst17|pixel_column[2] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.626      ;
; 1.356 ; VGA_SYNC:inst17|v_count[9] ; VGA_SYNC:inst17|vert_sync       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 1.640      ;
; 1.360 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|pixel_column[8] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.633      ;
; 1.363 ; VGA_SYNC:inst17|h_count[9] ; VGA_SYNC:inst17|pixel_column[9] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.636      ;
; 1.370 ; VGA_SYNC:inst17|h_count[3] ; VGA_SYNC:inst17|h_count[6]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.636      ;
; 1.396 ; VGA_SYNC:inst17|v_count[7] ; VGA_SYNC:inst17|pixel_row[7]    ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.669      ;
; 1.410 ; VGA_SYNC:inst17|v_count[2] ; VGA_SYNC:inst17|vert_sync       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.683      ;
; 1.411 ; VGA_SYNC:inst17|v_count[5] ; VGA_SYNC:inst17|pixel_row[5]    ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.684      ;
; 1.416 ; VGA_SYNC:inst17|h_count[2] ; VGA_SYNC:inst17|h_count[6]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.682      ;
; 1.421 ; VGA_SYNC:inst17|h_count[0] ; VGA_SYNC:inst17|h_count[1]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.687      ;
; 1.422 ; VGA_SYNC:inst17|h_count[3] ; VGA_SYNC:inst17|horiz_sync      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 1.677      ;
; 1.440 ; VGA_SYNC:inst17|v_count[6] ; VGA_SYNC:inst17|pixel_row[6]    ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 1.724      ;
; 1.441 ; VGA_SYNC:inst17|h_count[3] ; VGA_SYNC:inst17|h_count[7]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.707      ;
; 1.480 ; VGA_SYNC:inst17|h_count[1] ; VGA_SYNC:inst17|h_count[6]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.746      ;
; 1.484 ; VGA_SYNC:inst17|v_count[1] ; VGA_SYNC:inst17|vert_sync       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 1.768      ;
; 1.487 ; VGA_SYNC:inst17|h_count[2] ; VGA_SYNC:inst17|h_count[7]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.753      ;
; 1.492 ; VGA_SYNC:inst17|h_count[0] ; VGA_SYNC:inst17|h_count[2]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.758      ;
; 1.510 ; VGA_SYNC:inst17|h_count[9] ; VGA_SYNC:inst17|h_count[9]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.776      ;
; 1.515 ; VGA_SYNC:inst17|h_count[1] ; VGA_SYNC:inst17|horiz_sync      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 1.770      ;
; 1.534 ; VGA_SYNC:inst17|h_count[5] ; VGA_SYNC:inst17|h_count[5]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.800      ;
; 1.551 ; VGA_SYNC:inst17|h_count[1] ; VGA_SYNC:inst17|h_count[7]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.817      ;
; 1.558 ; VGA_SYNC:inst17|h_count[6] ; VGA_SYNC:inst17|horiz_sync      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 1.813      ;
; 1.563 ; VGA_SYNC:inst17|h_count[0] ; VGA_SYNC:inst17|h_count[3]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.829      ;
; 1.568 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|v_count[9]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 1.823      ;
; 1.571 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|v_count[6]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 1.826      ;
; 1.582 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|v_count[0]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 1.837      ;
; 1.586 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|v_count[1]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 1.841      ;
; 1.634 ; VGA_SYNC:inst17|h_count[0] ; VGA_SYNC:inst17|h_count[4]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.900      ;
; 1.642 ; VGA_SYNC:inst17|v_count[9] ; VGA_SYNC:inst17|v_count[6]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.908      ;
; 1.652 ; VGA_SYNC:inst17|h_count[2] ; VGA_SYNC:inst17|horiz_sync      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 1.907      ;
; 1.670 ; VGA_SYNC:inst17|h_count[4] ; VGA_SYNC:inst17|pixel_column[4] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.943      ;
; 1.702 ; VGA_SYNC:inst17|h_count[0] ; VGA_SYNC:inst17|h_count[0]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.968      ;
; 1.705 ; VGA_SYNC:inst17|h_count[9] ; VGA_SYNC:inst17|v_count[0]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 1.960      ;
; 1.708 ; VGA_SYNC:inst17|h_count[4] ; VGA_SYNC:inst17|horiz_sync      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 1.963      ;
; 1.709 ; VGA_SYNC:inst17|h_count[9] ; VGA_SYNC:inst17|v_count[1]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 1.964      ;
; 1.732 ; VGA_SYNC:inst17|v_count[2] ; VGA_SYNC:inst17|pixel_row[2]    ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 2.005      ;
; 1.733 ; VGA_SYNC:inst17|v_count[3] ; VGA_SYNC:inst17|vert_sync       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 2.006      ;
; 1.759 ; VGA_SYNC:inst17|h_count[7] ; VGA_SYNC:inst17|video_on_h      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 2.033      ;
; 1.759 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|v_count[4]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.025      ;
; 1.760 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|v_count[3]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.026      ;
; 1.760 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|v_count[5]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.026      ;
; 1.761 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|v_count[8]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.027      ;
; 1.763 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|v_count[2]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.029      ;
; 1.763 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|v_count[7]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.029      ;
; 1.776 ; VGA_SYNC:inst17|h_count[0] ; VGA_SYNC:inst17|h_count[6]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.042      ;
; 1.792 ; VGA_SYNC:inst17|h_count[5] ; VGA_SYNC:inst17|horiz_sync      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 2.047      ;
; 1.794 ; VGA_SYNC:inst17|v_count[0] ; VGA_SYNC:inst17|vert_sync       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 2.078      ;
; 1.797 ; VGA_SYNC:inst17|h_count[7] ; VGA_SYNC:inst17|v_count[0]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 2.052      ;
; 1.801 ; VGA_SYNC:inst17|h_count[7] ; VGA_SYNC:inst17|v_count[1]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 2.056      ;
; 1.807 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|horiz_sync      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 2.062      ;
; 1.815 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|video_on_h      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 2.089      ;
; 1.826 ; VGA_SYNC:inst17|v_count[0] ; VGA_SYNC:inst17|v_count[0]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.092      ;
; 1.830 ; VGA_SYNC:inst17|v_count[9] ; VGA_SYNC:inst17|v_count[4]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 2.107      ;
; 1.831 ; VGA_SYNC:inst17|v_count[9] ; VGA_SYNC:inst17|v_count[3]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 2.108      ;
; 1.831 ; VGA_SYNC:inst17|v_count[9] ; VGA_SYNC:inst17|v_count[5]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 2.108      ;
+-------+----------------------------+---------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_1Hz'                                                                           ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter480x8:inst14|tempQ[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter480x8:inst14|tempQ[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter480x8:inst14|tempQ[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter480x8:inst14|tempQ[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter480x8:inst14|tempQ[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter480x8:inst14|tempQ[5]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter480x8:inst14|tempQ[6]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter480x8:inst14|tempQ[6]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter480x8:inst14|tempQ[7]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter480x8:inst14|tempQ[7]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter480x8:inst14|tempQ[8]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter480x8:inst14|tempQ[8]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter640x8:inst15|tempQ[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter640x8:inst15|tempQ[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter640x8:inst15|tempQ[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter640x8:inst15|tempQ[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter640x8:inst15|tempQ[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter640x8:inst15|tempQ[5]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter640x8:inst15|tempQ[6]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter640x8:inst15|tempQ[6]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter640x8:inst15|tempQ[7]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter640x8:inst15|tempQ[7]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter640x8:inst15|tempQ[8]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter640x8:inst15|tempQ[8]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter640x8:inst15|tempQ[9]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter640x8:inst15|tempQ[9]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst14|tempQ[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst14|tempQ[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst14|tempQ[4]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst14|tempQ[4]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst14|tempQ[5]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst14|tempQ[5]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst14|tempQ[6]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst14|tempQ[6]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst14|tempQ[7]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst14|tempQ[7]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst14|tempQ[8]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst14|tempQ[8]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst15|tempQ[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst15|tempQ[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst15|tempQ[4]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst15|tempQ[4]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst15|tempQ[5]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst15|tempQ[5]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst15|tempQ[6]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst15|tempQ[6]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst15|tempQ[7]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst15|tempQ[7]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst15|tempQ[8]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst15|tempQ[8]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst15|tempQ[9]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst15|tempQ[9]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst2|clock_1Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst2|clock_1Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst2|clock_1Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst2|clock_1Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst2|clock_1Hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst2|clock_1Hz~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_100Khz_int'                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_int ; Rise       ; clk_div:inst2|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_int ; Rise       ; clk_div:inst2|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_int ; Rise       ; clk_div:inst2|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_int ; Rise       ; clk_div:inst2|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_int ; Rise       ; clk_div:inst2|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_int ; Rise       ; clk_div:inst2|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_int ; Rise       ; clk_div:inst2|count_10Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_int ; Rise       ; clk_div:inst2|count_10Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_int ; Rise       ; inst2|clock_100Khz_int|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_int ; Rise       ; inst2|clock_100Khz_int|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_int ; Rise       ; inst2|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_int ; Rise       ; inst2|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_int ; Rise       ; inst2|clock_100Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_int ; Rise       ; inst2|clock_100Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_int ; Rise       ; inst2|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_int ; Rise       ; inst2|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_int ; Rise       ; inst2|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_int ; Rise       ; inst2|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_int ; Rise       ; inst2|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_int ; Rise       ; inst2|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_int ; Rise       ; inst2|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_int ; Rise       ; inst2|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_100hz_int'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_int ; Rise       ; clk_div:inst2|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_int ; Rise       ; clk_div:inst2|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_int ; Rise       ; clk_div:inst2|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_int ; Rise       ; clk_div:inst2|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_int ; Rise       ; clk_div:inst2|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_int ; Rise       ; clk_div:inst2|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_int ; Rise       ; clk_div:inst2|count_10hz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_int ; Rise       ; clk_div:inst2|count_10hz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_int ; Rise       ; inst2|clock_100hz_int|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_int ; Rise       ; inst2|clock_100hz_int|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_int ; Rise       ; inst2|clock_100hz_int~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_int ; Rise       ; inst2|clock_100hz_int~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_int ; Rise       ; inst2|clock_100hz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_int ; Rise       ; inst2|clock_100hz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_int ; Rise       ; inst2|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_int ; Rise       ; inst2|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_int ; Rise       ; inst2|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_int ; Rise       ; inst2|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_int ; Rise       ; inst2|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_int ; Rise       ; inst2|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_int ; Rise       ; inst2|count_10hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_int ; Rise       ; inst2|count_10hz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_10Hz_int'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_int ; Rise       ; clk_div:inst2|clock_1Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_int ; Rise       ; clk_div:inst2|clock_1Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_int ; Rise       ; clk_div:inst2|count_1hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_int ; Rise       ; clk_div:inst2|count_1hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_int ; Rise       ; clk_div:inst2|count_1hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_int ; Rise       ; clk_div:inst2|count_1hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_int ; Rise       ; clk_div:inst2|count_1hz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_int ; Rise       ; clk_div:inst2|count_1hz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_int ; Rise       ; inst2|clock_10Hz_int|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_int ; Rise       ; inst2|clock_10Hz_int|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_int ; Rise       ; inst2|clock_10Hz_int~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_int ; Rise       ; inst2|clock_10Hz_int~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_int ; Rise       ; inst2|clock_10Hz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_int ; Rise       ; inst2|clock_10Hz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_int ; Rise       ; inst2|clock_1Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_int ; Rise       ; inst2|clock_1Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_int ; Rise       ; inst2|count_1hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_int ; Rise       ; inst2|count_1hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_int ; Rise       ; inst2|count_1hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_int ; Rise       ; inst2|count_1hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_int ; Rise       ; inst2|count_1hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_int ; Rise       ; inst2|count_1hz[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_10Khz_int'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_int ; Rise       ; clk_div:inst2|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_int ; Rise       ; clk_div:inst2|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_int ; Rise       ; clk_div:inst2|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_int ; Rise       ; clk_div:inst2|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_int ; Rise       ; clk_div:inst2|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_int ; Rise       ; clk_div:inst2|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_int ; Rise       ; clk_div:inst2|count_1Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_int ; Rise       ; clk_div:inst2|count_1Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_int ; Rise       ; inst2|clock_10Khz_int|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_int ; Rise       ; inst2|clock_10Khz_int|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_int ; Rise       ; inst2|clock_10Khz_int~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_int ; Rise       ; inst2|clock_10Khz_int~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_int ; Rise       ; inst2|clock_10Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_int ; Rise       ; inst2|clock_10Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_int ; Rise       ; inst2|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_int ; Rise       ; inst2|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_int ; Rise       ; inst2|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_int ; Rise       ; inst2|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_int ; Rise       ; inst2|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_int ; Rise       ; inst2|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_int ; Rise       ; inst2|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_int ; Rise       ; inst2|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_1Khz_int'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_int ; Rise       ; clk_div:inst2|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_int ; Rise       ; clk_div:inst2|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_int ; Rise       ; clk_div:inst2|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_int ; Rise       ; clk_div:inst2|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_int ; Rise       ; clk_div:inst2|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_int ; Rise       ; clk_div:inst2|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_int ; Rise       ; clk_div:inst2|count_100hz[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_int ; Rise       ; clk_div:inst2|count_100hz[2]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_int ; Rise       ; inst2|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_int ; Rise       ; inst2|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_int ; Rise       ; inst2|clock_1Khz_int|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_int ; Rise       ; inst2|clock_1Khz_int|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_int ; Rise       ; inst2|clock_1Khz_int~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_int ; Rise       ; inst2|clock_1Khz_int~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_int ; Rise       ; inst2|clock_1Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_int ; Rise       ; inst2|clock_1Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_int ; Rise       ; inst2|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_int ; Rise       ; inst2|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_int ; Rise       ; inst2|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_int ; Rise       ; inst2|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_int ; Rise       ; inst2|count_100hz[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_int ; Rise       ; inst2|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst2|clock_1Mhz_int'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_int ; Rise       ; clk_div:inst2|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_int ; Rise       ; clk_div:inst2|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_int ; Rise       ; clk_div:inst2|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_int ; Rise       ; clk_div:inst2|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_int ; Rise       ; clk_div:inst2|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_int ; Rise       ; clk_div:inst2|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_int ; Rise       ; clk_div:inst2|count_100Khz[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_int ; Rise       ; clk_div:inst2|count_100Khz[2]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_int ; Rise       ; inst2|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_int ; Rise       ; inst2|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_int ; Rise       ; inst2|clock_1Mhz_int|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_int ; Rise       ; inst2|clock_1Mhz_int|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_int ; Rise       ; inst2|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_int ; Rise       ; inst2|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_int ; Rise       ; inst2|clock_1Mhz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_int ; Rise       ; inst2|clock_1Mhz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_int ; Rise       ; inst2|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_int ; Rise       ; inst2|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_int ; Rise       ; inst2|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_int ; Rise       ; inst2|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_int ; Rise       ; inst2|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_int ; Rise       ; inst2|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_50'                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 8.077  ; 10.000       ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 ;
; 8.077  ; 10.000       ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 ;
; 8.077  ; 10.000       ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg1 ;
; 8.077  ; 10.000       ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg1 ;
; 8.077  ; 10.000       ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg2 ;
; 8.077  ; 10.000       ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg2 ;
; 8.077  ; 10.000       ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ;
; 8.077  ; 10.000       ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ;
; 8.077  ; 10.000       ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ;
; 8.077  ; 10.000       ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ;
; 8.077  ; 10.000       ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ;
; 8.077  ; 10.000       ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ;
; 8.077  ; 10.000       ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ;
; 8.077  ; 10.000       ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ;
; 8.077  ; 10.000       ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ;
; 8.077  ; 10.000       ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; clk_div:inst2|clock_1Hz                                                                                                              ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clk_div:inst2|clock_1Hz                                                                                                              ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; clk_div:inst2|clock_1Mhz_int                                                                                                         ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clk_div:inst2|clock_1Mhz_int                                                                                                         ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; clk_div:inst2|count_1Mhz[0]                                                                                                          ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clk_div:inst2|count_1Mhz[0]                                                                                                          ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; clk_div:inst2|count_1Mhz[1]                                                                                                          ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clk_div:inst2|count_1Mhz[1]                                                                                                          ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; clk_div:inst2|count_1Mhz[2]                                                                                                          ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clk_div:inst2|count_1Mhz[2]                                                                                                          ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; clk_div:inst2|count_1Mhz[3]                                                                                                          ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clk_div:inst2|count_1Mhz[3]                                                                                                          ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; clk_div:inst2|count_1Mhz[4]                                                                                                          ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clk_div:inst2|count_1Mhz[4]                                                                                                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50|combout                                                                                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50|combout                                                                                                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~clkctrl|inclk[0]                                                                                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~clkctrl|inclk[0]                                                                                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~clkctrl|outclk                                                                                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~clkctrl|outclk                                                                                                              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; inst12|char_gen_rom|srom|rom_block|auto_generated|ram_block1a0|clk0                                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; inst12|char_gen_rom|srom|rom_block|auto_generated|ram_block1a0|clk0                                                                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0]                                                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0]                                                                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|inclk[0]                                                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|inclk[0]                                                                                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; inst2|clock_1Hz|clk                                                                                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; inst2|clock_1Hz|clk                                                                                                                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; inst2|clock_1Mhz_int|clk                                                                                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; inst2|clock_1Mhz_int|clk                                                                                                             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; inst2|count_1Mhz[0]|clk                                                                                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; inst2|count_1Mhz[0]|clk                                                                                                              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; inst2|count_1Mhz[1]|clk                                                                                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; inst2|count_1Mhz[1]|clk                                                                                                              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; inst2|count_1Mhz[2]|clk                                                                                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; inst2|count_1Mhz[2]|clk                                                                                                              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; inst2|count_1Mhz[3]|clk                                                                                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; inst2|count_1Mhz[3]|clk                                                                                                              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; inst2|count_1Mhz[4]|clk                                                                                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; inst2|count_1Mhz[4]|clk                                                                                                              ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; clock_50 ; Rise       ; clock_50                                                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst17|video_PLL_inst|altpll_component|pll|clk[0]'                                                                          ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|blue_out        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|blue_out        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|green_out       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|green_out       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[0]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[0]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[1]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[1]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[2]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[2]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[3]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[3]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[4]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[4]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[5]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[5]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[6]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[6]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[7]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[7]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[8]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[8]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[9]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[9]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|horiz_sync      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|horiz_sync      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|horiz_sync_out  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|horiz_sync_out  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[7] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[8] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[8] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[9] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[9] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[0]    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[0]    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[1]    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[1]    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[2]    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[2]    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[3]    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[3]    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[4]    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[4]    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[5]    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[5]    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[6]    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[6]    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[7]    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[7]    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[8]    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[8]    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|red_out         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|red_out         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[0]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[0]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[1]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[1]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[2]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[2]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[3]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[3]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[4]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[4]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[5]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[5]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[6]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[6]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[7]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[7]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[8]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[8]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[9]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[9]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|vert_sync       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|vert_sync       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|vert_sync_out   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|vert_sync_out   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|video_on_h      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|video_on_h      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|video_on_v      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|video_on_v      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst17|blue_out|clk             ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst17|blue_out|clk             ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst17|green_out|clk            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst17|green_out|clk            ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; clock_50   ; 4.196 ; 4.196 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; clock_50   ; 4.196 ; 4.196 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_Blank ; clock_50   ; 6.896 ; 6.896 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; clock_50   ; 2.937 ;       ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; clock_50   ; 4.226 ; 4.226 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; clock_50   ; 4.226 ; 4.226 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; clock_50   ; 5.976 ; 5.976 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; clock_50   ; 4.424 ; 4.424 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; clock_50   ; 4.424 ; 4.424 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; clock_50   ; 6.061 ; 6.061 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; clock_50   ;       ; 2.937 ; Fall       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; clock_50   ; 4.196 ; 4.196 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; clock_50   ; 4.196 ; 4.196 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_Blank ; clock_50   ; 6.761 ; 6.761 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; clock_50   ; 2.937 ;       ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; clock_50   ; 4.226 ; 4.226 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; clock_50   ; 4.226 ; 4.226 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; clock_50   ; 5.976 ; 5.976 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; clock_50   ; 4.424 ; 4.424 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; clock_50   ; 4.424 ; 4.424 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; clock_50   ; 6.061 ; 6.061 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; clock_50   ;       ; 2.937 ; Fall       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------+
; Fast Model Setup Summary                                                   ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clock_50                                          ; -0.970 ; -4.719        ;
; clk_div:inst2|clock_1Hz                           ; -0.300 ; -3.300        ;
; clk_div:inst2|clock_1Khz_int                      ; 0.439  ; 0.000         ;
; clk_div:inst2|clock_100hz_int                     ; 0.444  ; 0.000         ;
; clk_div:inst2|clock_10Hz_int                      ; 0.503  ; 0.000         ;
; clk_div:inst2|clock_100Khz_int                    ; 0.506  ; 0.000         ;
; clk_div:inst2|clock_1Mhz_int                      ; 0.508  ; 0.000         ;
; clk_div:inst2|clock_10Khz_int                     ; 0.509  ; 0.000         ;
; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 14.181 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast Model Hold Summary                                                    ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk_div:inst2|clock_100Khz_int                    ; -1.359 ; -1.359        ;
; clk_div:inst2|clock_10Khz_int                     ; -1.333 ; -1.333        ;
; clk_div:inst2|clock_100hz_int                     ; -1.326 ; -1.326        ;
; clk_div:inst2|clock_1Khz_int                      ; -1.319 ; -1.319        ;
; clk_div:inst2|clock_1Mhz_int                      ; -1.279 ; -1.279        ;
; clock_50                                          ; -1.192 ; -5.465        ;
; clk_div:inst2|clock_10Hz_int                      ; 0.215  ; 0.000         ;
; clk_div:inst2|clock_1Hz                           ; 0.215  ; 0.000         ;
; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk_div:inst2|clock_1Hz                           ; -0.500 ; -13.000       ;
; clk_div:inst2|clock_100Khz_int                    ; -0.500 ; -4.000        ;
; clk_div:inst2|clock_100hz_int                     ; -0.500 ; -4.000        ;
; clk_div:inst2|clock_10Hz_int                      ; -0.500 ; -4.000        ;
; clk_div:inst2|clock_10Khz_int                     ; -0.500 ; -4.000        ;
; clk_div:inst2|clock_1Khz_int                      ; -0.500 ; -4.000        ;
; clk_div:inst2|clock_1Mhz_int                      ; -0.500 ; -4.000        ;
; clock_50                                          ; 8.077  ; 0.000         ;
; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 19.000 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_50'                                                                                                                                                                                                                                                              ;
+--------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                                              ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.970 ; mycounter480x8:inst14|tempQ[5] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.391      ; 2.360      ;
; -0.970 ; mycounter480x8:inst14|tempQ[5] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.391      ; 2.360      ;
; -0.970 ; mycounter480x8:inst14|tempQ[5] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.391      ; 2.360      ;
; -0.970 ; mycounter480x8:inst14|tempQ[5] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.391      ; 2.360      ;
; -0.949 ; mycounter480x8:inst14|tempQ[6] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.391      ; 2.339      ;
; -0.949 ; mycounter480x8:inst14|tempQ[6] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.391      ; 2.339      ;
; -0.949 ; mycounter480x8:inst14|tempQ[6] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.391      ; 2.339      ;
; -0.949 ; mycounter480x8:inst14|tempQ[6] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.391      ; 2.339      ;
; -0.939 ; mycounter480x8:inst14|tempQ[4] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.391      ; 2.329      ;
; -0.939 ; mycounter480x8:inst14|tempQ[4] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.391      ; 2.329      ;
; -0.939 ; mycounter480x8:inst14|tempQ[4] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.391      ; 2.329      ;
; -0.939 ; mycounter480x8:inst14|tempQ[4] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.391      ; 2.329      ;
; -0.931 ; mycounter480x8:inst14|tempQ[3] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.391      ; 2.321      ;
; -0.931 ; mycounter480x8:inst14|tempQ[3] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.391      ; 2.321      ;
; -0.931 ; mycounter480x8:inst14|tempQ[3] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.391      ; 2.321      ;
; -0.931 ; mycounter480x8:inst14|tempQ[3] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.391      ; 2.321      ;
; -0.839 ; mycounter480x8:inst14|tempQ[5] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.391      ; 2.229      ;
; -0.831 ; mycounter480x8:inst14|tempQ[7] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.391      ; 2.221      ;
; -0.831 ; mycounter480x8:inst14|tempQ[7] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.391      ; 2.221      ;
; -0.831 ; mycounter480x8:inst14|tempQ[7] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.391      ; 2.221      ;
; -0.831 ; mycounter480x8:inst14|tempQ[7] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.391      ; 2.221      ;
; -0.825 ; mycounter640x8:inst15|tempQ[3] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 2.230      ;
; -0.825 ; mycounter640x8:inst15|tempQ[3] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 2.230      ;
; -0.825 ; mycounter640x8:inst15|tempQ[3] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 2.230      ;
; -0.825 ; mycounter640x8:inst15|tempQ[3] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 2.230      ;
; -0.818 ; mycounter480x8:inst14|tempQ[6] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.391      ; 2.208      ;
; -0.816 ; mycounter480x8:inst14|tempQ[4] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.391      ; 2.206      ;
; -0.794 ; mycounter640x8:inst15|tempQ[4] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 2.199      ;
; -0.794 ; mycounter640x8:inst15|tempQ[4] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 2.199      ;
; -0.794 ; mycounter640x8:inst15|tempQ[4] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 2.199      ;
; -0.794 ; mycounter640x8:inst15|tempQ[4] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 2.199      ;
; -0.786 ; mycounter640x8:inst15|tempQ[5] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 2.191      ;
; -0.786 ; mycounter640x8:inst15|tempQ[5] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 2.191      ;
; -0.786 ; mycounter640x8:inst15|tempQ[5] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 2.191      ;
; -0.786 ; mycounter640x8:inst15|tempQ[5] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 2.191      ;
; -0.774 ; mycounter480x8:inst14|tempQ[3] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.391      ; 2.164      ;
; -0.764 ; mycounter640x8:inst15|tempQ[3] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 2.169      ;
; -0.745 ; mycounter640x8:inst15|tempQ[6] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 2.150      ;
; -0.745 ; mycounter640x8:inst15|tempQ[6] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 2.150      ;
; -0.745 ; mycounter640x8:inst15|tempQ[6] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 2.150      ;
; -0.745 ; mycounter640x8:inst15|tempQ[6] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 2.150      ;
; -0.733 ; mycounter640x8:inst15|tempQ[4] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 2.138      ;
; -0.725 ; mycounter640x8:inst15|tempQ[5] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 2.130      ;
; -0.715 ; mycounter480x8:inst14|tempQ[7] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.391      ; 2.105      ;
; -0.707 ; mycounter480x8:inst14|tempQ[8] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.391      ; 2.097      ;
; -0.707 ; mycounter480x8:inst14|tempQ[8] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.391      ; 2.097      ;
; -0.707 ; mycounter480x8:inst14|tempQ[8] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.391      ; 2.097      ;
; -0.707 ; mycounter480x8:inst14|tempQ[8] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.391      ; 2.097      ;
; -0.684 ; mycounter640x8:inst15|tempQ[6] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 2.089      ;
; -0.610 ; mycounter640x8:inst15|tempQ[7] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 2.015      ;
; -0.610 ; mycounter640x8:inst15|tempQ[7] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 2.015      ;
; -0.610 ; mycounter640x8:inst15|tempQ[7] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 2.015      ;
; -0.610 ; mycounter640x8:inst15|tempQ[7] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 2.015      ;
; -0.589 ; mycounter480x8:inst14|tempQ[8] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.391      ; 1.979      ;
; -0.549 ; mycounter640x8:inst15|tempQ[7] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 1.954      ;
; -0.472 ; mycounter640x8:inst15|tempQ[8] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 1.877      ;
; -0.472 ; mycounter640x8:inst15|tempQ[8] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 1.877      ;
; -0.472 ; mycounter640x8:inst15|tempQ[8] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 1.877      ;
; -0.472 ; mycounter640x8:inst15|tempQ[8] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 1.877      ;
; -0.411 ; mycounter640x8:inst15|tempQ[8] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 1.816      ;
; -0.301 ; mycounter640x8:inst15|tempQ[9] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 1.706      ;
; -0.301 ; mycounter640x8:inst15|tempQ[9] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 1.706      ;
; -0.301 ; mycounter640x8:inst15|tempQ[9] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 1.706      ;
; -0.301 ; mycounter640x8:inst15|tempQ[9] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 1.706      ;
; -0.240 ; mycounter640x8:inst15|tempQ[9] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 1.000        ; 0.406      ; 1.645      ;
; 0.847  ; clk_div:inst2|clock_1Hz_int    ; clk_div:inst2|clock_1Hz                                                                                                              ; clk_div:inst2|clock_10Hz_int                      ; clock_50    ; 1.000        ; 0.289      ; 0.474      ;
; 19.202 ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[0]                                                                                                          ; clock_50                                          ; clock_50    ; 20.000       ; 0.000      ; 0.830      ;
; 19.202 ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[1]                                                                                                          ; clock_50                                          ; clock_50    ; 20.000       ; 0.000      ; 0.830      ;
; 19.202 ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[3]                                                                                                          ; clock_50                                          ; clock_50    ; 20.000       ; 0.000      ; 0.830      ;
; 19.202 ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[4]                                                                                                          ; clock_50                                          ; clock_50    ; 20.000       ; 0.000      ; 0.830      ;
; 19.202 ; clk_div:inst2|count_1Mhz[4]    ; clk_div:inst2|count_1Mhz[2]                                                                                                          ; clock_50                                          ; clock_50    ; 20.000       ; 0.000      ; 0.830      ;
; 19.260 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[4]                                                                                                          ; clock_50                                          ; clock_50    ; 20.000       ; 0.000      ; 0.772      ;
; 19.273 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[0]                                                                                                          ; clock_50                                          ; clock_50    ; 20.000       ; 0.000      ; 0.759      ;
; 19.273 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[1]                                                                                                          ; clock_50                                          ; clock_50    ; 20.000       ; 0.000      ; 0.759      ;
; 19.273 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[3]                                                                                                          ; clock_50                                          ; clock_50    ; 20.000       ; 0.000      ; 0.759      ;
; 19.273 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[4]                                                                                                          ; clock_50                                          ; clock_50    ; 20.000       ; 0.000      ; 0.759      ;
; 19.273 ; clk_div:inst2|count_1Mhz[3]    ; clk_div:inst2|count_1Mhz[2]                                                                                                          ; clock_50                                          ; clock_50    ; 20.000       ; 0.000      ; 0.759      ;
; 19.295 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[3]                                                                                                          ; clock_50                                          ; clock_50    ; 20.000       ; 0.000      ; 0.737      ;
; 19.311 ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[4]                                                                                                          ; clock_50                                          ; clock_50    ; 20.000       ; 0.000      ; 0.721      ;
; 19.327 ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[4]                                                                                                          ; clock_50                                          ; clock_50    ; 20.000       ; 0.000      ; 0.705      ;
; 19.330 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[2]                                                                                                          ; clock_50                                          ; clock_50    ; 20.000       ; 0.000      ; 0.702      ;
; 19.346 ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[3]                                                                                                          ; clock_50                                          ; clock_50    ; 20.000       ; 0.000      ; 0.686      ;
; 19.362 ; clk_div:inst2|count_1Mhz[2]    ; clk_div:inst2|count_1Mhz[3]                                                                                                          ; clock_50                                          ; clock_50    ; 20.000       ; 0.000      ; 0.670      ;
; 19.365 ; clk_div:inst2|count_1Mhz[0]    ; clk_div:inst2|count_1Mhz[1]                                                                                                          ; clock_50                                          ; clock_50    ; 20.000       ; 0.000      ; 0.667      ;
; 19.375 ; VGA_SYNC:inst17|pixel_row[4]   ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 1.664      ; 2.288      ;
; 19.375 ; VGA_SYNC:inst17|pixel_row[4]   ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 1.664      ; 2.288      ;
; 19.375 ; VGA_SYNC:inst17|pixel_row[4]   ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 1.664      ; 2.288      ;
; 19.375 ; VGA_SYNC:inst17|pixel_row[4]   ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 1.664      ; 2.288      ;
; 19.381 ; clk_div:inst2|count_1Mhz[1]    ; clk_div:inst2|count_1Mhz[2]                                                                                                          ; clock_50                                          ; clock_50    ; 20.000       ; 0.000      ; 0.651      ;
; 19.403 ; VGA_SYNC:inst17|pixel_row[5]   ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 1.664      ; 2.260      ;
; 19.403 ; VGA_SYNC:inst17|pixel_row[5]   ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 1.664      ; 2.260      ;
; 19.403 ; VGA_SYNC:inst17|pixel_row[5]   ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 1.664      ; 2.260      ;
; 19.403 ; VGA_SYNC:inst17|pixel_row[5]   ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 1.664      ; 2.260      ;
; 19.428 ; VGA_SYNC:inst17|pixel_row[3]   ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 1.664      ; 2.235      ;
; 19.428 ; VGA_SYNC:inst17|pixel_row[3]   ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 1.664      ; 2.235      ;
; 19.428 ; VGA_SYNC:inst17|pixel_row[3]   ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 1.664      ; 2.235      ;
; 19.428 ; VGA_SYNC:inst17|pixel_row[3]   ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 1.664      ; 2.235      ;
; 19.436 ; VGA_SYNC:inst17|pixel_row[4]   ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 1.664      ; 2.227      ;
; 19.464 ; VGA_SYNC:inst17|pixel_row[5]   ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 1.664      ; 2.199      ;
; 19.489 ; VGA_SYNC:inst17|pixel_row[3]   ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 20.000       ; 1.664      ; 2.174      ;
+--------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst2|clock_1Hz'                                                                                                                           ;
+--------+--------------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.300 ; mycounter640x8:inst15|tempQ[3] ; mycounter640x8:inst15|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.332      ;
; -0.299 ; mycounter640x8:inst15|tempQ[3] ; mycounter640x8:inst15|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.331      ;
; -0.299 ; mycounter640x8:inst15|tempQ[3] ; mycounter640x8:inst15|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.331      ;
; -0.296 ; mycounter640x8:inst15|tempQ[3] ; mycounter640x8:inst15|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.328      ;
; -0.274 ; mycounter480x8:inst14|tempQ[5] ; mycounter480x8:inst14|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.306      ;
; -0.273 ; mycounter480x8:inst14|tempQ[5] ; mycounter480x8:inst14|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.305      ;
; -0.273 ; mycounter480x8:inst14|tempQ[5] ; mycounter480x8:inst14|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.305      ;
; -0.272 ; mycounter480x8:inst14|tempQ[5] ; mycounter480x8:inst14|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.304      ;
; -0.270 ; mycounter480x8:inst14|tempQ[5] ; mycounter480x8:inst14|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.302      ;
; -0.257 ; mycounter640x8:inst15|tempQ[4] ; mycounter640x8:inst15|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.289      ;
; -0.256 ; mycounter640x8:inst15|tempQ[4] ; mycounter640x8:inst15|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.288      ;
; -0.256 ; mycounter640x8:inst15|tempQ[4] ; mycounter640x8:inst15|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.288      ;
; -0.253 ; mycounter640x8:inst15|tempQ[4] ; mycounter640x8:inst15|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.285      ;
; -0.253 ; mycounter480x8:inst14|tempQ[6] ; mycounter480x8:inst14|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.285      ;
; -0.252 ; mycounter480x8:inst14|tempQ[6] ; mycounter480x8:inst14|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.284      ;
; -0.252 ; mycounter480x8:inst14|tempQ[6] ; mycounter480x8:inst14|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.284      ;
; -0.251 ; mycounter480x8:inst14|tempQ[6] ; mycounter480x8:inst14|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.283      ;
; -0.249 ; mycounter480x8:inst14|tempQ[6] ; mycounter480x8:inst14|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.281      ;
; -0.233 ; mycounter640x8:inst15|tempQ[3] ; mycounter640x8:inst15|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.265      ;
; -0.232 ; mycounter640x8:inst15|tempQ[3] ; mycounter640x8:inst15|tempQ[9] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.264      ;
; -0.220 ; mycounter640x8:inst15|tempQ[5] ; mycounter640x8:inst15|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.252      ;
; -0.219 ; mycounter640x8:inst15|tempQ[5] ; mycounter640x8:inst15|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.251      ;
; -0.219 ; mycounter640x8:inst15|tempQ[5] ; mycounter640x8:inst15|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.251      ;
; -0.216 ; mycounter640x8:inst15|tempQ[5] ; mycounter640x8:inst15|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.248      ;
; -0.208 ; mycounter480x8:inst14|tempQ[3] ; mycounter480x8:inst14|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.240      ;
; -0.207 ; mycounter480x8:inst14|tempQ[3] ; mycounter480x8:inst14|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.239      ;
; -0.207 ; mycounter480x8:inst14|tempQ[3] ; mycounter480x8:inst14|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.239      ;
; -0.206 ; mycounter480x8:inst14|tempQ[3] ; mycounter480x8:inst14|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.238      ;
; -0.204 ; mycounter480x8:inst14|tempQ[3] ; mycounter480x8:inst14|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.236      ;
; -0.202 ; mycounter640x8:inst15|tempQ[6] ; mycounter640x8:inst15|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.234      ;
; -0.201 ; mycounter640x8:inst15|tempQ[6] ; mycounter640x8:inst15|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.233      ;
; -0.201 ; mycounter640x8:inst15|tempQ[6] ; mycounter640x8:inst15|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.233      ;
; -0.198 ; mycounter640x8:inst15|tempQ[6] ; mycounter640x8:inst15|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.230      ;
; -0.177 ; mycounter480x8:inst14|tempQ[4] ; mycounter480x8:inst14|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.209      ;
; -0.176 ; mycounter480x8:inst14|tempQ[4] ; mycounter480x8:inst14|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.208      ;
; -0.176 ; mycounter480x8:inst14|tempQ[4] ; mycounter480x8:inst14|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.208      ;
; -0.175 ; mycounter480x8:inst14|tempQ[4] ; mycounter480x8:inst14|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.207      ;
; -0.173 ; mycounter480x8:inst14|tempQ[4] ; mycounter480x8:inst14|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.205      ;
; -0.168 ; mycounter640x8:inst15|tempQ[7] ; mycounter640x8:inst15|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.200      ;
; -0.167 ; mycounter480x8:inst14|tempQ[5] ; mycounter480x8:inst14|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.199      ;
; -0.167 ; mycounter640x8:inst15|tempQ[7] ; mycounter640x8:inst15|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.199      ;
; -0.167 ; mycounter640x8:inst15|tempQ[7] ; mycounter640x8:inst15|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.199      ;
; -0.164 ; mycounter640x8:inst15|tempQ[7] ; mycounter640x8:inst15|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.196      ;
; -0.161 ; mycounter640x8:inst15|tempQ[4] ; mycounter640x8:inst15|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.193      ;
; -0.160 ; mycounter640x8:inst15|tempQ[4] ; mycounter640x8:inst15|tempQ[9] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.192      ;
; -0.146 ; mycounter480x8:inst14|tempQ[6] ; mycounter480x8:inst14|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.178      ;
; -0.138 ; mycounter480x8:inst14|tempQ[7] ; mycounter480x8:inst14|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.170      ;
; -0.137 ; mycounter480x8:inst14|tempQ[7] ; mycounter480x8:inst14|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.169      ;
; -0.137 ; mycounter480x8:inst14|tempQ[7] ; mycounter480x8:inst14|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.169      ;
; -0.136 ; mycounter480x8:inst14|tempQ[7] ; mycounter480x8:inst14|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.168      ;
; -0.134 ; mycounter480x8:inst14|tempQ[7] ; mycounter480x8:inst14|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.166      ;
; -0.115 ; mycounter640x8:inst15|tempQ[8] ; mycounter640x8:inst15|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.147      ;
; -0.114 ; mycounter640x8:inst15|tempQ[8] ; mycounter640x8:inst15|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.146      ;
; -0.114 ; mycounter640x8:inst15|tempQ[8] ; mycounter640x8:inst15|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.146      ;
; -0.112 ; mycounter640x8:inst15|tempQ[3] ; mycounter640x8:inst15|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.144      ;
; -0.111 ; mycounter640x8:inst15|tempQ[8] ; mycounter640x8:inst15|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.143      ;
; -0.105 ; mycounter640x8:inst15|tempQ[5] ; mycounter640x8:inst15|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.137      ;
; -0.104 ; mycounter640x8:inst15|tempQ[5] ; mycounter640x8:inst15|tempQ[9] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.136      ;
; -0.101 ; mycounter480x8:inst14|tempQ[3] ; mycounter480x8:inst14|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.133      ;
; -0.070 ; mycounter480x8:inst14|tempQ[4] ; mycounter480x8:inst14|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.102      ;
; -0.069 ; mycounter640x8:inst15|tempQ[4] ; mycounter640x8:inst15|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.101      ;
; -0.053 ; mycounter480x8:inst14|tempQ[8] ; mycounter480x8:inst14|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.085      ;
; -0.052 ; mycounter480x8:inst14|tempQ[8] ; mycounter480x8:inst14|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.084      ;
; -0.052 ; mycounter480x8:inst14|tempQ[8] ; mycounter480x8:inst14|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.084      ;
; -0.051 ; mycounter480x8:inst14|tempQ[8] ; mycounter480x8:inst14|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.083      ;
; -0.049 ; mycounter480x8:inst14|tempQ[8] ; mycounter480x8:inst14|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.081      ;
; -0.032 ; mycounter640x8:inst15|tempQ[5] ; mycounter640x8:inst15|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.064      ;
; -0.031 ; mycounter480x8:inst14|tempQ[7] ; mycounter480x8:inst14|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.063      ;
; -0.014 ; mycounter640x8:inst15|tempQ[6] ; mycounter640x8:inst15|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.046      ;
; 0.018  ; mycounter640x8:inst15|tempQ[6] ; mycounter640x8:inst15|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.014      ;
; 0.019  ; mycounter640x8:inst15|tempQ[6] ; mycounter640x8:inst15|tempQ[9] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.013      ;
; 0.020  ; mycounter640x8:inst15|tempQ[7] ; mycounter640x8:inst15|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 1.012      ;
; 0.054  ; mycounter480x8:inst14|tempQ[8] ; mycounter480x8:inst14|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 0.978      ;
; 0.054  ; mycounter640x8:inst15|tempQ[7] ; mycounter640x8:inst15|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 0.978      ;
; 0.054  ; mycounter640x8:inst15|tempQ[7] ; mycounter640x8:inst15|tempQ[9] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 0.978      ;
; 0.073  ; mycounter640x8:inst15|tempQ[8] ; mycounter640x8:inst15|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 0.959      ;
; 0.149  ; mycounter640x8:inst15|tempQ[9] ; mycounter640x8:inst15|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 0.883      ;
; 0.150  ; mycounter640x8:inst15|tempQ[9] ; mycounter640x8:inst15|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 0.882      ;
; 0.150  ; mycounter640x8:inst15|tempQ[9] ; mycounter640x8:inst15|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 0.882      ;
; 0.153  ; mycounter640x8:inst15|tempQ[9] ; mycounter640x8:inst15|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 0.879      ;
; 0.189  ; mycounter640x8:inst15|tempQ[8] ; mycounter640x8:inst15|tempQ[9] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 0.843      ;
; 0.190  ; mycounter640x8:inst15|tempQ[8] ; mycounter640x8:inst15|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 0.842      ;
; 0.337  ; mycounter640x8:inst15|tempQ[9] ; mycounter640x8:inst15|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 0.695      ;
; 0.453  ; mycounter640x8:inst15|tempQ[9] ; mycounter640x8:inst15|tempQ[9] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 0.579      ;
; 0.454  ; mycounter640x8:inst15|tempQ[9] ; mycounter640x8:inst15|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 1.000        ; 0.000      ; 0.578      ;
+--------+--------------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst2|clock_1Khz_int'                                                                                                                              ;
+-------+-------------------------------+-------------------------------+-------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+------------------------------+--------------+------------+------------+
; 0.439 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 1.000        ; 0.000      ; 0.593      ;
; 0.512 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 1.000        ; 0.000      ; 0.520      ;
; 0.521 ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 1.000        ; 0.000      ; 0.511      ;
; 0.522 ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 1.000        ; 0.000      ; 0.510      ;
; 0.629 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 1.000        ; 0.000      ; 0.403      ;
; 0.630 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 1.000        ; 0.000      ; 0.402      ;
; 0.630 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 1.000        ; 0.000      ; 0.402      ;
; 0.630 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 1.000        ; 0.000      ; 0.402      ;
; 0.665 ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 1.000        ; 0.000      ; 0.367      ;
; 1.699 ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_int ; 0.500        ; 1.393      ; 0.367      ;
; 2.199 ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_int ; 1.000        ; 1.393      ; 0.367      ;
+-------+-------------------------------+-------------------------------+-------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst2|clock_100hz_int'                                                                                                                            ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.444 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 1.000        ; 0.000      ; 0.588      ;
; 0.514 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 1.000        ; 0.000      ; 0.518      ;
; 0.516 ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 1.000        ; 0.000      ; 0.516      ;
; 0.517 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 1.000        ; 0.000      ; 0.515      ;
; 0.631 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 1.000        ; 0.000      ; 0.401      ;
; 0.634 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 1.000        ; 0.000      ; 0.398      ;
; 0.635 ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 1.000        ; 0.000      ; 0.397      ;
; 0.635 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 1.000        ; 0.000      ; 0.397      ;
; 0.665 ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 1.000        ; 0.000      ; 0.367      ;
; 1.706 ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int  ; clk_div:inst2|clock_100hz_int ; 0.500        ; 1.400      ; 0.367      ;
; 2.206 ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int  ; clk_div:inst2|clock_100hz_int ; 1.000        ; 1.400      ; 0.367      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst2|clock_10Hz_int'                                                                                                                         ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.503 ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 1.000        ; 0.000      ; 0.529      ;
; 0.505 ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 1.000        ; 0.000      ; 0.527      ;
; 0.513 ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 1.000        ; 0.000      ; 0.519      ;
; 0.514 ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 1.000        ; 0.000      ; 0.518      ;
; 0.560 ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 1.000        ; 0.000      ; 0.472      ;
; 0.628 ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 1.000        ; 0.000      ; 0.404      ;
; 0.629 ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 1.000        ; 0.000      ; 0.403      ;
; 0.631 ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 1.000        ; 0.000      ; 0.401      ;
; 0.665 ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst2|clock_100Khz_int'                                                                                                                               ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.506 ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 1.000        ; 0.000      ; 0.526      ;
; 0.508 ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 1.000        ; 0.000      ; 0.524      ;
; 0.511 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 1.000        ; 0.000      ; 0.521      ;
; 0.514 ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 1.000        ; 0.000      ; 0.518      ;
; 0.560 ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 1.000        ; 0.000      ; 0.472      ;
; 0.630 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 1.000        ; 0.000      ; 0.402      ;
; 0.631 ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 1.000        ; 0.000      ; 0.401      ;
; 0.631 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 1.000        ; 0.000      ; 0.401      ;
; 0.665 ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 1.000        ; 0.000      ; 0.367      ;
; 1.739 ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int  ; clk_div:inst2|clock_100Khz_int ; 0.500        ; 1.433      ; 0.367      ;
; 2.239 ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int  ; clk_div:inst2|clock_100Khz_int ; 1.000        ; 1.433      ; 0.367      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst2|clock_1Mhz_int'                                                                                                                                 ;
+-------+--------------------------------+--------------------------------+--------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+------------------------------+--------------+------------+------------+
; 0.508 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 1.000        ; 0.000      ; 0.524      ;
; 0.509 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 1.000        ; 0.000      ; 0.523      ;
; 0.521 ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 1.000        ; 0.000      ; 0.511      ;
; 0.522 ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 1.000        ; 0.000      ; 0.510      ;
; 0.548 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 1.000        ; 0.000      ; 0.484      ;
; 0.634 ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 1.000        ; 0.000      ; 0.398      ;
; 0.634 ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 1.000        ; 0.000      ; 0.398      ;
; 0.635 ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 1.000        ; 0.000      ; 0.397      ;
; 0.665 ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 1.000        ; 0.000      ; 0.367      ;
; 1.659 ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_int ; 0.500        ; 1.353      ; 0.367      ;
; 2.159 ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_int ; 1.000        ; 1.353      ; 0.367      ;
+-------+--------------------------------+--------------------------------+--------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst2|clock_10Khz_int'                                                                                                                            ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.509 ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 1.000        ; 0.000      ; 0.523      ;
; 0.509 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 1.000        ; 0.000      ; 0.523      ;
; 0.510 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 1.000        ; 0.000      ; 0.522      ;
; 0.510 ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 1.000        ; 0.000      ; 0.522      ;
; 0.627 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 1.000        ; 0.000      ; 0.405      ;
; 0.627 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 1.000        ; 0.000      ; 0.405      ;
; 0.627 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 1.000        ; 0.000      ; 0.405      ;
; 0.628 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 1.000        ; 0.000      ; 0.404      ;
; 0.665 ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 1.000        ; 0.000      ; 0.367      ;
; 1.713 ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_10Khz_int ; 0.500        ; 1.407      ; 0.367      ;
; 2.213 ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_10Khz_int ; 1.000        ; 1.407      ; 0.367      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst17|video_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 14.181 ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 ; VGA_SYNC:inst17|green_out  ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.640     ; 4.211      ;
; 14.181 ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg1 ; VGA_SYNC:inst17|green_out  ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.640     ; 4.211      ;
; 14.181 ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg2 ; VGA_SYNC:inst17|green_out  ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.640     ; 4.211      ;
; 14.181 ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; VGA_SYNC:inst17|green_out  ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.640     ; 4.211      ;
; 14.181 ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; VGA_SYNC:inst17|green_out  ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.640     ; 4.211      ;
; 14.181 ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; VGA_SYNC:inst17|green_out  ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.640     ; 4.211      ;
; 14.181 ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; VGA_SYNC:inst17|green_out  ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.640     ; 4.211      ;
; 14.181 ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; VGA_SYNC:inst17|green_out  ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.640     ; 4.211      ;
; 14.184 ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 ; VGA_SYNC:inst17|red_out    ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.640     ; 4.208      ;
; 14.184 ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg1 ; VGA_SYNC:inst17|red_out    ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.640     ; 4.208      ;
; 14.184 ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg2 ; VGA_SYNC:inst17|red_out    ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.640     ; 4.208      ;
; 14.184 ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; VGA_SYNC:inst17|red_out    ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.640     ; 4.208      ;
; 14.184 ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; VGA_SYNC:inst17|red_out    ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.640     ; 4.208      ;
; 14.184 ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; VGA_SYNC:inst17|red_out    ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.640     ; 4.208      ;
; 14.184 ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; VGA_SYNC:inst17|red_out    ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.640     ; 4.208      ;
; 14.184 ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; VGA_SYNC:inst17|red_out    ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.640     ; 4.208      ;
; 14.185 ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 ; VGA_SYNC:inst17|blue_out   ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.640     ; 4.207      ;
; 14.185 ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg1 ; VGA_SYNC:inst17|blue_out   ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.640     ; 4.207      ;
; 14.185 ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg2 ; VGA_SYNC:inst17|blue_out   ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.640     ; 4.207      ;
; 14.185 ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; VGA_SYNC:inst17|blue_out   ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.640     ; 4.207      ;
; 14.185 ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; VGA_SYNC:inst17|blue_out   ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.640     ; 4.207      ;
; 14.185 ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; VGA_SYNC:inst17|blue_out   ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.640     ; 4.207      ;
; 14.185 ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; VGA_SYNC:inst17|blue_out   ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.640     ; 4.207      ;
; 14.185 ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; VGA_SYNC:inst17|blue_out   ; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 20.000       ; -1.640     ; 4.207      ;
; 37.836 ; VGA_SYNC:inst17|pixel_column[1]                                                                                                      ; VGA_SYNC:inst17|green_out  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.026      ; 2.222      ;
; 37.839 ; VGA_SYNC:inst17|pixel_column[1]                                                                                                      ; VGA_SYNC:inst17|red_out    ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.026      ; 2.219      ;
; 37.840 ; VGA_SYNC:inst17|pixel_column[1]                                                                                                      ; VGA_SYNC:inst17|blue_out   ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.026      ; 2.218      ;
; 37.905 ; VGA_SYNC:inst17|pixel_column[0]                                                                                                      ; VGA_SYNC:inst17|green_out  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.026      ; 2.153      ;
; 37.906 ; VGA_SYNC:inst17|v_count[2]                                                                                                           ; VGA_SYNC:inst17|v_count[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.014     ; 2.112      ;
; 37.906 ; VGA_SYNC:inst17|v_count[2]                                                                                                           ; VGA_SYNC:inst17|v_count[1] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.014     ; 2.112      ;
; 37.908 ; VGA_SYNC:inst17|pixel_column[0]                                                                                                      ; VGA_SYNC:inst17|red_out    ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.026      ; 2.150      ;
; 37.909 ; VGA_SYNC:inst17|pixel_column[0]                                                                                                      ; VGA_SYNC:inst17|blue_out   ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.026      ; 2.149      ;
; 37.967 ; VGA_SYNC:inst17|v_count[2]                                                                                                           ; VGA_SYNC:inst17|v_count[2] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.065      ;
; 37.967 ; VGA_SYNC:inst17|v_count[2]                                                                                                           ; VGA_SYNC:inst17|v_count[7] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.065      ;
; 37.970 ; VGA_SYNC:inst17|v_count[2]                                                                                                           ; VGA_SYNC:inst17|v_count[3] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.062      ;
; 37.970 ; VGA_SYNC:inst17|v_count[2]                                                                                                           ; VGA_SYNC:inst17|v_count[4] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.062      ;
; 37.970 ; VGA_SYNC:inst17|v_count[2]                                                                                                           ; VGA_SYNC:inst17|v_count[5] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.062      ;
; 37.971 ; VGA_SYNC:inst17|v_count[2]                                                                                                           ; VGA_SYNC:inst17|v_count[8] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.061      ;
; 38.042 ; VGA_SYNC:inst17|v_count[2]                                                                                                           ; VGA_SYNC:inst17|v_count[6] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.014     ; 1.976      ;
; 38.046 ; VGA_SYNC:inst17|v_count[2]                                                                                                           ; VGA_SYNC:inst17|v_count[9] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.014     ; 1.972      ;
; 38.060 ; VGA_SYNC:inst17|v_count[0]                                                                                                           ; VGA_SYNC:inst17|v_count[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.972      ;
; 38.060 ; VGA_SYNC:inst17|v_count[0]                                                                                                           ; VGA_SYNC:inst17|v_count[1] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.972      ;
; 38.085 ; VGA_SYNC:inst17|v_count[6]                                                                                                           ; VGA_SYNC:inst17|v_count[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.947      ;
; 38.085 ; VGA_SYNC:inst17|v_count[6]                                                                                                           ; VGA_SYNC:inst17|v_count[1] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.947      ;
; 38.121 ; VGA_SYNC:inst17|v_count[0]                                                                                                           ; VGA_SYNC:inst17|v_count[2] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.014      ; 1.925      ;
; 38.121 ; VGA_SYNC:inst17|v_count[0]                                                                                                           ; VGA_SYNC:inst17|v_count[7] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.014      ; 1.925      ;
; 38.124 ; VGA_SYNC:inst17|v_count[0]                                                                                                           ; VGA_SYNC:inst17|v_count[3] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.014      ; 1.922      ;
; 38.124 ; VGA_SYNC:inst17|v_count[0]                                                                                                           ; VGA_SYNC:inst17|v_count[4] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.014      ; 1.922      ;
; 38.124 ; VGA_SYNC:inst17|v_count[0]                                                                                                           ; VGA_SYNC:inst17|v_count[5] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.014      ; 1.922      ;
; 38.125 ; VGA_SYNC:inst17|v_count[0]                                                                                                           ; VGA_SYNC:inst17|v_count[8] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.014      ; 1.921      ;
; 38.127 ; VGA_SYNC:inst17|v_count[5]                                                                                                           ; VGA_SYNC:inst17|v_count[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.014     ; 1.891      ;
; 38.127 ; VGA_SYNC:inst17|v_count[5]                                                                                                           ; VGA_SYNC:inst17|v_count[1] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.014     ; 1.891      ;
; 38.146 ; VGA_SYNC:inst17|v_count[6]                                                                                                           ; VGA_SYNC:inst17|v_count[2] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.014      ; 1.900      ;
; 38.146 ; VGA_SYNC:inst17|v_count[6]                                                                                                           ; VGA_SYNC:inst17|v_count[7] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.014      ; 1.900      ;
; 38.149 ; VGA_SYNC:inst17|v_count[6]                                                                                                           ; VGA_SYNC:inst17|v_count[3] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.014      ; 1.897      ;
; 38.149 ; VGA_SYNC:inst17|v_count[6]                                                                                                           ; VGA_SYNC:inst17|v_count[4] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.014      ; 1.897      ;
; 38.149 ; VGA_SYNC:inst17|v_count[6]                                                                                                           ; VGA_SYNC:inst17|v_count[5] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.014      ; 1.897      ;
; 38.150 ; VGA_SYNC:inst17|v_count[6]                                                                                                           ; VGA_SYNC:inst17|v_count[8] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.014      ; 1.896      ;
; 38.151 ; VGA_SYNC:inst17|v_count[1]                                                                                                           ; VGA_SYNC:inst17|v_count[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.881      ;
; 38.151 ; VGA_SYNC:inst17|v_count[1]                                                                                                           ; VGA_SYNC:inst17|v_count[1] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.881      ;
; 38.181 ; VGA_SYNC:inst17|v_count[3]                                                                                                           ; VGA_SYNC:inst17|v_count[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.014     ; 1.837      ;
; 38.181 ; VGA_SYNC:inst17|v_count[3]                                                                                                           ; VGA_SYNC:inst17|v_count[1] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.014     ; 1.837      ;
; 38.188 ; VGA_SYNC:inst17|v_count[5]                                                                                                           ; VGA_SYNC:inst17|v_count[2] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.844      ;
; 38.188 ; VGA_SYNC:inst17|v_count[5]                                                                                                           ; VGA_SYNC:inst17|v_count[7] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.844      ;
; 38.191 ; VGA_SYNC:inst17|v_count[5]                                                                                                           ; VGA_SYNC:inst17|v_count[3] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.841      ;
; 38.191 ; VGA_SYNC:inst17|v_count[5]                                                                                                           ; VGA_SYNC:inst17|v_count[4] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.841      ;
; 38.191 ; VGA_SYNC:inst17|v_count[5]                                                                                                           ; VGA_SYNC:inst17|v_count[5] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.841      ;
; 38.192 ; VGA_SYNC:inst17|v_count[5]                                                                                                           ; VGA_SYNC:inst17|v_count[8] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.840      ;
; 38.196 ; VGA_SYNC:inst17|v_count[0]                                                                                                           ; VGA_SYNC:inst17|v_count[6] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.836      ;
; 38.200 ; VGA_SYNC:inst17|v_count[0]                                                                                                           ; VGA_SYNC:inst17|v_count[9] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.832      ;
; 38.212 ; VGA_SYNC:inst17|v_count[1]                                                                                                           ; VGA_SYNC:inst17|v_count[2] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.014      ; 1.834      ;
; 38.212 ; VGA_SYNC:inst17|v_count[1]                                                                                                           ; VGA_SYNC:inst17|v_count[7] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.014      ; 1.834      ;
; 38.215 ; VGA_SYNC:inst17|h_count[7]                                                                                                           ; VGA_SYNC:inst17|v_count[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.012     ; 1.805      ;
; 38.215 ; VGA_SYNC:inst17|h_count[7]                                                                                                           ; VGA_SYNC:inst17|v_count[1] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.012     ; 1.805      ;
; 38.215 ; VGA_SYNC:inst17|v_count[1]                                                                                                           ; VGA_SYNC:inst17|v_count[3] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.014      ; 1.831      ;
; 38.215 ; VGA_SYNC:inst17|v_count[1]                                                                                                           ; VGA_SYNC:inst17|v_count[4] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.014      ; 1.831      ;
; 38.215 ; VGA_SYNC:inst17|v_count[1]                                                                                                           ; VGA_SYNC:inst17|v_count[5] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.014      ; 1.831      ;
; 38.216 ; VGA_SYNC:inst17|v_count[1]                                                                                                           ; VGA_SYNC:inst17|v_count[8] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.014      ; 1.830      ;
; 38.221 ; VGA_SYNC:inst17|v_count[6]                                                                                                           ; VGA_SYNC:inst17|v_count[6] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.811      ;
; 38.224 ; VGA_SYNC:inst17|h_count[4]                                                                                                           ; VGA_SYNC:inst17|v_count[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.012     ; 1.796      ;
; 38.224 ; VGA_SYNC:inst17|h_count[4]                                                                                                           ; VGA_SYNC:inst17|v_count[1] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.012     ; 1.796      ;
; 38.225 ; VGA_SYNC:inst17|v_count[6]                                                                                                           ; VGA_SYNC:inst17|v_count[9] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.807      ;
; 38.242 ; VGA_SYNC:inst17|v_count[3]                                                                                                           ; VGA_SYNC:inst17|v_count[2] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.790      ;
; 38.242 ; VGA_SYNC:inst17|v_count[3]                                                                                                           ; VGA_SYNC:inst17|v_count[7] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.790      ;
; 38.245 ; VGA_SYNC:inst17|v_count[3]                                                                                                           ; VGA_SYNC:inst17|v_count[3] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.787      ;
; 38.245 ; VGA_SYNC:inst17|v_count[3]                                                                                                           ; VGA_SYNC:inst17|v_count[4] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.787      ;
; 38.245 ; VGA_SYNC:inst17|v_count[3]                                                                                                           ; VGA_SYNC:inst17|v_count[5] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.787      ;
; 38.246 ; VGA_SYNC:inst17|v_count[3]                                                                                                           ; VGA_SYNC:inst17|v_count[8] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.786      ;
; 38.263 ; VGA_SYNC:inst17|v_count[5]                                                                                                           ; VGA_SYNC:inst17|v_count[6] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.014     ; 1.755      ;
; 38.267 ; VGA_SYNC:inst17|v_count[5]                                                                                                           ; VGA_SYNC:inst17|v_count[9] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.014     ; 1.751      ;
; 38.276 ; VGA_SYNC:inst17|h_count[7]                                                                                                           ; VGA_SYNC:inst17|v_count[2] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 1.758      ;
; 38.276 ; VGA_SYNC:inst17|h_count[7]                                                                                                           ; VGA_SYNC:inst17|v_count[7] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 1.758      ;
; 38.279 ; VGA_SYNC:inst17|h_count[7]                                                                                                           ; VGA_SYNC:inst17|v_count[3] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 1.755      ;
; 38.279 ; VGA_SYNC:inst17|h_count[7]                                                                                                           ; VGA_SYNC:inst17|v_count[4] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 1.755      ;
; 38.279 ; VGA_SYNC:inst17|h_count[7]                                                                                                           ; VGA_SYNC:inst17|v_count[5] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 1.755      ;
; 38.280 ; VGA_SYNC:inst17|h_count[7]                                                                                                           ; VGA_SYNC:inst17|v_count[8] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 1.754      ;
; 38.285 ; VGA_SYNC:inst17|h_count[4]                                                                                                           ; VGA_SYNC:inst17|v_count[2] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 1.749      ;
; 38.285 ; VGA_SYNC:inst17|h_count[4]                                                                                                           ; VGA_SYNC:inst17|v_count[7] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 1.749      ;
; 38.287 ; VGA_SYNC:inst17|v_count[1]                                                                                                           ; VGA_SYNC:inst17|v_count[6] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 1.745      ;
; 38.288 ; VGA_SYNC:inst17|h_count[4]                                                                                                           ; VGA_SYNC:inst17|v_count[3] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 1.746      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst2|clock_100Khz_int'                                                                                                                                 ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -1.359 ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int  ; clk_div:inst2|clock_100Khz_int ; 0.000        ; 1.433      ; 0.367      ;
; -0.859 ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int  ; clk_div:inst2|clock_100Khz_int ; -0.500       ; 1.433      ; 0.367      ;
; 0.215  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.249  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 0.000        ; 0.000      ; 0.401      ;
; 0.249  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 0.000        ; 0.000      ; 0.401      ;
; 0.250  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 0.000        ; 0.000      ; 0.402      ;
; 0.320  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 0.000        ; 0.000      ; 0.472      ;
; 0.366  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 0.000        ; 0.000      ; 0.518      ;
; 0.369  ; clk_div:inst2|count_10Khz[1]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 0.000        ; 0.000      ; 0.521      ;
; 0.372  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|count_10Khz[2]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; clk_div:inst2|count_10Khz[0]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; 0.000        ; 0.000      ; 0.526      ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst2|clock_10Khz_int'                                                                                                                              ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.333 ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_10Khz_int ; 0.000        ; 1.407      ; 0.367      ;
; -0.833 ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_10Khz_int ; -0.500       ; 1.407      ; 0.367      ;
; 0.215  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.252  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 0.000        ; 0.000      ; 0.404      ;
; 0.253  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 0.000        ; 0.000      ; 0.405      ;
; 0.253  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 0.000        ; 0.000      ; 0.405      ;
; 0.253  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 0.000        ; 0.000      ; 0.405      ;
; 0.370  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|count_1Khz[0]  ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; clk_div:inst2|count_1Khz[2]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; clk_div:inst2|count_1Khz[1]  ; clk_div:inst2|clock_1Khz_int ; clk_div:inst2|clock_10Khz_int ; clk_div:inst2|clock_10Khz_int ; 0.000        ; 0.000      ; 0.523      ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst2|clock_100hz_int'                                                                                                                              ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.326 ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int  ; clk_div:inst2|clock_100hz_int ; 0.000        ; 1.400      ; 0.367      ;
; -0.826 ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int  ; clk_div:inst2|clock_100hz_int ; -0.500       ; 1.400      ; 0.367      ;
; 0.215  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.245  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 0.000        ; 0.000      ; 0.397      ;
; 0.246  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 0.000        ; 0.000      ; 0.398      ;
; 0.249  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 0.000        ; 0.000      ; 0.401      ;
; 0.363  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|count_10hz[0]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 0.000        ; 0.000      ; 0.516      ;
; 0.366  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|count_10hz[2]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 0.000        ; 0.000      ; 0.518      ;
; 0.436  ; clk_div:inst2|count_10hz[1]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; 0.000        ; 0.000      ; 0.588      ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst2|clock_1Khz_int'                                                                                                                                ;
+--------+-------------------------------+-------------------------------+-------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-------------------------------+------------------------------+--------------+------------+------------+
; -1.319 ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_int ; 0.000        ; 1.393      ; 0.367      ;
; -0.819 ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_int ; -0.500       ; 1.393      ; 0.367      ;
; 0.215  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.250  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 0.000        ; 0.000      ; 0.402      ;
; 0.250  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 0.000        ; 0.000      ; 0.402      ;
; 0.250  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 0.000        ; 0.000      ; 0.402      ;
; 0.251  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 0.000        ; 0.000      ; 0.403      ;
; 0.358  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 0.000        ; 0.000      ; 0.511      ;
; 0.368  ; clk_div:inst2|count_100hz[0]  ; clk_div:inst2|count_100hz[2]  ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 0.000        ; 0.000      ; 0.520      ;
; 0.441  ; clk_div:inst2|count_100hz[1]  ; clk_div:inst2|clock_100hz_int ; clk_div:inst2|clock_1Khz_int  ; clk_div:inst2|clock_1Khz_int ; 0.000        ; 0.000      ; 0.593      ;
+--------+-------------------------------+-------------------------------+-------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst2|clock_1Mhz_int'                                                                                                                                   ;
+--------+--------------------------------+--------------------------------+--------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+------------------------------+--------------+------------+------------+
; -1.279 ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_int ; 0.000        ; 1.353      ; 0.367      ;
; -0.779 ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_int ; -0.500       ; 1.353      ; 0.367      ;
; 0.215  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.245  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 0.000        ; 0.000      ; 0.397      ;
; 0.246  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 0.000        ; 0.000      ; 0.398      ;
; 0.246  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 0.000        ; 0.000      ; 0.398      ;
; 0.332  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[1]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 0.000        ; 0.000      ; 0.484      ;
; 0.358  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 0.000        ; 0.000      ; 0.511      ;
; 0.371  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|count_100Khz[2]  ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; clk_div:inst2|count_100Khz[0]  ; clk_div:inst2|clock_100Khz_int ; clk_div:inst2|clock_1Mhz_int   ; clk_div:inst2|clock_1Mhz_int ; 0.000        ; 0.000      ; 0.524      ;
+--------+--------------------------------+--------------------------------+--------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_50'                                                                                                                                                                                                                                                                ;
+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                                              ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -1.192 ; VGA_SYNC:inst17|pixel_row[1]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg1 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 0.610      ;
; -1.187 ; VGA_SYNC:inst17|pixel_row[2]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg2 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 0.615      ;
; -1.184 ; VGA_SYNC:inst17|pixel_row[0]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 0.618      ;
; -0.742 ; VGA_SYNC:inst17|pixel_column[9] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.062      ;
; -0.370 ; VGA_SYNC:inst17|pixel_column[6] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.434      ;
; -0.337 ; VGA_SYNC:inst17|pixel_column[7] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.467      ;
; -0.314 ; VGA_SYNC:inst17|pixel_row[8]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 1.488      ;
; -0.290 ; VGA_SYNC:inst17|pixel_column[9] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.514      ;
; -0.290 ; VGA_SYNC:inst17|pixel_column[9] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.514      ;
; -0.290 ; VGA_SYNC:inst17|pixel_column[9] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.514      ;
; -0.290 ; VGA_SYNC:inst17|pixel_column[9] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.514      ;
; -0.268 ; VGA_SYNC:inst17|pixel_column[8] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.536      ;
; -0.253 ; VGA_SYNC:inst17|pixel_row[8]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 1.549      ;
; -0.253 ; VGA_SYNC:inst17|pixel_row[8]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 1.549      ;
; -0.253 ; VGA_SYNC:inst17|pixel_row[8]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 1.549      ;
; -0.253 ; VGA_SYNC:inst17|pixel_row[8]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 1.549      ;
; -0.217 ; VGA_SYNC:inst17|pixel_column[4] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.587      ;
; -0.181 ; VGA_SYNC:inst17|pixel_column[6] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.623      ;
; -0.181 ; VGA_SYNC:inst17|pixel_column[6] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.623      ;
; -0.181 ; VGA_SYNC:inst17|pixel_column[6] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.623      ;
; -0.181 ; VGA_SYNC:inst17|pixel_column[6] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.623      ;
; -0.151 ; VGA_SYNC:inst17|pixel_column[3] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.653      ;
; -0.146 ; VGA_SYNC:inst17|pixel_column[5] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.658      ;
; -0.054 ; VGA_SYNC:inst17|pixel_column[8] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.750      ;
; -0.054 ; VGA_SYNC:inst17|pixel_column[8] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.750      ;
; -0.054 ; VGA_SYNC:inst17|pixel_column[8] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.750      ;
; -0.054 ; VGA_SYNC:inst17|pixel_column[8] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.750      ;
; -0.051 ; VGA_SYNC:inst17|pixel_row[7]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 1.751      ;
; -0.012 ; VGA_SYNC:inst17|pixel_column[4] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.792      ;
; -0.012 ; VGA_SYNC:inst17|pixel_column[4] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.792      ;
; -0.012 ; VGA_SYNC:inst17|pixel_column[4] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.792      ;
; -0.012 ; VGA_SYNC:inst17|pixel_column[4] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.792      ;
; 0.006  ; VGA_SYNC:inst17|pixel_row[6]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 1.808      ;
; 0.010  ; VGA_SYNC:inst17|pixel_row[7]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 1.812      ;
; 0.010  ; VGA_SYNC:inst17|pixel_row[7]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 1.812      ;
; 0.010  ; VGA_SYNC:inst17|pixel_row[7]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 1.812      ;
; 0.010  ; VGA_SYNC:inst17|pixel_row[7]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 1.812      ;
; 0.033  ; clk_div:inst2|clock_1Hz_int     ; clk_div:inst2|clock_1Hz                                                                                                              ; clk_div:inst2|clock_10Hz_int                      ; clock_50    ; 0.000        ; 0.289      ; 0.474      ;
; 0.041  ; VGA_SYNC:inst17|pixel_row[5]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 1.843      ;
; 0.067  ; VGA_SYNC:inst17|pixel_row[6]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 1.869      ;
; 0.067  ; VGA_SYNC:inst17|pixel_row[6]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 1.869      ;
; 0.067  ; VGA_SYNC:inst17|pixel_row[6]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 1.869      ;
; 0.067  ; VGA_SYNC:inst17|pixel_row[6]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 1.869      ;
; 0.070  ; VGA_SYNC:inst17|pixel_column[3] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.874      ;
; 0.070  ; VGA_SYNC:inst17|pixel_column[3] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.874      ;
; 0.070  ; VGA_SYNC:inst17|pixel_column[3] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.874      ;
; 0.070  ; VGA_SYNC:inst17|pixel_column[3] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.874      ;
; 0.102  ; VGA_SYNC:inst17|pixel_row[5]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 1.904      ;
; 0.102  ; VGA_SYNC:inst17|pixel_row[5]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 1.904      ;
; 0.102  ; VGA_SYNC:inst17|pixel_row[5]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 1.904      ;
; 0.102  ; VGA_SYNC:inst17|pixel_row[5]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 1.904      ;
; 0.120  ; VGA_SYNC:inst17|pixel_column[7] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.924      ;
; 0.120  ; VGA_SYNC:inst17|pixel_column[7] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.924      ;
; 0.120  ; VGA_SYNC:inst17|pixel_column[7] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.924      ;
; 0.120  ; VGA_SYNC:inst17|pixel_column[7] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.924      ;
; 0.145  ; VGA_SYNC:inst17|pixel_row[3]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 1.947      ;
; 0.164  ; VGA_SYNC:inst17|pixel_column[5] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.968      ;
; 0.164  ; VGA_SYNC:inst17|pixel_column[5] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.968      ;
; 0.164  ; VGA_SYNC:inst17|pixel_column[5] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.968      ;
; 0.164  ; VGA_SYNC:inst17|pixel_column[5] ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.666      ; 1.968      ;
; 0.206  ; VGA_SYNC:inst17|pixel_row[3]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 2.008      ;
; 0.206  ; VGA_SYNC:inst17|pixel_row[3]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 2.008      ;
; 0.206  ; VGA_SYNC:inst17|pixel_row[3]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 2.008      ;
; 0.206  ; VGA_SYNC:inst17|pixel_row[3]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 2.008      ;
; 0.253  ; clk_div:inst2|count_1Mhz[2]     ; clk_div:inst2|clock_1Mhz_int                                                                                                         ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 0.405      ;
; 0.300  ; clk_div:inst2|count_1Mhz[4]     ; clk_div:inst2|clock_1Mhz_int                                                                                                         ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 0.452      ;
; 0.350  ; VGA_SYNC:inst17|pixel_row[4]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 2.152      ;
; 0.361  ; clk_div:inst2|count_1Mhz[1]     ; clk_div:inst2|count_1Mhz[1]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.366  ; clk_div:inst2|count_1Mhz[4]     ; clk_div:inst2|count_1Mhz[4]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.375  ; clk_div:inst2|count_1Mhz[0]     ; clk_div:inst2|count_1Mhz[0]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.378  ; clk_div:inst2|count_1Mhz[2]     ; clk_div:inst2|count_1Mhz[2]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.380  ; clk_div:inst2|count_1Mhz[3]     ; clk_div:inst2|count_1Mhz[3]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.383  ; clk_div:inst2|count_1Mhz[3]     ; clk_div:inst2|clock_1Mhz_int                                                                                                         ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 0.535      ;
; 0.411  ; VGA_SYNC:inst17|pixel_row[4]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 2.213      ;
; 0.411  ; VGA_SYNC:inst17|pixel_row[4]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 2.213      ;
; 0.411  ; VGA_SYNC:inst17|pixel_row[4]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 2.213      ;
; 0.411  ; VGA_SYNC:inst17|pixel_row[4]    ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50    ; 0.000        ; 1.664      ; 2.213      ;
; 0.499  ; clk_div:inst2|count_1Mhz[1]     ; clk_div:inst2|count_1Mhz[2]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.515  ; clk_div:inst2|count_1Mhz[0]     ; clk_div:inst2|count_1Mhz[1]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 0.667      ;
; 0.518  ; clk_div:inst2|count_1Mhz[2]     ; clk_div:inst2|count_1Mhz[3]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.520  ; clk_div:inst2|count_1Mhz[3]     ; clk_div:inst2|count_1Mhz[4]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 0.672      ;
; 0.534  ; clk_div:inst2|count_1Mhz[1]     ; clk_div:inst2|count_1Mhz[3]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 0.686      ;
; 0.550  ; clk_div:inst2|count_1Mhz[0]     ; clk_div:inst2|count_1Mhz[2]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 0.702      ;
; 0.553  ; clk_div:inst2|count_1Mhz[2]     ; clk_div:inst2|count_1Mhz[4]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 0.705      ;
; 0.569  ; clk_div:inst2|count_1Mhz[1]     ; clk_div:inst2|count_1Mhz[4]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 0.721      ;
; 0.585  ; clk_div:inst2|count_1Mhz[0]     ; clk_div:inst2|count_1Mhz[3]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 0.737      ;
; 0.607  ; clk_div:inst2|count_1Mhz[3]     ; clk_div:inst2|count_1Mhz[0]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 0.759      ;
; 0.607  ; clk_div:inst2|count_1Mhz[3]     ; clk_div:inst2|count_1Mhz[1]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 0.759      ;
; 0.607  ; clk_div:inst2|count_1Mhz[3]     ; clk_div:inst2|count_1Mhz[2]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 0.759      ;
; 0.620  ; clk_div:inst2|count_1Mhz[0]     ; clk_div:inst2|count_1Mhz[4]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 0.772      ;
; 0.678  ; clk_div:inst2|count_1Mhz[4]     ; clk_div:inst2|count_1Mhz[0]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 0.830      ;
; 0.678  ; clk_div:inst2|count_1Mhz[4]     ; clk_div:inst2|count_1Mhz[1]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 0.830      ;
; 0.678  ; clk_div:inst2|count_1Mhz[4]     ; clk_div:inst2|count_1Mhz[3]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 0.830      ;
; 0.678  ; clk_div:inst2|count_1Mhz[4]     ; clk_div:inst2|count_1Mhz[2]                                                                                                          ; clock_50                                          ; clock_50    ; 0.000        ; 0.000      ; 0.830      ;
; 0.731  ; mycounter640x8:inst15|tempQ[9]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 0.000        ; 0.406      ; 1.275      ;
; 0.792  ; mycounter640x8:inst15|tempQ[9]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 0.000        ; 0.406      ; 1.336      ;
; 0.792  ; mycounter640x8:inst15|tempQ[9]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 0.000        ; 0.406      ; 1.336      ;
; 0.792  ; mycounter640x8:inst15|tempQ[9]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 0.000        ; 0.406      ; 1.336      ;
; 0.792  ; mycounter640x8:inst15|tempQ[9]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 0.000        ; 0.406      ; 1.336      ;
; 1.139  ; mycounter480x8:inst14|tempQ[8]  ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ; clk_div:inst2|clock_1Hz                           ; clock_50    ; 0.000        ; 0.391      ; 1.668      ;
+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst2|clock_10Hz_int'                                                                                                                          ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.249 ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 0.000        ; 0.000      ; 0.401      ;
; 0.251 ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 0.000        ; 0.000      ; 0.404      ;
; 0.320 ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|count_1hz[1]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 0.000        ; 0.000      ; 0.472      ;
; 0.366 ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 0.000        ; 0.000      ; 0.519      ;
; 0.375 ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|clock_1Hz_int ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 0.000        ; 0.000      ; 0.527      ;
; 0.377 ; clk_div:inst2|count_1hz[0]  ; clk_div:inst2|count_1hz[2]  ; clk_div:inst2|clock_10Hz_int ; clk_div:inst2|clock_10Hz_int ; 0.000        ; 0.000      ; 0.529      ;
+-------+-----------------------------+-----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst2|clock_1Hz'                                                                                                                           ;
+-------+--------------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.215 ; mycounter480x8:inst14|tempQ[3] ; mycounter480x8:inst14|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.367      ;
; 0.426 ; mycounter640x8:inst15|tempQ[9] ; mycounter640x8:inst15|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.578      ;
; 0.427 ; mycounter640x8:inst15|tempQ[9] ; mycounter640x8:inst15|tempQ[9] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.579      ;
; 0.543 ; mycounter640x8:inst15|tempQ[9] ; mycounter640x8:inst15|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.695      ;
; 0.552 ; mycounter640x8:inst15|tempQ[8] ; mycounter640x8:inst15|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.704      ;
; 0.616 ; mycounter640x8:inst15|tempQ[7] ; mycounter640x8:inst15|tempQ[9] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.768      ;
; 0.622 ; mycounter480x8:inst14|tempQ[3] ; mycounter480x8:inst14|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.774      ;
; 0.622 ; mycounter480x8:inst14|tempQ[3] ; mycounter480x8:inst14|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.774      ;
; 0.623 ; mycounter480x8:inst14|tempQ[3] ; mycounter480x8:inst14|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.775      ;
; 0.624 ; mycounter480x8:inst14|tempQ[3] ; mycounter480x8:inst14|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.776      ;
; 0.624 ; mycounter640x8:inst15|tempQ[5] ; mycounter640x8:inst15|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.776      ;
; 0.633 ; mycounter640x8:inst15|tempQ[3] ; mycounter640x8:inst15|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.785      ;
; 0.640 ; mycounter640x8:inst15|tempQ[7] ; mycounter640x8:inst15|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.792      ;
; 0.670 ; mycounter640x8:inst15|tempQ[8] ; mycounter640x8:inst15|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.822      ;
; 0.670 ; mycounter640x8:inst15|tempQ[8] ; mycounter640x8:inst15|tempQ[9] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.822      ;
; 0.698 ; mycounter640x8:inst15|tempQ[4] ; mycounter640x8:inst15|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.850      ;
; 0.708 ; mycounter640x8:inst15|tempQ[7] ; mycounter640x8:inst15|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.860      ;
; 0.713 ; mycounter640x8:inst15|tempQ[6] ; mycounter640x8:inst15|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.865      ;
; 0.727 ; mycounter640x8:inst15|tempQ[9] ; mycounter640x8:inst15|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.879      ;
; 0.730 ; mycounter640x8:inst15|tempQ[9] ; mycounter640x8:inst15|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.882      ;
; 0.730 ; mycounter640x8:inst15|tempQ[9] ; mycounter640x8:inst15|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.882      ;
; 0.731 ; mycounter640x8:inst15|tempQ[9] ; mycounter640x8:inst15|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.883      ;
; 0.742 ; mycounter640x8:inst15|tempQ[6] ; mycounter640x8:inst15|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.894      ;
; 0.752 ; mycounter480x8:inst14|tempQ[8] ; mycounter480x8:inst14|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.904      ;
; 0.755 ; mycounter640x8:inst15|tempQ[6] ; mycounter640x8:inst15|tempQ[9] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.907      ;
; 0.760 ; mycounter640x8:inst15|tempQ[5] ; mycounter640x8:inst15|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.912      ;
; 0.764 ; mycounter640x8:inst15|tempQ[4] ; mycounter640x8:inst15|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.916      ;
; 0.773 ; mycounter640x8:inst15|tempQ[5] ; mycounter640x8:inst15|tempQ[9] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.925      ;
; 0.777 ; mycounter640x8:inst15|tempQ[6] ; mycounter640x8:inst15|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.929      ;
; 0.785 ; mycounter480x8:inst14|tempQ[8] ; mycounter480x8:inst14|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.937      ;
; 0.795 ; mycounter640x8:inst15|tempQ[5] ; mycounter640x8:inst15|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.947      ;
; 0.797 ; mycounter640x8:inst15|tempQ[4] ; mycounter640x8:inst15|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.949      ;
; 0.807 ; mycounter640x8:inst15|tempQ[3] ; mycounter640x8:inst15|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.959      ;
; 0.810 ; mycounter640x8:inst15|tempQ[4] ; mycounter640x8:inst15|tempQ[9] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.962      ;
; 0.818 ; mycounter480x8:inst14|tempQ[7] ; mycounter480x8:inst14|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.970      ;
; 0.828 ; mycounter480x8:inst14|tempQ[4] ; mycounter480x8:inst14|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.980      ;
; 0.832 ; mycounter480x8:inst14|tempQ[8] ; mycounter480x8:inst14|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.984      ;
; 0.832 ; mycounter640x8:inst15|tempQ[4] ; mycounter640x8:inst15|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.984      ;
; 0.835 ; mycounter480x8:inst14|tempQ[8] ; mycounter480x8:inst14|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.987      ;
; 0.835 ; mycounter480x8:inst14|tempQ[8] ; mycounter480x8:inst14|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.987      ;
; 0.836 ; mycounter640x8:inst15|tempQ[5] ; mycounter640x8:inst15|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.988      ;
; 0.838 ; mycounter480x8:inst14|tempQ[8] ; mycounter480x8:inst14|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.990      ;
; 0.840 ; mycounter640x8:inst15|tempQ[3] ; mycounter640x8:inst15|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.992      ;
; 0.844 ; mycounter640x8:inst15|tempQ[3] ; mycounter640x8:inst15|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.996      ;
; 0.847 ; mycounter640x8:inst15|tempQ[8] ; mycounter640x8:inst15|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 0.999      ;
; 0.850 ; mycounter480x8:inst14|tempQ[4] ; mycounter480x8:inst14|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.002      ;
; 0.850 ; mycounter640x8:inst15|tempQ[8] ; mycounter640x8:inst15|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.002      ;
; 0.850 ; mycounter640x8:inst15|tempQ[8] ; mycounter640x8:inst15|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.002      ;
; 0.851 ; mycounter640x8:inst15|tempQ[8] ; mycounter640x8:inst15|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.003      ;
; 0.853 ; mycounter640x8:inst15|tempQ[3] ; mycounter640x8:inst15|tempQ[9] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.005      ;
; 0.870 ; mycounter480x8:inst14|tempQ[7] ; mycounter480x8:inst14|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.022      ;
; 0.870 ; mycounter480x8:inst14|tempQ[3] ; mycounter480x8:inst14|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.022      ;
; 0.872 ; mycounter640x8:inst15|tempQ[7] ; mycounter640x8:inst15|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.024      ;
; 0.873 ; mycounter640x8:inst15|tempQ[4] ; mycounter640x8:inst15|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.025      ;
; 0.874 ; mycounter480x8:inst14|tempQ[4] ; mycounter480x8:inst14|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.026      ;
; 0.875 ; mycounter640x8:inst15|tempQ[7] ; mycounter640x8:inst15|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.027      ;
; 0.875 ; mycounter640x8:inst15|tempQ[7] ; mycounter640x8:inst15|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.027      ;
; 0.875 ; mycounter640x8:inst15|tempQ[3] ; mycounter640x8:inst15|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.027      ;
; 0.876 ; mycounter640x8:inst15|tempQ[7] ; mycounter640x8:inst15|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.028      ;
; 0.878 ; mycounter480x8:inst14|tempQ[7] ; mycounter480x8:inst14|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.030      ;
; 0.898 ; mycounter480x8:inst14|tempQ[7] ; mycounter480x8:inst14|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.050      ;
; 0.901 ; mycounter480x8:inst14|tempQ[7] ; mycounter480x8:inst14|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.053      ;
; 0.904 ; mycounter480x8:inst14|tempQ[7] ; mycounter480x8:inst14|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.056      ;
; 0.904 ; mycounter480x8:inst14|tempQ[4] ; mycounter480x8:inst14|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.056      ;
; 0.909 ; mycounter640x8:inst15|tempQ[6] ; mycounter640x8:inst15|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.061      ;
; 0.909 ; mycounter480x8:inst14|tempQ[4] ; mycounter480x8:inst14|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.061      ;
; 0.912 ; mycounter640x8:inst15|tempQ[6] ; mycounter640x8:inst15|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.064      ;
; 0.913 ; mycounter640x8:inst15|tempQ[6] ; mycounter640x8:inst15|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.065      ;
; 0.916 ; mycounter640x8:inst15|tempQ[3] ; mycounter640x8:inst15|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.068      ;
; 0.920 ; mycounter480x8:inst14|tempQ[4] ; mycounter480x8:inst14|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.072      ;
; 0.924 ; mycounter480x8:inst14|tempQ[6] ; mycounter480x8:inst14|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.076      ;
; 0.943 ; mycounter480x8:inst14|tempQ[5] ; mycounter480x8:inst14|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.095      ;
; 0.945 ; mycounter480x8:inst14|tempQ[5] ; mycounter480x8:inst14|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.097      ;
; 0.948 ; mycounter640x8:inst15|tempQ[5] ; mycounter640x8:inst15|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.100      ;
; 0.952 ; mycounter640x8:inst15|tempQ[5] ; mycounter640x8:inst15|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.104      ;
; 0.985 ; mycounter480x8:inst14|tempQ[6] ; mycounter480x8:inst14|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.137      ;
; 0.996 ; mycounter480x8:inst14|tempQ[6] ; mycounter480x8:inst14|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.148      ;
; 0.997 ; mycounter480x8:inst14|tempQ[6] ; mycounter480x8:inst14|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.149      ;
; 1.004 ; mycounter480x8:inst14|tempQ[6] ; mycounter480x8:inst14|tempQ[5] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.156      ;
; 1.006 ; mycounter480x8:inst14|tempQ[5] ; mycounter480x8:inst14|tempQ[8] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.158      ;
; 1.010 ; mycounter480x8:inst14|tempQ[6] ; mycounter480x8:inst14|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.162      ;
; 1.017 ; mycounter480x8:inst14|tempQ[5] ; mycounter480x8:inst14|tempQ[7] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.169      ;
; 1.018 ; mycounter640x8:inst15|tempQ[4] ; mycounter640x8:inst15|tempQ[3] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.170      ;
; 1.028 ; mycounter480x8:inst14|tempQ[5] ; mycounter480x8:inst14|tempQ[6] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.180      ;
; 1.031 ; mycounter480x8:inst14|tempQ[5] ; mycounter480x8:inst14|tempQ[4] ; clk_div:inst2|clock_1Hz ; clk_div:inst2|clock_1Hz ; 0.000        ; 0.000      ; 1.183      ;
+-------+--------------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst17|video_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                  ;
+-------+----------------------------+---------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+---------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.215 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|h_count[8]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_SYNC:inst17|v_count[2] ; VGA_SYNC:inst17|v_count[2]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_SYNC:inst17|v_count[3] ; VGA_SYNC:inst17|v_count[3]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_SYNC:inst17|v_count[4] ; VGA_SYNC:inst17|v_count[4]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_SYNC:inst17|v_count[5] ; VGA_SYNC:inst17|v_count[5]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_SYNC:inst17|v_count[6] ; VGA_SYNC:inst17|v_count[6]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_SYNC:inst17|v_count[7] ; VGA_SYNC:inst17|v_count[7]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_SYNC:inst17|v_count[8] ; VGA_SYNC:inst17|v_count[8]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VGA_SYNC:inst17|v_count[9] ; VGA_SYNC:inst17|v_count[9]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.256 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|h_count[5]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.408      ;
; 0.257 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|h_count[0]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|h_count[9]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.409      ;
; 0.316 ; VGA_SYNC:inst17|vert_sync  ; VGA_SYNC:inst17|vert_sync_out   ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.468      ;
; 0.364 ; VGA_SYNC:inst17|h_count[1] ; VGA_SYNC:inst17|h_count[1]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; VGA_SYNC:inst17|h_count[4] ; VGA_SYNC:inst17|h_count[4]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.369 ; VGA_SYNC:inst17|h_count[2] ; VGA_SYNC:inst17|h_count[2]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; VGA_SYNC:inst17|h_count[7] ; VGA_SYNC:inst17|h_count[7]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.373 ; VGA_SYNC:inst17|h_count[3] ; VGA_SYNC:inst17|h_count[3]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.376 ; VGA_SYNC:inst17|h_count[6] ; VGA_SYNC:inst17|h_count[6]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.398 ; VGA_SYNC:inst17|horiz_sync ; VGA_SYNC:inst17|horiz_sync_out  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 0.564      ;
; 0.444 ; VGA_SYNC:inst17|v_count[9] ; VGA_SYNC:inst17|v_count[0]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.596      ;
; 0.448 ; VGA_SYNC:inst17|v_count[9] ; VGA_SYNC:inst17|v_count[1]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.600      ;
; 0.497 ; VGA_SYNC:inst17|v_count[3] ; VGA_SYNC:inst17|pixel_row[3]    ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.655      ;
; 0.502 ; VGA_SYNC:inst17|h_count[1] ; VGA_SYNC:inst17|h_count[2]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.654      ;
; 0.507 ; VGA_SYNC:inst17|h_count[2] ; VGA_SYNC:inst17|h_count[3]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.509 ; VGA_SYNC:inst17|h_count[5] ; VGA_SYNC:inst17|h_count[6]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.513 ; VGA_SYNC:inst17|h_count[3] ; VGA_SYNC:inst17|h_count[4]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.665      ;
; 0.516 ; VGA_SYNC:inst17|v_count[1] ; VGA_SYNC:inst17|pixel_row[1]    ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 0.688      ;
; 0.516 ; VGA_SYNC:inst17|h_count[6] ; VGA_SYNC:inst17|h_count[7]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.528 ; VGA_SYNC:inst17|v_count[4] ; VGA_SYNC:inst17|vert_sync       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.686      ;
; 0.531 ; VGA_SYNC:inst17|h_count[0] ; VGA_SYNC:inst17|pixel_column[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.689      ;
; 0.533 ; VGA_SYNC:inst17|h_count[5] ; VGA_SYNC:inst17|pixel_column[5] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.691      ;
; 0.536 ; VGA_SYNC:inst17|h_count[1] ; VGA_SYNC:inst17|pixel_column[1] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.694      ;
; 0.537 ; VGA_SYNC:inst17|h_count[1] ; VGA_SYNC:inst17|h_count[3]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.689      ;
; 0.538 ; VGA_SYNC:inst17|h_count[4] ; VGA_SYNC:inst17|h_count[6]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.690      ;
; 0.539 ; VGA_SYNC:inst17|h_count[3] ; VGA_SYNC:inst17|pixel_column[3] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.697      ;
; 0.541 ; VGA_SYNC:inst17|v_count[8] ; VGA_SYNC:inst17|pixel_row[8]    ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.699      ;
; 0.542 ; VGA_SYNC:inst17|h_count[2] ; VGA_SYNC:inst17|h_count[4]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.694      ;
; 0.544 ; VGA_SYNC:inst17|h_count[5] ; VGA_SYNC:inst17|h_count[7]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.551 ; VGA_SYNC:inst17|h_count[6] ; VGA_SYNC:inst17|pixel_column[6] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.709      ;
; 0.553 ; VGA_SYNC:inst17|h_count[7] ; VGA_SYNC:inst17|pixel_column[7] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.711      ;
; 0.565 ; VGA_SYNC:inst17|v_count[4] ; VGA_SYNC:inst17|pixel_row[4]    ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.723      ;
; 0.572 ; VGA_SYNC:inst17|h_count[1] ; VGA_SYNC:inst17|h_count[4]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.724      ;
; 0.573 ; VGA_SYNC:inst17|h_count[4] ; VGA_SYNC:inst17|h_count[7]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.725      ;
; 0.583 ; VGA_SYNC:inst17|h_count[3] ; VGA_SYNC:inst17|h_count[6]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.735      ;
; 0.595 ; VGA_SYNC:inst17|v_count[0] ; VGA_SYNC:inst17|pixel_row[0]    ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 0.767      ;
; 0.603 ; VGA_SYNC:inst17|v_count[9] ; VGA_SYNC:inst17|vert_sync       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 0.775      ;
; 0.605 ; VGA_SYNC:inst17|h_count[0] ; VGA_SYNC:inst17|h_count[1]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.757      ;
; 0.612 ; VGA_SYNC:inst17|h_count[2] ; VGA_SYNC:inst17|h_count[6]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.764      ;
; 0.618 ; VGA_SYNC:inst17|h_count[3] ; VGA_SYNC:inst17|h_count[7]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.770      ;
; 0.624 ; VGA_SYNC:inst17|v_count[2] ; VGA_SYNC:inst17|vert_sync       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.782      ;
; 0.629 ; VGA_SYNC:inst17|h_count[2] ; VGA_SYNC:inst17|pixel_column[2] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.788      ;
; 0.634 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|pixel_column[8] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.792      ;
; 0.634 ; VGA_SYNC:inst17|h_count[9] ; VGA_SYNC:inst17|pixel_column[9] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.792      ;
; 0.640 ; VGA_SYNC:inst17|h_count[0] ; VGA_SYNC:inst17|h_count[2]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.642 ; VGA_SYNC:inst17|h_count[1] ; VGA_SYNC:inst17|h_count[6]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.794      ;
; 0.647 ; VGA_SYNC:inst17|h_count[2] ; VGA_SYNC:inst17|h_count[7]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.648 ; VGA_SYNC:inst17|v_count[1] ; VGA_SYNC:inst17|vert_sync       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 0.820      ;
; 0.649 ; VGA_SYNC:inst17|h_count[3] ; VGA_SYNC:inst17|horiz_sync      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 0.789      ;
; 0.653 ; VGA_SYNC:inst17|v_count[7] ; VGA_SYNC:inst17|pixel_row[7]    ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.811      ;
; 0.658 ; VGA_SYNC:inst17|h_count[9] ; VGA_SYNC:inst17|h_count[9]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.810      ;
; 0.659 ; VGA_SYNC:inst17|v_count[5] ; VGA_SYNC:inst17|pixel_row[5]    ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.817      ;
; 0.675 ; VGA_SYNC:inst17|h_count[0] ; VGA_SYNC:inst17|h_count[3]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.827      ;
; 0.676 ; VGA_SYNC:inst17|h_count[5] ; VGA_SYNC:inst17|h_count[5]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.828      ;
; 0.677 ; VGA_SYNC:inst17|h_count[1] ; VGA_SYNC:inst17|h_count[7]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.829      ;
; 0.681 ; VGA_SYNC:inst17|h_count[1] ; VGA_SYNC:inst17|horiz_sync      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 0.821      ;
; 0.691 ; VGA_SYNC:inst17|v_count[6] ; VGA_SYNC:inst17|pixel_row[6]    ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 0.863      ;
; 0.710 ; VGA_SYNC:inst17|h_count[0] ; VGA_SYNC:inst17|h_count[4]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.862      ;
; 0.712 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|v_count[9]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 0.852      ;
; 0.715 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|v_count[6]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 0.855      ;
; 0.720 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|v_count[0]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 0.860      ;
; 0.724 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|v_count[1]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 0.864      ;
; 0.732 ; VGA_SYNC:inst17|h_count[2] ; VGA_SYNC:inst17|horiz_sync      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 0.872      ;
; 0.738 ; VGA_SYNC:inst17|v_count[9] ; VGA_SYNC:inst17|v_count[6]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.890      ;
; 0.746 ; VGA_SYNC:inst17|h_count[6] ; VGA_SYNC:inst17|horiz_sync      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 0.886      ;
; 0.751 ; VGA_SYNC:inst17|h_count[0] ; VGA_SYNC:inst17|h_count[0]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.903      ;
; 0.769 ; VGA_SYNC:inst17|h_count[9] ; VGA_SYNC:inst17|v_count[0]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 0.909      ;
; 0.771 ; VGA_SYNC:inst17|h_count[7] ; VGA_SYNC:inst17|video_on_h      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.930      ;
; 0.773 ; VGA_SYNC:inst17|h_count[9] ; VGA_SYNC:inst17|v_count[1]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 0.913      ;
; 0.774 ; VGA_SYNC:inst17|v_count[3] ; VGA_SYNC:inst17|vert_sync       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.932      ;
; 0.780 ; VGA_SYNC:inst17|h_count[0] ; VGA_SYNC:inst17|h_count[6]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.932      ;
; 0.787 ; VGA_SYNC:inst17|h_count[4] ; VGA_SYNC:inst17|horiz_sync      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 0.927      ;
; 0.788 ; VGA_SYNC:inst17|h_count[4] ; VGA_SYNC:inst17|pixel_column[4] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 0.946      ;
; 0.788 ; VGA_SYNC:inst17|v_count[2] ; VGA_SYNC:inst17|v_count[3]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.940      ;
; 0.789 ; VGA_SYNC:inst17|v_count[7] ; VGA_SYNC:inst17|v_count[8]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.941      ;
; 0.793 ; VGA_SYNC:inst17|v_count[3] ; VGA_SYNC:inst17|v_count[4]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.945      ;
; 0.797 ; VGA_SYNC:inst17|v_count[0] ; VGA_SYNC:inst17|vert_sync       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 0.969      ;
; 0.800 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|video_on_h      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.959      ;
; 0.802 ; VGA_SYNC:inst17|h_count[5] ; VGA_SYNC:inst17|horiz_sync      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 0.942      ;
; 0.803 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|v_count[4]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.957      ;
; 0.804 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|v_count[3]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.958      ;
; 0.804 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|v_count[5]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.958      ;
; 0.805 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|v_count[8]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.959      ;
; 0.806 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|v_count[2]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.960      ;
; 0.806 ; VGA_SYNC:inst17|h_count[8] ; VGA_SYNC:inst17|v_count[7]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.960      ;
; 0.808 ; VGA_SYNC:inst17|h_count[4] ; VGA_SYNC:inst17|h_count[5]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.960      ;
; 0.814 ; VGA_SYNC:inst17|v_count[0] ; VGA_SYNC:inst17|v_count[0]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.966      ;
; 0.815 ; VGA_SYNC:inst17|h_count[0] ; VGA_SYNC:inst17|h_count[7]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.967      ;
; 0.822 ; VGA_SYNC:inst17|v_count[2] ; VGA_SYNC:inst17|v_count[4]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.974      ;
; 0.826 ; VGA_SYNC:inst17|v_count[9] ; VGA_SYNC:inst17|v_count[4]      ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 0.992      ;
+-------+----------------------------+---------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_1Hz'                                                                           ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter480x8:inst14|tempQ[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter480x8:inst14|tempQ[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter480x8:inst14|tempQ[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter480x8:inst14|tempQ[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter480x8:inst14|tempQ[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter480x8:inst14|tempQ[5]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter480x8:inst14|tempQ[6]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter480x8:inst14|tempQ[6]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter480x8:inst14|tempQ[7]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter480x8:inst14|tempQ[7]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter480x8:inst14|tempQ[8]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter480x8:inst14|tempQ[8]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter640x8:inst15|tempQ[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter640x8:inst15|tempQ[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter640x8:inst15|tempQ[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter640x8:inst15|tempQ[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter640x8:inst15|tempQ[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter640x8:inst15|tempQ[5]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter640x8:inst15|tempQ[6]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter640x8:inst15|tempQ[6]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter640x8:inst15|tempQ[7]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter640x8:inst15|tempQ[7]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter640x8:inst15|tempQ[8]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter640x8:inst15|tempQ[8]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter640x8:inst15|tempQ[9]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; mycounter640x8:inst15|tempQ[9]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst14|tempQ[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst14|tempQ[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst14|tempQ[4]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst14|tempQ[4]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst14|tempQ[5]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst14|tempQ[5]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst14|tempQ[6]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst14|tempQ[6]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst14|tempQ[7]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst14|tempQ[7]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst14|tempQ[8]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst14|tempQ[8]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst15|tempQ[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst15|tempQ[3]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst15|tempQ[4]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst15|tempQ[4]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst15|tempQ[5]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst15|tempQ[5]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst15|tempQ[6]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst15|tempQ[6]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst15|tempQ[7]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst15|tempQ[7]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst15|tempQ[8]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst15|tempQ[8]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst15|tempQ[9]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst15|tempQ[9]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst2|clock_1Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst2|clock_1Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst2|clock_1Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst2|clock_1Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Hz ; Rise       ; inst2|clock_1Hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Hz ; Rise       ; inst2|clock_1Hz~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_100Khz_int'                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_int ; Rise       ; clk_div:inst2|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_int ; Rise       ; clk_div:inst2|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_int ; Rise       ; clk_div:inst2|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_int ; Rise       ; clk_div:inst2|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_int ; Rise       ; clk_div:inst2|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_int ; Rise       ; clk_div:inst2|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_int ; Rise       ; clk_div:inst2|count_10Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_int ; Rise       ; clk_div:inst2|count_10Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_int ; Rise       ; inst2|clock_100Khz_int|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_int ; Rise       ; inst2|clock_100Khz_int|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_int ; Rise       ; inst2|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_int ; Rise       ; inst2|clock_100Khz_int~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_int ; Rise       ; inst2|clock_100Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_int ; Rise       ; inst2|clock_100Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_int ; Rise       ; inst2|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_int ; Rise       ; inst2|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_int ; Rise       ; inst2|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_int ; Rise       ; inst2|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_int ; Rise       ; inst2|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_int ; Rise       ; inst2|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100Khz_int ; Rise       ; inst2|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100Khz_int ; Rise       ; inst2|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_100hz_int'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_int ; Rise       ; clk_div:inst2|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_int ; Rise       ; clk_div:inst2|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_int ; Rise       ; clk_div:inst2|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_int ; Rise       ; clk_div:inst2|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_int ; Rise       ; clk_div:inst2|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_int ; Rise       ; clk_div:inst2|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_int ; Rise       ; clk_div:inst2|count_10hz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_int ; Rise       ; clk_div:inst2|count_10hz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_int ; Rise       ; inst2|clock_100hz_int|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_int ; Rise       ; inst2|clock_100hz_int|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_int ; Rise       ; inst2|clock_100hz_int~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_int ; Rise       ; inst2|clock_100hz_int~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_int ; Rise       ; inst2|clock_100hz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_int ; Rise       ; inst2|clock_100hz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_int ; Rise       ; inst2|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_int ; Rise       ; inst2|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_int ; Rise       ; inst2|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_int ; Rise       ; inst2|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_int ; Rise       ; inst2|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_int ; Rise       ; inst2|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_100hz_int ; Rise       ; inst2|count_10hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_100hz_int ; Rise       ; inst2|count_10hz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_10Hz_int'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_int ; Rise       ; clk_div:inst2|clock_1Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_int ; Rise       ; clk_div:inst2|clock_1Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_int ; Rise       ; clk_div:inst2|count_1hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_int ; Rise       ; clk_div:inst2|count_1hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_int ; Rise       ; clk_div:inst2|count_1hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_int ; Rise       ; clk_div:inst2|count_1hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_int ; Rise       ; clk_div:inst2|count_1hz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_int ; Rise       ; clk_div:inst2|count_1hz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_int ; Rise       ; inst2|clock_10Hz_int|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_int ; Rise       ; inst2|clock_10Hz_int|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_int ; Rise       ; inst2|clock_10Hz_int~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_int ; Rise       ; inst2|clock_10Hz_int~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_int ; Rise       ; inst2|clock_10Hz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_int ; Rise       ; inst2|clock_10Hz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_int ; Rise       ; inst2|clock_1Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_int ; Rise       ; inst2|clock_1Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_int ; Rise       ; inst2|count_1hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_int ; Rise       ; inst2|count_1hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_int ; Rise       ; inst2|count_1hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_int ; Rise       ; inst2|count_1hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Hz_int ; Rise       ; inst2|count_1hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Hz_int ; Rise       ; inst2|count_1hz[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_10Khz_int'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_int ; Rise       ; clk_div:inst2|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_int ; Rise       ; clk_div:inst2|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_int ; Rise       ; clk_div:inst2|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_int ; Rise       ; clk_div:inst2|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_int ; Rise       ; clk_div:inst2|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_int ; Rise       ; clk_div:inst2|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_int ; Rise       ; clk_div:inst2|count_1Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_int ; Rise       ; clk_div:inst2|count_1Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_int ; Rise       ; inst2|clock_10Khz_int|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_int ; Rise       ; inst2|clock_10Khz_int|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_int ; Rise       ; inst2|clock_10Khz_int~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_int ; Rise       ; inst2|clock_10Khz_int~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_int ; Rise       ; inst2|clock_10Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_int ; Rise       ; inst2|clock_10Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_int ; Rise       ; inst2|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_int ; Rise       ; inst2|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_int ; Rise       ; inst2|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_int ; Rise       ; inst2|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_int ; Rise       ; inst2|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_int ; Rise       ; inst2|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_10Khz_int ; Rise       ; inst2|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_10Khz_int ; Rise       ; inst2|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_1Khz_int'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_int ; Rise       ; clk_div:inst2|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_int ; Rise       ; clk_div:inst2|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_int ; Rise       ; clk_div:inst2|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_int ; Rise       ; clk_div:inst2|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_int ; Rise       ; clk_div:inst2|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_int ; Rise       ; clk_div:inst2|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_int ; Rise       ; clk_div:inst2|count_100hz[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_int ; Rise       ; clk_div:inst2|count_100hz[2]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_int ; Rise       ; inst2|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_int ; Rise       ; inst2|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_int ; Rise       ; inst2|clock_1Khz_int|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_int ; Rise       ; inst2|clock_1Khz_int|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_int ; Rise       ; inst2|clock_1Khz_int~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_int ; Rise       ; inst2|clock_1Khz_int~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_int ; Rise       ; inst2|clock_1Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_int ; Rise       ; inst2|clock_1Khz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_int ; Rise       ; inst2|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_int ; Rise       ; inst2|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_int ; Rise       ; inst2|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_int ; Rise       ; inst2|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Khz_int ; Rise       ; inst2|count_100hz[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Khz_int ; Rise       ; inst2|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst2|clock_1Mhz_int'                                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_int ; Rise       ; clk_div:inst2|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_int ; Rise       ; clk_div:inst2|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_int ; Rise       ; clk_div:inst2|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_int ; Rise       ; clk_div:inst2|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_int ; Rise       ; clk_div:inst2|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_int ; Rise       ; clk_div:inst2|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_int ; Rise       ; clk_div:inst2|count_100Khz[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_int ; Rise       ; clk_div:inst2|count_100Khz[2]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_int ; Rise       ; inst2|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_int ; Rise       ; inst2|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_int ; Rise       ; inst2|clock_1Mhz_int|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_int ; Rise       ; inst2|clock_1Mhz_int|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_int ; Rise       ; inst2|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_int ; Rise       ; inst2|clock_1Mhz_int~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_int ; Rise       ; inst2|clock_1Mhz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_int ; Rise       ; inst2|clock_1Mhz_int~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_int ; Rise       ; inst2|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_int ; Rise       ; inst2|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_int ; Rise       ; inst2|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_int ; Rise       ; inst2|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:inst2|clock_1Mhz_int ; Rise       ; inst2|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:inst2|clock_1Mhz_int ; Rise       ; inst2|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_50'                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 8.077  ; 10.000       ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 ;
; 8.077  ; 10.000       ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg0 ;
; 8.077  ; 10.000       ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg1 ;
; 8.077  ; 10.000       ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg1 ;
; 8.077  ; 10.000       ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg2 ;
; 8.077  ; 10.000       ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg2 ;
; 8.077  ; 10.000       ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ;
; 8.077  ; 10.000       ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg3 ;
; 8.077  ; 10.000       ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ;
; 8.077  ; 10.000       ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg4 ;
; 8.077  ; 10.000       ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ;
; 8.077  ; 10.000       ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg5 ;
; 8.077  ; 10.000       ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ;
; 8.077  ; 10.000       ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg6 ;
; 8.077  ; 10.000       ; 1.923          ; High Pulse Width ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ;
; 8.077  ; 10.000       ; 1.923          ; Low Pulse Width  ; clock_50 ; Rise       ; Char_ROM:inst12|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg7 ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; clk_div:inst2|clock_1Hz                                                                                                              ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clk_div:inst2|clock_1Hz                                                                                                              ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; clk_div:inst2|clock_1Mhz_int                                                                                                         ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clk_div:inst2|clock_1Mhz_int                                                                                                         ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; clk_div:inst2|count_1Mhz[0]                                                                                                          ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clk_div:inst2|count_1Mhz[0]                                                                                                          ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; clk_div:inst2|count_1Mhz[1]                                                                                                          ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clk_div:inst2|count_1Mhz[1]                                                                                                          ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; clk_div:inst2|count_1Mhz[2]                                                                                                          ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clk_div:inst2|count_1Mhz[2]                                                                                                          ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; clk_div:inst2|count_1Mhz[3]                                                                                                          ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clk_div:inst2|count_1Mhz[3]                                                                                                          ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; clock_50 ; Rise       ; clk_div:inst2|count_1Mhz[4]                                                                                                          ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clk_div:inst2|count_1Mhz[4]                                                                                                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50|combout                                                                                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50|combout                                                                                                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~clkctrl|inclk[0]                                                                                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~clkctrl|inclk[0]                                                                                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~clkctrl|outclk                                                                                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~clkctrl|outclk                                                                                                              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; inst12|char_gen_rom|srom|rom_block|auto_generated|ram_block1a0|clk0                                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; inst12|char_gen_rom|srom|rom_block|auto_generated|ram_block1a0|clk0                                                                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0]                                                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0]                                                                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|inclk[0]                                                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|inclk[0]                                                                                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; inst2|clock_1Hz|clk                                                                                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; inst2|clock_1Hz|clk                                                                                                                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; inst2|clock_1Mhz_int|clk                                                                                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; inst2|clock_1Mhz_int|clk                                                                                                             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; inst2|count_1Mhz[0]|clk                                                                                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; inst2|count_1Mhz[0]|clk                                                                                                              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; inst2|count_1Mhz[1]|clk                                                                                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; inst2|count_1Mhz[1]|clk                                                                                                              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; inst2|count_1Mhz[2]|clk                                                                                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; inst2|count_1Mhz[2]|clk                                                                                                              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; inst2|count_1Mhz[3]|clk                                                                                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; inst2|count_1Mhz[3]|clk                                                                                                              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; inst2|count_1Mhz[4]|clk                                                                                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; inst2|count_1Mhz[4]|clk                                                                                                              ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; clock_50 ; Rise       ; clock_50                                                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst17|video_PLL_inst|altpll_component|pll|clk[0]'                                                                          ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|blue_out        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|blue_out        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|green_out       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|green_out       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[0]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[0]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[1]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[1]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[2]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[2]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[3]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[3]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[4]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[4]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[5]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[5]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[6]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[6]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[7]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[7]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[8]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[8]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[9]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|h_count[9]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|horiz_sync      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|horiz_sync      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|horiz_sync_out  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|horiz_sync_out  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[7] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[8] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[8] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[9] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_column[9] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[0]    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[0]    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[1]    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[1]    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[2]    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[2]    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[3]    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[3]    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[4]    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[4]    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[5]    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[5]    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[6]    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[6]    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[7]    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[7]    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[8]    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|pixel_row[8]    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|red_out         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|red_out         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[0]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[0]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[1]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[1]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[2]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[2]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[3]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[3]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[4]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[4]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[5]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[5]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[6]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[6]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[7]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[7]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[8]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[8]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[9]      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|v_count[9]      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|vert_sync       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|vert_sync       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|vert_sync_out   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|vert_sync_out   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|video_on_h      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|video_on_h      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|video_on_v      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; VGA_SYNC:inst17|video_on_v      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst17|blue_out|clk             ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst17|blue_out|clk             ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst17|green_out|clk            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; inst17|green_out|clk            ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; clock_50   ; 2.138 ; 2.138 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; clock_50   ; 2.138 ; 2.138 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_Blank ; clock_50   ; 3.441 ; 3.441 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; clock_50   ; 1.473 ;       ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; clock_50   ; 2.160 ; 2.160 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; clock_50   ; 2.160 ; 2.160 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; clock_50   ; 3.033 ; 3.033 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; clock_50   ; 2.237 ; 2.237 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; clock_50   ; 2.237 ; 2.237 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; clock_50   ; 3.059 ; 3.059 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; clock_50   ;       ; 1.473 ; Fall       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; clock_50   ; 2.138 ; 2.138 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; clock_50   ; 2.138 ; 2.138 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_Blank ; clock_50   ; 3.413 ; 3.413 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; clock_50   ; 1.473 ;       ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; clock_50   ; 2.160 ; 2.160 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; clock_50   ; 2.160 ; 2.160 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; clock_50   ; 3.033 ; 3.033 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; clock_50   ; 2.237 ; 2.237 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; clock_50   ; 2.237 ; 2.237 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; clock_50   ; 3.059 ; 3.059 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; clock_50   ;       ; 1.473 ; Fall       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+----------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                              ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                   ; -3.719  ; -2.203 ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst2|clock_100Khz_int                    ; -0.071  ; -2.203 ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst2|clock_100hz_int                     ; -0.199  ; -2.162 ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst2|clock_10Hz_int                      ; -0.077  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst2|clock_10Khz_int                     ; -0.063  ; -2.168 ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst2|clock_1Hz                           ; -1.973  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst2|clock_1Khz_int                      ; -0.209  ; -2.151 ; N/A      ; N/A     ; -0.500              ;
;  clk_div:inst2|clock_1Mhz_int                      ; -0.069  ; -2.034 ; N/A      ; N/A     ; -0.500              ;
;  clock_50                                          ; -3.719  ; -1.446 ; N/A      ; N/A     ; 8.077               ;
;  inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 9.738   ; 0.215  ; N/A      ; N/A     ; 19.000              ;
; Design-wide TNS                                    ; -42.968 ; -15.35 ; 0.0      ; 0.0     ; -37.0               ;
;  clk_div:inst2|clock_100Khz_int                    ; -0.148  ; -2.203 ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst2|clock_100hz_int                     ; -0.246  ; -2.162 ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst2|clock_10Hz_int                      ; -0.161  ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst2|clock_10Khz_int                     ; -0.141  ; -2.168 ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst2|clock_1Hz                           ; -23.488 ; 0.000  ; N/A      ; N/A     ; -13.000             ;
;  clk_div:inst2|clock_1Khz_int                      ; -0.251  ; -2.151 ; N/A      ; N/A     ; -4.000              ;
;  clk_div:inst2|clock_1Mhz_int                      ; -0.137  ; -2.034 ; N/A      ; N/A     ; -4.000              ;
;  clock_50                                          ; -18.396 ; -5.465 ; N/A      ; N/A     ; 0.000               ;
;  inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+---------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; clock_50   ; 4.196 ; 4.196 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; clock_50   ; 4.196 ; 4.196 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_Blank ; clock_50   ; 6.896 ; 6.896 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; clock_50   ; 2.937 ;       ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; clock_50   ; 4.226 ; 4.226 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; clock_50   ; 4.226 ; 4.226 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; clock_50   ; 5.976 ; 5.976 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; clock_50   ; 4.424 ; 4.424 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; clock_50   ; 4.424 ; 4.424 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; clock_50   ; 6.061 ; 6.061 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; clock_50   ;       ; 2.937 ; Fall       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; clock_50   ; 2.138 ; 2.138 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; clock_50   ; 2.138 ; 2.138 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_Blank ; clock_50   ; 3.413 ; 3.413 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; clock_50   ; 1.473 ;       ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; clock_50   ; 2.160 ; 2.160 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; clock_50   ; 2.160 ; 2.160 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; clock_50   ; 3.033 ; 3.033 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; clock_50   ; 2.237 ; 2.237 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; clock_50   ; 2.237 ; 2.237 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; clock_50   ; 3.059 ; 3.059 ; Rise       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_CLK   ; clock_50   ;       ; 1.473 ; Fall       ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clk_div:inst2|clock_1Hz                           ; clk_div:inst2|clock_1Hz                           ; 368      ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_1Khz_int                      ; clk_div:inst2|clock_1Khz_int                      ; 11       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_100hz_int                     ; clk_div:inst2|clock_1Khz_int                      ; 1        ; 1        ; 0        ; 0        ;
; clk_div:inst2|clock_1Mhz_int                      ; clk_div:inst2|clock_1Mhz_int                      ; 11       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_100Khz_int                    ; clk_div:inst2|clock_1Mhz_int                      ; 1        ; 1        ; 0        ; 0        ;
; clk_div:inst2|clock_10Hz_int                      ; clk_div:inst2|clock_10Hz_int                      ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_1Khz_int                      ; clk_div:inst2|clock_10Khz_int                     ; 1        ; 1        ; 0        ; 0        ;
; clk_div:inst2|clock_10Khz_int                     ; clk_div:inst2|clock_10Khz_int                     ; 11       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_10Hz_int                      ; clk_div:inst2|clock_100hz_int                     ; 1        ; 1        ; 0        ; 0        ;
; clk_div:inst2|clock_100hz_int                     ; clk_div:inst2|clock_100hz_int                     ; 11       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_10Khz_int                     ; clk_div:inst2|clock_100Khz_int                    ; 1        ; 1        ; 0        ; 0        ;
; clk_div:inst2|clock_100Khz_int                    ; clk_div:inst2|clock_100Khz_int                    ; 11       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_1Hz                           ; clock_50                                          ; 644      ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_10Hz_int                      ; clock_50                                          ; 1        ; 0        ; 0        ; 0        ;
; clock_50                                          ; clock_50                                          ; 28       ; 0        ; 0        ; 0        ;
; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50                                          ; 224      ; 0        ; 0        ; 0        ;
; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 192      ; 0        ; 0        ; 0        ;
; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 823      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clk_div:inst2|clock_1Hz                           ; clk_div:inst2|clock_1Hz                           ; 368      ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_1Khz_int                      ; clk_div:inst2|clock_1Khz_int                      ; 11       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_100hz_int                     ; clk_div:inst2|clock_1Khz_int                      ; 1        ; 1        ; 0        ; 0        ;
; clk_div:inst2|clock_1Mhz_int                      ; clk_div:inst2|clock_1Mhz_int                      ; 11       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_100Khz_int                    ; clk_div:inst2|clock_1Mhz_int                      ; 1        ; 1        ; 0        ; 0        ;
; clk_div:inst2|clock_10Hz_int                      ; clk_div:inst2|clock_10Hz_int                      ; 12       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_1Khz_int                      ; clk_div:inst2|clock_10Khz_int                     ; 1        ; 1        ; 0        ; 0        ;
; clk_div:inst2|clock_10Khz_int                     ; clk_div:inst2|clock_10Khz_int                     ; 11       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_10Hz_int                      ; clk_div:inst2|clock_100hz_int                     ; 1        ; 1        ; 0        ; 0        ;
; clk_div:inst2|clock_100hz_int                     ; clk_div:inst2|clock_100hz_int                     ; 11       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_10Khz_int                     ; clk_div:inst2|clock_100Khz_int                    ; 1        ; 1        ; 0        ; 0        ;
; clk_div:inst2|clock_100Khz_int                    ; clk_div:inst2|clock_100Khz_int                    ; 11       ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_1Hz                           ; clock_50                                          ; 644      ; 0        ; 0        ; 0        ;
; clk_div:inst2|clock_10Hz_int                      ; clock_50                                          ; 1        ; 0        ; 0        ; 0        ;
; clock_50                                          ; clock_50                                          ; 28       ; 0        ; 0        ; 0        ;
; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; clock_50                                          ; 224      ; 0        ; 0        ; 0        ;
; clock_50                                          ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 192      ; 0        ; 0        ; 0        ;
; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; inst17|video_PLL_inst|altpll_component|pll|clk[0] ; 823      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Feb 17 19:45:01 2023
Info: Command: quartus_sta clock -c clock
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clock_50 clock_50
    Info (332110): create_generated_clock -source {inst17|video_PLL_inst|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {inst17|video_PLL_inst|altpll_component|pll|clk[0]} {inst17|video_PLL_inst|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_div:inst2|clock_1Hz clk_div:inst2|clock_1Hz
    Info (332105): create_clock -period 1.000 -name clk_div:inst2|clock_10Hz_int clk_div:inst2|clock_10Hz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst2|clock_100hz_int clk_div:inst2|clock_100hz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst2|clock_1Khz_int clk_div:inst2|clock_1Khz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst2|clock_10Khz_int clk_div:inst2|clock_10Khz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst2|clock_100Khz_int clk_div:inst2|clock_100Khz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst2|clock_1Mhz_int clk_div:inst2|clock_1Mhz_int
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.719
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.719       -18.396 clock_50 
    Info (332119):    -1.973       -23.488 clk_div:inst2|clock_1Hz 
    Info (332119):    -0.209        -0.251 clk_div:inst2|clock_1Khz_int 
    Info (332119):    -0.199        -0.246 clk_div:inst2|clock_100hz_int 
    Info (332119):    -0.077        -0.161 clk_div:inst2|clock_10Hz_int 
    Info (332119):    -0.071        -0.148 clk_div:inst2|clock_100Khz_int 
    Info (332119):    -0.069        -0.137 clk_div:inst2|clock_1Mhz_int 
    Info (332119):    -0.063        -0.141 clk_div:inst2|clock_10Khz_int 
    Info (332119):     9.738         0.000 inst17|video_PLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -2.203
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.203        -2.203 clk_div:inst2|clock_100Khz_int 
    Info (332119):    -2.168        -2.168 clk_div:inst2|clock_10Khz_int 
    Info (332119):    -2.162        -2.162 clk_div:inst2|clock_100hz_int 
    Info (332119):    -2.151        -2.151 clk_div:inst2|clock_1Khz_int 
    Info (332119):    -2.034        -2.034 clk_div:inst2|clock_1Mhz_int 
    Info (332119):    -1.446        -4.632 clock_50 
    Info (332119):     0.391         0.000 clk_div:inst2|clock_10Hz_int 
    Info (332119):     0.391         0.000 clk_div:inst2|clock_1Hz 
    Info (332119):     0.391         0.000 inst17|video_PLL_inst|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -13.000 clk_div:inst2|clock_1Hz 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_100Khz_int 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_100hz_int 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_10Hz_int 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_10Khz_int 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_1Khz_int 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_1Mhz_int 
    Info (332119):     8.077         0.000 clock_50 
    Info (332119):    19.000         0.000 inst17|video_PLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.970
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.970        -4.719 clock_50 
    Info (332119):    -0.300        -3.300 clk_div:inst2|clock_1Hz 
    Info (332119):     0.439         0.000 clk_div:inst2|clock_1Khz_int 
    Info (332119):     0.444         0.000 clk_div:inst2|clock_100hz_int 
    Info (332119):     0.503         0.000 clk_div:inst2|clock_10Hz_int 
    Info (332119):     0.506         0.000 clk_div:inst2|clock_100Khz_int 
    Info (332119):     0.508         0.000 clk_div:inst2|clock_1Mhz_int 
    Info (332119):     0.509         0.000 clk_div:inst2|clock_10Khz_int 
    Info (332119):    14.181         0.000 inst17|video_PLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.359
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.359        -1.359 clk_div:inst2|clock_100Khz_int 
    Info (332119):    -1.333        -1.333 clk_div:inst2|clock_10Khz_int 
    Info (332119):    -1.326        -1.326 clk_div:inst2|clock_100hz_int 
    Info (332119):    -1.319        -1.319 clk_div:inst2|clock_1Khz_int 
    Info (332119):    -1.279        -1.279 clk_div:inst2|clock_1Mhz_int 
    Info (332119):    -1.192        -5.465 clock_50 
    Info (332119):     0.215         0.000 clk_div:inst2|clock_10Hz_int 
    Info (332119):     0.215         0.000 clk_div:inst2|clock_1Hz 
    Info (332119):     0.215         0.000 inst17|video_PLL_inst|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -13.000 clk_div:inst2|clock_1Hz 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_100Khz_int 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_100hz_int 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_10Hz_int 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_10Khz_int 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_1Khz_int 
    Info (332119):    -0.500        -4.000 clk_div:inst2|clock_1Mhz_int 
    Info (332119):     8.077         0.000 clock_50 
    Info (332119):    19.000         0.000 inst17|video_PLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4544 megabytes
    Info: Processing ended: Fri Feb 17 19:45:05 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


