# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:59 on Apr 28,2018
# vlog -reportprogress 300 ./counter16bit.sv 
# -- Compiling module counter16bit
# -- Compiling module counter16bit_testbench
# 
# Top level modules:
# 	counter16bit_testbench
# End time: 15:23:59 on Apr 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:59 on Apr 28,2018
# vlog -reportprogress 300 ./TFF1.sv 
# -- Compiling module TFF1
# -- Compiling module TFF1_testbench
# 
# Top level modules:
# 	TFF1_testbench
# End time: 15:23:59 on Apr 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work counter16bit_testbench 
# Start time: 15:23:59 on Apr 28,2018
# Loading sv_std.std
# Loading work.counter16bit_testbench
# Loading work.counter16bit
# Loading work.TFF1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:30 on Apr 28,2018
# vlog -reportprogress 300 ./counter16bit.sv 
# -- Compiling module counter16bit
# -- Compiling module counter16bit_testbench
# 
# Top level modules:
# 	counter16bit_testbench
# End time: 15:24:30 on Apr 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:24:30 on Apr 28,2018
# vlog -reportprogress 300 ./TFF1.sv 
# -- Compiling module TFF1
# -- Compiling module TFF1_testbench
# 
# Top level modules:
# 	TFF1_testbench
# End time: 15:24:30 on Apr 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:24:31 on Apr 28,2018, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work counter16bit_testbench 
# Start time: 15:24:31 on Apr 28,2018
# Loading sv_std.std
# Loading work.counter16bit_testbench
# Loading work.counter16bit
# Loading work.TFF1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:13 on Apr 28,2018
# vlog -reportprogress 300 ./counter16bit.sv 
# -- Compiling module counter16bit
# -- Compiling module counter16bit_testbench
# 
# Top level modules:
# 	counter16bit_testbench
# End time: 15:25:13 on Apr 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:13 on Apr 28,2018
# vlog -reportprogress 300 ./TFF1.sv 
# -- Compiling module TFF1
# -- Compiling module TFF1_testbench
# 
# Top level modules:
# 	TFF1_testbench
# End time: 15:25:13 on Apr 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:25:14 on Apr 28,2018, Elapsed time: 0:00:43
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work counter16bit_testbench 
# Start time: 15:25:14 on Apr 28,2018
# Loading sv_std.std
# Loading work.counter16bit_testbench
# Loading work.counter16bit
# Loading work.TFF1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 15:25:22 on Apr 28,2018, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
