### File Name: C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\fil_test_fil.log
### Created: 02-May-2025 08:55:47
### Generated by MATLAB 24.2 

### FPGA-in-the-Loop Summary
###    Board: Cmod S7
###    DUT frequency: 25MHz

### Generating Vivado project and running programming file generation ...
###    Project:
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\fpgaproj\fil_test_fil.xpr
###    Target Device:
###        xc7s25csga225-1
###    Property Settings:
###    User design files:
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\fil_test.vhd
###    Generating Xilinx DCM and FIFO IP
###    Generated files:
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\filsrc\jtag_mac.v
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\filsrc\jtag_mac_fifo_wrapper.vhd
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\filsrc\simcycle_fifo_wrapper.vhd
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\filsrc\mwfil_dpscram.vhd
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\filsrc\mwfil_udfifo.vhd
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\filsrc\mwfil_bus2dut.vhd
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\filsrc\mwfil_chifcore.vhd
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\filsrc\mwfil_controller.vhd
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\filsrc\mwfil_dut2bus.vhd
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\filsrc\fil_test_wrapper.vhd
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\filsrc\mwfil_chiftop.vhd
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\filsrc\fil_test_fil.vhd
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\filsrc\fil_test_fil.xdc
### Running BitGeneration
### Running Implementation

### Programming file generation completed.

