# Simulation Configuration
num_sim_cores 1
num_sim_small_cores 0
num_sim_medium_cores 0
num_sim_large_cores 1
large_core_type x86 
sim_cycle_count 0
max_insts 3000000
heartbeat_interval 1000000
forward_progress_limit 1000000
core_thread_sched balanced

# Clock
clock_cpu 1.15
clock_gpu 1.15
clock_noc 1.15
clock_mc  1.15

# Common Core Configuration
fetch_policy rr
mt_no_fetch_br 1
one_cycle_exec 0
uop_latency_map x86

# Large Core Configuration
large_width 2
large_core_fetch_latency 5
large_core_alloc_latency 10
isched_large_rate 4
msched_large_rate 2
fsched_large_rate 2
ssched_large_rate 1
isched_large_size 64
msched_large_size 32
fsched_large_size 96
ssched_large_size 128
bp_hist_length 16
rob_large_size 512
large_core_schedule ooo
max_threads_per_large_core 7

mem_mshr_size 9

# L3-I
icache_large_num_set 4096 # 768 KB
icache_large_assoc 3
icache_large_line_size 64
icache_large_cycles 14

# L3-D
l1_large_num_set 512 # 512 KB
l1_large_assoc 16
l1_large_line_size 64
l1_large_latency 100
l1_large_bypass 0

# Memory
memory_type igpu_network

# LLC
num_l3 1
l3_num_set 8192
l3_assoc 32
l3_line_size 64
l3_latency 100

# DRAM
dram_bus_width 4
dram_column 11
dram_activate 25
dram_precharge 10
dram_num_banks 16
dram_num_channel 8
dram_rowbuffer_size 2048
dram_scheduling_policy FRFCFS
dram_additional_latency 95

# ETC
bug_detector_enable 1

perfect_icache 1
ideal_noc 1

# DEBUG
debug_core_id 0
debug_cycle_start 1
debug_cycle_stop 0
debug_front_stage 0
debug_alloc_stage 0
debug_schedule_stage 0
debug_exec_stage 0
debug_dcu_stage 0
debug_retire_stage 0
debug_map_stage 0
debug_mem  0
debug_trace_read 0
debug_sim_thread_schedule 0
debug_cache_lib 0
debug_bp_dir 0
debug_print_trace 0 
debug_noc 0 
