Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TopModuleTB_behav xil_defaultlib.TopModuleTB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'BRAM_PORTA_0_din' [/home/eelfire/iitgn/2_i/ES203/project/id-8/Cache-Controller-FPGA/Cache-Controller-FPGA.srcs/sources_1/new/TopModule.v:18]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.bram_blk_mem_gen_0_0
Compiling module xil_defaultlib.bram
Compiling module xil_defaultlib.bram_wrapper
Compiling module xil_defaultlib.CacheController_default
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Shift_Add3_ALG
Compiling module xil_defaultlib.BinBcdConverter
Compiling module xil_defaultlib.Mux_4to1
Compiling module xil_defaultlib.Bin_7Segment_Display
Compiling module xil_defaultlib.BcdDisplay
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.TopModuleTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopModuleTB_behav
