Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Sep 17 10:00:31 2021
| Host         : DESKTOP-0BA32RO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file joyToSerial_control_sets_placed.rpt
| Design       : joyToSerial
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    55 |
|    Minimum number of control sets                        |    55 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   118 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    55 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    19 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     3 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             316 |           68 |
| No           | No                    | Yes                    |               6 |            4 |
| No           | Yes                   | No                     |             202 |           63 |
| Yes          | No                    | No                     |             100 |           22 |
| Yes          | No                    | Yes                    |              48 |           12 |
| Yes          | Yes                   | No                     |             338 |           86 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                 |                                                                                      Enable Signal                                                                                      |                                                                                                          Set/Reset Signal                                                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                               |                                                                                                                                                                                         | AXI4Stream_RS232_0_inst/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                         | AXI4Stream_RS232_0_inst/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                    |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                               | AXI4Stream_RS232_0_inst/U0/RS232_Manager_inst/Inst_uart/rx_baud_tick_reg_n_0                                                                                                            |                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                         | PmodJSTK2_0_inst/U0/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                            |                1 |              4 |         4.00 |
|  PmodJSTK2_0_inst/U0/clk_wiz_0/inst/clk_out1 | PmodJSTK2_0_inst/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0      | PmodJSTK2_0_inst/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                               | PmodJSTK2_0_inst/U0/pmod_jstk2_axi_qspi_0/state__0                                                                                                                                      | PmodJSTK2_0_inst/U0/pmod_jstk2_axi_qspi_0/jstk_btn_i_1_n_0                                                                                                                                                                         |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                         | PmodJSTK2_0_inst/U0/pmod_jstk2_axi_qspi_0/jstk_btn_i_1_n_0                                                                                                                                                                         |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG                               | PmodJSTK2_0_inst/U0/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                  | PmodJSTK2_0_inst/U0/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                      |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG                               | PmodJSTK2_0_inst/U0/pmod_jstk2_axi_qspi_0/spi_data[0][6]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG                               | PmodJSTK2_0_inst/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                      | PmodJSTK2_0_inst/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                         | PmodJSTK2_0_inst/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                    |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                               | PmodJSTK2_0_inst/U0/pmod_jstk2_axi_qspi_0/m_axi_awaddr[5]_i_1_n_0                                                                                                                       | PmodJSTK2_0_inst/U0/pmod_jstk2_axi_qspi_0/m_axi_wdata[31]_i_1_n_0                                                                                                                                                                  |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                               | PmodJSTK2_0_inst/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[1]                                  | PmodJSTK2_0_inst/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                               | PmodJSTK2_0_inst/U0/pmod_jstk2_axi_qspi_0/spi_data[4]_4                                                                                                                                 |                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                               | PmodJSTK2_0_inst/U0/pmod_jstk2_axi_qspi_0/spi_data[3]_3                                                                                                                                 |                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                               | PmodJSTK2_0_inst/U0/pmod_jstk2_axi_qspi_0/spi_data[5]_5                                                                                                                                 |                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                               | PmodJSTK2_0_inst/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                 | PmodJSTK2_0_inst/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                               | packet_decoder_inst/red_int[7]_i_2_n_0                                                                                                                                                  | packet_decoder_inst/red_int[7]_i_1_n_0                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                               | PmodJSTK2_0_inst/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/TRANSMIT_REG_GENERATE[0].Transmit_Reg_Data_Out_reg0 | PmodJSTK2_0_inst/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_SYNC_SPI_2_AXI_1_CDC/tx_Reg_Soft_Reset_op |                1 |              8 |         8.00 |
|  PmodJSTK2_0_inst/U0/clk_wiz_0/inst/clk_out1 | PmodJSTK2_0_inst/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0  | PmodJSTK2_0_inst/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                |                2 |              8 |         4.00 |
|  PmodJSTK2_0_inst/U0/clk_wiz_0/inst/clk_out1 | PmodJSTK2_0_inst/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                     | PmodJSTK2_0_inst/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                |                2 |              8 |         4.00 |
|  PmodJSTK2_0_inst/U0/clk_wiz_0/inst/clk_out1 | PmodJSTK2_0_inst/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                  | PmodJSTK2_0_inst/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[0]_i_1_n_0                              |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                               | PmodJSTK2_0_inst/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.QSPI_RX_TX_REG/SPIXfer_done_delay                           | PmodJSTK2_0_inst/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                               | AXI4Stream_RS232_0_inst/U0/RS232_Manager_inst/Inst_uart/E[0]                                                                                                                            | reset_IBUF                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                               | AXI4Stream_RS232_0_inst/U0/RS232_Manager_inst/data_stream_in[7]_i_1_n_0                                                                                                                 | reset_IBUF                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                               | packet_decoder_inst/blue_int[7]_i_2_n_0                                                                                                                                                 | packet_decoder_inst/blue_int[7]_i_1_n_0                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                               | packet_decoder_inst/green_int[7]_i_2_n_0                                                                                                                                                | packet_decoder_inst/green_int[7]_i_1_n_0                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  PmodJSTK2_0_inst/U0/clk_wiz_0/inst/clk_out1 | PmodJSTK2_0_inst/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                     | PmodJSTK2_0_inst/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                               | PmodJSTK2_0_inst/U0/pmod_jstk2_axi_qspi_0/spi_data[1]_1                                                                                                                                 |                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                               | PmodJSTK2_0_inst/U0/pmod_jstk2_axi_qspi_0/spi_data[2]_2                                                                                                                                 |                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                               | packet_decoder_inst/FSM_onehot_state[8]_i_1_n_0                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG                               | PmodJSTK2_0_inst/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                 | PmodJSTK2_0_inst/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                               | AXI4Stream_RS232_0_inst/U0/RS232_Manager_inst/Inst_uart/uart_tx_count[2]_i_1_n_0                                                                                                        | reset_IBUF                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                               | AXI4Stream_RS232_0_inst/U0/RS232_Manager_inst/Inst_uart/uart_rx_data_vec                                                                                                                | reset_IBUF                                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                         | AXI4Stream_RS232_0_inst/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                           |                6 |             12 |         2.00 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                         | AXI4Stream_RS232_0_inst/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                           |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG                               | PmodJSTK2_0_inst/U0/pmod_jstk2_axi_qspi_0/delay_value_0                                                                                                                                 |                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  PmodJSTK2_0_inst/U0/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                         | PmodJSTK2_0_inst/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG                               | PmodJSTK2_0_inst/U0/pmod_jstk2_axi_qspi_0/m_axi_awaddr[5]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                    |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                         | AXI4Stream_RS232_0_inst/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                     |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                         | AXI4Stream_RS232_0_inst/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                     |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG                               | PmodJSTK2_0_inst/U0/pmod_jstk2_axi_qspi_0/jstk_btn_i_2_n_0                                                                                                                              | PmodJSTK2_0_inst/U0/pmod_jstk2_axi_qspi_0/jstk_btn_i_1_n_0                                                                                                                                                                         |                7 |             17 |         2.43 |
|  clk_IBUF_BUFG                               | PmodJSTK2_0_inst/U0/pmod_jstk2_axi_qspi_0/delay_counter[0]_i_1_n_0                                                                                                                      | PmodJSTK2_0_inst/U0/pmod_jstk2_axi_qspi_0/jstk_btn_i_1_n_0                                                                                                                                                                         |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG                               | AXI4Stream_RS232_0_inst/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                              | AXI4Stream_RS232_0_inst/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                     |                6 |             23 |         3.83 |
|  clk_IBUF_BUFG                               | packet_builder_inst/counter_0                                                                                                                                                           | reset_IBUF                                                                                                                                                                                                                         |                6 |             23 |         3.83 |
|  clk_IBUF_BUFG                               | AXI4Stream_RS232_0_inst/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                              | AXI4Stream_RS232_0_inst/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                     |                6 |             23 |         3.83 |
|  clk_IBUF_BUFG                               | packet_decoder_inst/red0                                                                                                                                                                |                                                                                                                                                                                                                                    |                3 |             24 |         8.00 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                         | PmodJSTK2_0_inst/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                               | PmodJSTK2_0_inst/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                        | PmodJSTK2_0_inst/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                      |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                               | AXI4Stream_RS232_0_inst/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                     | AXI4Stream_RS232_0_inst/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                           |                9 |             34 |         3.78 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                         |               15 |             41 |         2.73 |
|  clk_IBUF_BUFG                               | AXI4Stream_RS232_0_inst/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                     | AXI4Stream_RS232_0_inst/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                           |               12 |             45 |         3.75 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                         | PmodJSTK2_0_inst/U0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |               11 |             46 |         4.18 |
|  PmodJSTK2_0_inst/U0/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                         |                                                                                                                                                                                                                                    |               14 |             71 |         5.07 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                         |                                                                                                                                                                                                                                    |               55 |            246 |         4.47 |
+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


