
*** Running vivado
    with args -log top_level_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_level_wrapper.tcl -notrace



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_level_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/intellight/database/database_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/intellight/accelerator/Intellight_Accelerator_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Vivado/2022.1/data/ip'.
<<<<<<< HEAD
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1331.062 ; gain = 0.000
=======
WARNING: [Vivado 12-8448] Reference module source file d:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/Q_Matrix/Q_Matrix.bd referred in sub-design top_level is not added in project.
>>>>>>> parent of ae750207 (shfcuidtf7)
Command: link_design -top top_level_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_Intellight_Accelerat_0_0/top_level_Intellight_Accelerat_0_0.dcp' for cell 'top_level_i/Intellight_Accelerat_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_axi_intc_0_0/top_level_axi_intc_0_0.dcp' for cell 'top_level_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_processing_system7_0_0/top_level_processing_system7_0_0.dcp' for cell 'top_level_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_rst_ps7_0_100M_0/top_level_rst_ps7_0_100M_0.dcp' for cell 'top_level_i/rst_ps7_0_100M'
<<<<<<< HEAD
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_action_ram_0_1/top_level_action_ram_0_1.dcp' for cell 'top_level_i/Q_Matrix_0/action_ram_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_action_ram_1_1/top_level_action_ram_1_1.dcp' for cell 'top_level_i/Q_Matrix_0/action_ram_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_action_ram_2_1/top_level_action_ram_2_1.dcp' for cell 'top_level_i/Q_Matrix_0/action_ram_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_action_ram_3_1/top_level_action_ram_3_1.dcp' for cell 'top_level_i/Q_Matrix_0/action_ram_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_xbar_0/top_level_xbar_0.dcp' for cell 'top_level_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_pc_0/top_level_auto_pc_0.dcp' for cell 'top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.217 . Memory (MB): peak = 1331.062 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 312 Unisim elements for replacement
=======
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_inst_0/ip/Q_Matrix_inst_0_action_ram_0_0/Q_Matrix_inst_0_action_ram_0_0.dcp' for cell 'top_level_i/Q_Matrix_0/action_ram_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_inst_0/ip/Q_Matrix_inst_0_action_ram_1_0/Q_Matrix_inst_0_action_ram_1_0.dcp' for cell 'top_level_i/Q_Matrix_0/action_ram_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_inst_0/ip/Q_Matrix_inst_0_action_ram_2_0/Q_Matrix_inst_0_action_ram_2_0.dcp' for cell 'top_level_i/Q_Matrix_0/action_ram_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_inst_0/ip/Q_Matrix_inst_0_action_ram_3_0/Q_Matrix_inst_0_action_ram_3_0.dcp' for cell 'top_level_i/Q_Matrix_0/action_ram_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_xbar_0/top_level_xbar_0.dcp' for cell 'top_level_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_pc_0/top_level_auto_pc_0.dcp' for cell 'top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_pc_1/top_level_auto_pc_1.dcp' for cell 'top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_pc_2/top_level_auto_pc_2.dcp' for cell 'top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.356 . Memory (MB): peak = 1295.418 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 414 Unisim elements for replacement
>>>>>>> parent of ae750207 (shfcuidtf7)
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_axi_intc_0_0/top_level_axi_intc_0_0.xdc] for cell 'top_level_i/axi_intc_0/U0'
Finished Parsing XDC File [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_axi_intc_0_0/top_level_axi_intc_0_0.xdc] for cell 'top_level_i/axi_intc_0/U0'
Parsing XDC File [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_processing_system7_0_0/top_level_processing_system7_0_0.xdc] for cell 'top_level_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_processing_system7_0_0/top_level_processing_system7_0_0.xdc] for cell 'top_level_i/processing_system7_0/inst'
Parsing XDC File [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_rst_ps7_0_100M_0/top_level_rst_ps7_0_100M_0_board.xdc] for cell 'top_level_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_rst_ps7_0_100M_0/top_level_rst_ps7_0_100M_0_board.xdc] for cell 'top_level_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_rst_ps7_0_100M_0/top_level_rst_ps7_0_100M_0.xdc] for cell 'top_level_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_rst_ps7_0_100M_0/top_level_rst_ps7_0_100M_0.xdc] for cell 'top_level_i/rst_ps7_0_100M/U0'
Parsing XDC File [D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/constrs_1/imports/top_level/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/constrs_1/imports/top_level/PYNQ-Z1_C.xdc]
Parsing XDC File [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_axi_intc_0_0/top_level_axi_intc_0_0_clocks.xdc] for cell 'top_level_i/axi_intc_0/U0'
Finished Parsing XDC File [d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_axi_intc_0_0/top_level_axi_intc_0_0_clocks.xdc] for cell 'top_level_i/axi_intc_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
<<<<<<< HEAD
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1331.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1331.062 ; gain = 0.000
=======
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1295.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

22 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1295.418 ; gain = 0.000
>>>>>>> parent of ae750207 (shfcuidtf7)
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

<<<<<<< HEAD
Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1331.062 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1dca73efd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1569.273 ; gain = 238.211
=======
Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1295.418 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c505327b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1587.816 ; gain = 292.398
>>>>>>> parent of ae750207 (shfcuidtf7)

Starting Logic Optimization Task

Phase 1 Retarget
<<<<<<< HEAD
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b18beacb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.417 . Memory (MB): peak = 1881.957 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 38 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12ae8115e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.447 . Memory (MB): peak = 1881.957 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13a4484ad

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.702 . Memory (MB): peak = 1881.957 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 118 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13a4484ad

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.801 . Memory (MB): peak = 1881.957 ; gain = 0.000
=======
INFO: [Opt 31-1287] Pulled Inverter top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[58]_i_2 into driver instance top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.active_target[58]_i_7, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_2__0 into driver instance top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[58]_i_7__0, which resulted in an inversion of 13 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 118bc10a0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.494 . Memory (MB): peak = 1910.367 ; gain = 0.047
INFO: [Opt 31-389] Phase Retarget created 166 cells and removed 196 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 10a637562

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.675 . Memory (MB): peak = 1910.367 ; gain = 0.047
INFO: [Opt 31-389] Phase Constant propagation created 160 cells and removed 758 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c3ed72c0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1910.367 ; gain = 0.047
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 476 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1c3ed72c0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1910.367 ; gain = 0.047
>>>>>>> parent of ae750207 (shfcuidtf7)
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
<<<<<<< HEAD
Phase 5 Shift Register Optimization | Checksum: 13a4484ad

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.814 . Memory (MB): peak = 1881.957 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 13a4484ad

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.835 . Memory (MB): peak = 1881.957 ; gain = 0.000
=======
Phase 5 Shift Register Optimization | Checksum: 1c3ed72c0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1910.367 ; gain = 0.047
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c3ed72c0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1910.367 ; gain = 0.047
>>>>>>> parent of ae750207 (shfcuidtf7)
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
<<<<<<< HEAD
|  Retarget                     |               6  |              38  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             118  |                                              0  |
=======
|  Retarget                     |             166  |             196  |                                              0  |
|  Constant propagation         |             160  |             758  |                                              0  |
|  Sweep                        |               0  |             476  |                                              0  |
>>>>>>> parent of ae750207 (shfcuidtf7)
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

<<<<<<< HEAD
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1881.957 ; gain = 0.000
Ending Logic Optimization Task | Checksum: a016edab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.999 . Memory (MB): peak = 1881.957 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
=======
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1910.367 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 113706b8d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1910.367 ; gain = 0.047

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
>>>>>>> parent of ae750207 (shfcuidtf7)
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
<<<<<<< HEAD
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 16 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 16 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 1a9bcf1ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1970.836 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1a9bcf1ad

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1970.836 ; gain = 88.879

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a9bcf1ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1970.836 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1970.836 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 148209e16

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1970.836 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1970.836 ; gain = 639.773
=======
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 17366c982

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 2015.305 ; gain = 0.000
Ending Power Optimization Task | Checksum: 17366c982

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2015.305 ; gain = 104.938

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17366c982

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2015.305 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2015.305 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 17583d0b3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2015.305 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2015.305 ; gain = 719.887
>>>>>>> parent of ae750207 (shfcuidtf7)
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< HEAD
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1970.836 ; gain = 0.000
=======
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2015.305 ; gain = 0.000
>>>>>>> parent of ae750207 (shfcuidtf7)
INFO: [Common 17-1381] The checkpoint 'D:/intelligent_traffic_light/intellight/top_level/top_level.runs/impl_1/top_level_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_level_wrapper_drc_opted.rpt -pb top_level_wrapper_drc_opted.pb -rpx top_level_wrapper_drc_opted.rpx
Command: report_drc -file top_level_wrapper_drc_opted.rpt -pb top_level_wrapper_drc_opted.pb -rpx top_level_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/intelligent_traffic_light/intellight/top_level/top_level.runs/impl_1/top_level_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
<<<<<<< HEAD
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1970.836 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12f6a9fbb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1970.836 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1970.836 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 53afdec7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.813 . Memory (MB): peak = 1970.836 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: efeb0623

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1970.836 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: efeb0623

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1970.836 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: efeb0623

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1970.836 ; gain = 0.000
=======
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2015.305 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: eb399c50

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 2015.305 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2015.305 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2ef9f096

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.801 . Memory (MB): peak = 2015.305 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 151b3b0cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2015.305 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 151b3b0cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2015.305 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 151b3b0cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2015.305 ; gain = 0.000
>>>>>>> parent of ae750207 (shfcuidtf7)

Phase 2 Global Placement

Phase 2.1 Floorplanning
<<<<<<< HEAD
Phase 2.1 Floorplanning | Checksum: 171fa3c3b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1970.836 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: edc37364

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1970.836 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: edc37364

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1970.836 ; gain = 0.000
=======
Phase 2.1 Floorplanning | Checksum: 140e251d7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2015.305 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 138d7feec

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2015.305 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 138d7feec

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2015.305 ; gain = 0.000
>>>>>>> parent of ae750207 (shfcuidtf7)

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
<<<<<<< HEAD
INFO: [Physopt 32-1035] Found 11 LUTNM shape to break, 47 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 5, two critical 6, total 11, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 29 nets or LUTs. Breaked 11 LUTs, combined 18 existing LUTs and moved 0 existing LUT
=======
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 97 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 1, total 1, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 45 nets or LUTs. Breaked 1 LUT, combined 44 existing LUTs and moved 0 existing LUT
>>>>>>> parent of ae750207 (shfcuidtf7)
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
<<<<<<< HEAD
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1970.836 ; gain = 0.000
=======
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2015.305 ; gain = 0.000
>>>>>>> parent of ae750207 (shfcuidtf7)

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
<<<<<<< HEAD
|  LUT Combining                                    |           11  |             18  |                    29  |           0  |           1  |  00:00:00  |
=======
|  LUT Combining                                    |            1  |             44  |                    45  |           0  |           1  |  00:00:00  |
>>>>>>> parent of ae750207 (shfcuidtf7)
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
<<<<<<< HEAD
|  Total                                            |           11  |             18  |                    29  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1154d6096

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1970.836 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 15676e4ea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1970.836 ; gain = 0.000
Phase 2 Global Placement | Checksum: 15676e4ea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1970.836 ; gain = 0.000
=======
|  Total                                            |            1  |             44  |                    45  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1e993fe31

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2015.305 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1c6bc4b68

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2015.305 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1c6bc4b68

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2015.305 ; gain = 0.000
>>>>>>> parent of ae750207 (shfcuidtf7)

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
<<<<<<< HEAD
Phase 3.1 Commit Multi Column Macros | Checksum: 10ef4b327

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1970.836 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e9b9bd0b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1970.836 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10ccd4cb0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1970.836 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: bd3532f3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1970.836 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: a5df145f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1970.836 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1c2783a18

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1970.836 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 19d943cf3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1970.836 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: d16420d5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1970.836 ; gain = 0.000
Phase 3 Detail Placement | Checksum: d16420d5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1970.836 ; gain = 0.000
=======
Phase 3.1 Commit Multi Column Macros | Checksum: 23e5362a6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2015.305 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21ad4f958

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2015.305 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20d792499

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2015.305 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b5f51320

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2015.305 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 17b43b227

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2015.305 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1bb63cc20

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2015.305 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1bdf5f30d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2015.305 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1a5ebbd5d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2015.305 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1a5ebbd5d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2015.305 ; gain = 0.000
>>>>>>> parent of ae750207 (shfcuidtf7)

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
<<<<<<< HEAD
Post Placement Optimization Initialization | Checksum: 1de854159
=======
Post Placement Optimization Initialization | Checksum: 10c0c8df7
>>>>>>> parent of ae750207 (shfcuidtf7)

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
<<<<<<< HEAD
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.138 | TNS=-0.726 |
Phase 1 Physical Synthesis Initialization | Checksum: 1896a658c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.230 . Memory (MB): peak = 1970.836 ; gain = 0.000
INFO: [Place 46-33] Processed net top_level_i/Intellight_Accelerat_0/inst/p_0_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 16a70cfa2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.367 . Memory (MB): peak = 1970.836 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1de854159

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1970.836 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.510. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 198fd5a21

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1970.836 ; gain = 0.000

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1970.836 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 198fd5a21

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1970.836 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 198fd5a21

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1970.836 ; gain = 0.000
=======
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.422 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 111709a5f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.228 . Memory (MB): peak = 2015.305 ; gain = 0.000
INFO: [Place 46-33] Processed net top_level_i/Intellight_Accelerat_0/inst/p_0_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1443b8da9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.345 . Memory (MB): peak = 2015.305 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 10c0c8df7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2015.305 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.508. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 12e0e9d69

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2015.305 ; gain = 0.000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2015.305 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 12e0e9d69

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2015.305 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12e0e9d69

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2015.305 ; gain = 0.000
>>>>>>> parent of ae750207 (shfcuidtf7)

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

<<<<<<< HEAD
Phase 4.3.1 Print Estimated Congestion | Checksum: 198fd5a21

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1970.836 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 198fd5a21

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1970.836 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1970.836 ; gain = 0.000

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1970.836 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: cf8e70d6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1970.836 ; gain = 0.000
Ending Placer Task | Checksum: 506e800d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1970.836 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1970.836 ; gain = 0.000
=======
Phase 4.3.1 Print Estimated Congestion | Checksum: 12e0e9d69

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2015.305 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 12e0e9d69

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2015.305 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2015.305 ; gain = 0.000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2015.305 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18f22ecbc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2015.305 ; gain = 0.000
Ending Placer Task | Checksum: 12660fe3c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2015.305 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2015.305 ; gain = 0.000
>>>>>>> parent of ae750207 (shfcuidtf7)
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< HEAD
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.406 . Memory (MB): peak = 1970.836 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/intelligent_traffic_light/intellight/top_level/top_level.runs/impl_1/top_level_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_level_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1970.836 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_level_wrapper_utilization_placed.rpt -pb top_level_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_level_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1970.836 ; gain = 0.000
=======
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.527 . Memory (MB): peak = 2015.305 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/intelligent_traffic_light/intellight/top_level/top_level.runs/impl_1/top_level_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_level_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2015.305 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_level_wrapper_utilization_placed.rpt -pb top_level_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_level_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2015.305 ; gain = 0.000
>>>>>>> parent of ae750207 (shfcuidtf7)
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
<<<<<<< HEAD
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
=======
96 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
>>>>>>> parent of ae750207 (shfcuidtf7)
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< HEAD
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.408 . Memory (MB): peak = 1970.836 ; gain = 0.000
=======
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.526 . Memory (MB): peak = 2015.305 ; gain = 0.000
>>>>>>> parent of ae750207 (shfcuidtf7)
INFO: [Common 17-1381] The checkpoint 'D:/intelligent_traffic_light/intellight/top_level/top_level.runs/impl_1/top_level_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
<<<<<<< HEAD
Checksum: PlaceDB: 35f37239 ConstDB: 0 ShapeSum: 1a7b0dd4 RouteDB: 0
Post Restoration Checksum: NetGraph: 4da85b61 NumContArr: 9767584b Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: e50fb3ac

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 2025.305 ; gain = 54.469
=======
Checksum: PlaceDB: 90417d9e ConstDB: 0 ShapeSum: 961f809e RouteDB: 0
Post Restoration Checksum: NetGraph: 51b37d3c NumContArr: ec6caa48 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 13e202784

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2047.445 ; gain = 32.141
>>>>>>> parent of ae750207 (shfcuidtf7)

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
<<<<<<< HEAD
Phase 2.1 Fix Topology Constraints | Checksum: e50fb3ac

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 2033.379 ; gain = 62.543

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e50fb3ac

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 2033.379 ; gain = 62.543
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1b54992b8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2060.102 ; gain = 89.266
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.633  | TNS=0.000  | WHS=-0.142 | THS=-25.177|
=======
Phase 2.1 Fix Topology Constraints | Checksum: 13e202784

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2054.613 ; gain = 39.309

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 13e202784

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2054.613 ; gain = 39.309
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d174d5f9

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2083.172 ; gain = 67.867
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.589  | TNS=0.000  | WHS=-0.286 | THS=-51.272|
>>>>>>> parent of ae750207 (shfcuidtf7)


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
<<<<<<< HEAD
  Number of Failed Nets               = 4162
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4162
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1e147cb5d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2060.102 ; gain = 89.266
=======
  Number of Failed Nets               = 5794
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5794
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: ee3cab85

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2083.172 ; gain = 67.867
>>>>>>> parent of ae750207 (shfcuidtf7)

Phase 3 Initial Routing

Phase 3.1 Global Routing
<<<<<<< HEAD
Phase 3.1 Global Routing | Checksum: 1e147cb5d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2060.102 ; gain = 89.266
Phase 3 Initial Routing | Checksum: 266903c52

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 2090.285 ; gain = 119.449
=======
Phase 3.1 Global Routing | Checksum: ee3cab85

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2083.172 ; gain = 67.867
Phase 3 Initial Routing | Checksum: 1c6410596

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2087.371 ; gain = 72.066
>>>>>>> parent of ae750207 (shfcuidtf7)

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
<<<<<<< HEAD
 Number of Nodes with overlaps = 684
 Number of Nodes with overlaps = 234
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.028 | TNS=-0.028 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15573fb61

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 2090.285 ; gain = 119.449

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 201
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.015 | TNS=-0.015 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e30f2465

Time (s): cpu = 00:00:58 ; elapsed = 00:00:49 . Memory (MB): peak = 2090.285 ; gain = 119.449
Phase 4 Rip-up And Reroute | Checksum: 1e30f2465

Time (s): cpu = 00:00:58 ; elapsed = 00:00:49 . Memory (MB): peak = 2090.285 ; gain = 119.449
=======
 Number of Nodes with overlaps = 960
 Number of Nodes with overlaps = 263
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.063  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1557e7702

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2087.371 ; gain = 72.066

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.063  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b101a9d5

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2087.371 ; gain = 72.066
Phase 4 Rip-up And Reroute | Checksum: 1b101a9d5

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2087.371 ; gain = 72.066
>>>>>>> parent of ae750207 (shfcuidtf7)

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
<<<<<<< HEAD

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 12bb1902b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:49 . Memory (MB): peak = 2090.285 ; gain = 119.449
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.002 | TNS=-0.002 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1823efd48

Time (s): cpu = 00:00:59 ; elapsed = 00:00:50 . Memory (MB): peak = 2090.285 ; gain = 119.449

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1823efd48

Time (s): cpu = 00:00:59 ; elapsed = 00:00:50 . Memory (MB): peak = 2090.285 ; gain = 119.449
Phase 5 Delay and Skew Optimization | Checksum: 1823efd48

Time (s): cpu = 00:00:59 ; elapsed = 00:00:50 . Memory (MB): peak = 2090.285 ; gain = 119.449
=======
Phase 5.1 Delay CleanUp | Checksum: 1b101a9d5

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2087.371 ; gain = 72.066

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b101a9d5

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2087.371 ; gain = 72.066
Phase 5 Delay and Skew Optimization | Checksum: 1b101a9d5

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2087.371 ; gain = 72.066
>>>>>>> parent of ae750207 (shfcuidtf7)

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
<<<<<<< HEAD
Phase 6.1.1 Update Timing | Checksum: 1fb4b6322

Time (s): cpu = 00:01:00 ; elapsed = 00:00:50 . Memory (MB): peak = 2090.285 ; gain = 119.449
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=0.040  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 176c994dd

Time (s): cpu = 00:01:00 ; elapsed = 00:00:50 . Memory (MB): peak = 2090.285 ; gain = 119.449
Phase 6 Post Hold Fix | Checksum: 176c994dd

Time (s): cpu = 00:01:00 ; elapsed = 00:00:50 . Memory (MB): peak = 2090.285 ; gain = 119.449
=======
Phase 6.1.1 Update Timing | Checksum: 1edf6d63a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2087.371 ; gain = 72.066
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.178  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e7320e88

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2087.371 ; gain = 72.066
Phase 6 Post Hold Fix | Checksum: 1e7320e88

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2087.371 ; gain = 72.066
>>>>>>> parent of ae750207 (shfcuidtf7)

Phase 7 Route finalize

Router Utilization Summary
<<<<<<< HEAD
  Global Vertical Routing Utilization    = 1.24904 %
  Global Horizontal Routing Utilization  = 1.33105 %
=======
  Global Vertical Routing Utilization    = 1.34752 %
  Global Horizontal Routing Utilization  = 1.50321 %
>>>>>>> parent of ae750207 (shfcuidtf7)
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

<<<<<<< HEAD
Phase 7 Route finalize | Checksum: 20d93e771

Time (s): cpu = 00:01:00 ; elapsed = 00:00:50 . Memory (MB): peak = 2090.285 ; gain = 119.449
=======
Phase 7 Route finalize | Checksum: 1a40eee72

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 2087.371 ; gain = 72.066
>>>>>>> parent of ae750207 (shfcuidtf7)

Phase 8 Verifying routed nets

 Verification completed successfully
<<<<<<< HEAD
Phase 8 Verifying routed nets | Checksum: 20d93e771

Time (s): cpu = 00:01:00 ; elapsed = 00:00:50 . Memory (MB): peak = 2090.285 ; gain = 119.449

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a4153bac

Time (s): cpu = 00:01:00 ; elapsed = 00:00:50 . Memory (MB): peak = 2090.285 ; gain = 119.449

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.000  | TNS=0.000  | WHS=0.040  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a4153bac

Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 2090.285 ; gain = 119.449
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 2090.285 ; gain = 119.449

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:53 . Memory (MB): peak = 2090.285 ; gain = 119.449
=======
Phase 8 Verifying routed nets | Checksum: 1a40eee72

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 2087.371 ; gain = 72.066

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20e6adea3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 2087.371 ; gain = 72.066

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.178  | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 20e6adea3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 2087.371 ; gain = 72.066
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 2087.371 ; gain = 72.066

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 2087.371 ; gain = 72.066
>>>>>>> parent of ae750207 (shfcuidtf7)
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< HEAD
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.474 . Memory (MB): peak = 2090.285 ; gain = 0.000
=======
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.600 . Memory (MB): peak = 2098.953 ; gain = 11.582
>>>>>>> parent of ae750207 (shfcuidtf7)
INFO: [Common 17-1381] The checkpoint 'D:/intelligent_traffic_light/intellight/top_level/top_level.runs/impl_1/top_level_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_level_wrapper_drc_routed.rpt -pb top_level_wrapper_drc_routed.pb -rpx top_level_wrapper_drc_routed.rpx
Command: report_drc -file top_level_wrapper_drc_routed.rpt -pb top_level_wrapper_drc_routed.pb -rpx top_level_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/intelligent_traffic_light/intellight/top_level/top_level.runs/impl_1/top_level_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_level_wrapper_methodology_drc_routed.rpt -pb top_level_wrapper_methodology_drc_routed.pb -rpx top_level_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_level_wrapper_methodology_drc_routed.rpt -pb top_level_wrapper_methodology_drc_routed.pb -rpx top_level_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/intelligent_traffic_light/intellight/top_level/top_level.runs/impl_1/top_level_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_level_wrapper_power_routed.rpt -pb top_level_wrapper_power_summary_routed.pb -rpx top_level_wrapper_power_routed.rpx
Command: report_power -file top_level_wrapper_power_routed.rpt -pb top_level_wrapper_power_summary_routed.pb -rpx top_level_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
<<<<<<< HEAD
121 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
=======
123 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
>>>>>>> parent of ae750207 (shfcuidtf7)
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_level_wrapper_route_status.rpt -pb top_level_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_wrapper_timing_summary_routed.rpt -pb top_level_wrapper_timing_summary_routed.pb -rpx top_level_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_level_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_level_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_level_wrapper_bus_skew_routed.rpt -pb top_level_wrapper_bus_skew_routed.pb -rpx top_level_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force top_level_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_level_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
<<<<<<< HEAD
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2558.418 ; gain = 468.133
INFO: [Common 17-206] Exiting Vivado at Thu Nov 24 16:10:39 2022...
=======
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2567.930 ; gain = 459.902
INFO: [Common 17-206] Exiting Vivado at Mon Nov 21 18:01:34 2022...
>>>>>>> parent of ae750207 (shfcuidtf7)
