--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml SuperiorContadorControl.twx SuperiorContadorControl.ncd -o
SuperiorContadorControl.twr SuperiorContadorControl.pcf -ucf pines.ucf

Design file:              SuperiorContadorControl.ncd
Physical constraint file: SuperiorContadorControl.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1055 paths analyzed, 60 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.324ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_3/cuenta_22 (SLICE_X19Y18.C4), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/cuenta_0 (FF)
  Destination:          XLXI_3/cuenta_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.263ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.333 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/cuenta_0 to XLXI_3/cuenta_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y15.BQ      Tcko                  0.408   XLXI_3/cuenta<0>
                                                       XLXI_3/cuenta_0
    SLICE_X18Y13.A4      net (fanout=2)        0.651   XLXI_3/cuenta<0>
    SLICE_X18Y13.COUT    Topcya                0.379   XLXI_3/Mcount_cuenta_cy<3>
                                                       XLXI_3/Mcount_cuenta_lut<0>_INV_0
                                                       XLXI_3/Mcount_cuenta_cy<3>
    SLICE_X18Y14.CIN     net (fanout=1)        0.003   XLXI_3/Mcount_cuenta_cy<3>
    SLICE_X18Y14.COUT    Tbyp                  0.076   XLXI_3/Mcount_cuenta_cy<7>
                                                       XLXI_3/Mcount_cuenta_cy<7>
    SLICE_X18Y15.CIN     net (fanout=1)        0.003   XLXI_3/Mcount_cuenta_cy<7>
    SLICE_X18Y15.COUT    Tbyp                  0.076   XLXI_3/Mcount_cuenta_cy<11>
                                                       XLXI_3/Mcount_cuenta_cy<11>
    SLICE_X18Y16.CIN     net (fanout=1)        0.003   XLXI_3/Mcount_cuenta_cy<11>
    SLICE_X18Y16.COUT    Tbyp                  0.076   XLXI_3/Mcount_cuenta_cy<15>
                                                       XLXI_3/Mcount_cuenta_cy<15>
    SLICE_X18Y17.CIN     net (fanout=1)        0.003   XLXI_3/Mcount_cuenta_cy<15>
    SLICE_X18Y17.COUT    Tbyp                  0.076   XLXI_3/Mcount_cuenta_cy<19>
                                                       XLXI_3/Mcount_cuenta_cy<19>
    SLICE_X18Y18.CIN     net (fanout=1)        0.003   XLXI_3/Mcount_cuenta_cy<19>
    SLICE_X18Y18.CMUX    Tcinc                 0.261   XLXI_3/Mcount_cuenta_cy<23>
                                                       XLXI_3/Mcount_cuenta_cy<23>
    SLICE_X19Y18.C4      net (fanout=1)        0.923   Result<22>
    SLICE_X19Y18.CLK     Tas                   0.322   XLXI_3/cuenta<23>
                                                       XLXI_3/Mcount_cuenta_eqn_221
                                                       XLXI_3/cuenta_22
    -------------------------------------------------  ---------------------------
    Total                                      3.263ns (1.674ns logic, 1.589ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/cuenta_1 (FF)
  Destination:          XLXI_3/cuenta_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.264ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.333 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/cuenta_1 to XLXI_3/cuenta_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y14.AQ      Tcko                  0.391   XLXI_3/cuenta<4>
                                                       XLXI_3/cuenta_1
    SLICE_X18Y13.B2      net (fanout=2)        0.668   XLXI_3/cuenta<1>
    SLICE_X18Y13.COUT    Topcyb                0.380   XLXI_3/Mcount_cuenta_cy<3>
                                                       XLXI_3/cuenta<1>_rt
                                                       XLXI_3/Mcount_cuenta_cy<3>
    SLICE_X18Y14.CIN     net (fanout=1)        0.003   XLXI_3/Mcount_cuenta_cy<3>
    SLICE_X18Y14.COUT    Tbyp                  0.076   XLXI_3/Mcount_cuenta_cy<7>
                                                       XLXI_3/Mcount_cuenta_cy<7>
    SLICE_X18Y15.CIN     net (fanout=1)        0.003   XLXI_3/Mcount_cuenta_cy<7>
    SLICE_X18Y15.COUT    Tbyp                  0.076   XLXI_3/Mcount_cuenta_cy<11>
                                                       XLXI_3/Mcount_cuenta_cy<11>
    SLICE_X18Y16.CIN     net (fanout=1)        0.003   XLXI_3/Mcount_cuenta_cy<11>
    SLICE_X18Y16.COUT    Tbyp                  0.076   XLXI_3/Mcount_cuenta_cy<15>
                                                       XLXI_3/Mcount_cuenta_cy<15>
    SLICE_X18Y17.CIN     net (fanout=1)        0.003   XLXI_3/Mcount_cuenta_cy<15>
    SLICE_X18Y17.COUT    Tbyp                  0.076   XLXI_3/Mcount_cuenta_cy<19>
                                                       XLXI_3/Mcount_cuenta_cy<19>
    SLICE_X18Y18.CIN     net (fanout=1)        0.003   XLXI_3/Mcount_cuenta_cy<19>
    SLICE_X18Y18.CMUX    Tcinc                 0.261   XLXI_3/Mcount_cuenta_cy<23>
                                                       XLXI_3/Mcount_cuenta_cy<23>
    SLICE_X19Y18.C4      net (fanout=1)        0.923   Result<22>
    SLICE_X19Y18.CLK     Tas                   0.322   XLXI_3/cuenta<23>
                                                       XLXI_3/Mcount_cuenta_eqn_221
                                                       XLXI_3/cuenta_22
    -------------------------------------------------  ---------------------------
    Total                                      3.264ns (1.658ns logic, 1.606ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/cuenta_3 (FF)
  Destination:          XLXI_3/cuenta_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.155ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.333 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/cuenta_3 to XLXI_3/cuenta_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y14.CQ      Tcko                  0.391   XLXI_3/cuenta<4>
                                                       XLXI_3/cuenta_3
    SLICE_X18Y13.D2      net (fanout=2)        0.678   XLXI_3/cuenta<3>
    SLICE_X18Y13.COUT    Topcyd                0.261   XLXI_3/Mcount_cuenta_cy<3>
                                                       XLXI_3/cuenta<3>_rt
                                                       XLXI_3/Mcount_cuenta_cy<3>
    SLICE_X18Y14.CIN     net (fanout=1)        0.003   XLXI_3/Mcount_cuenta_cy<3>
    SLICE_X18Y14.COUT    Tbyp                  0.076   XLXI_3/Mcount_cuenta_cy<7>
                                                       XLXI_3/Mcount_cuenta_cy<7>
    SLICE_X18Y15.CIN     net (fanout=1)        0.003   XLXI_3/Mcount_cuenta_cy<7>
    SLICE_X18Y15.COUT    Tbyp                  0.076   XLXI_3/Mcount_cuenta_cy<11>
                                                       XLXI_3/Mcount_cuenta_cy<11>
    SLICE_X18Y16.CIN     net (fanout=1)        0.003   XLXI_3/Mcount_cuenta_cy<11>
    SLICE_X18Y16.COUT    Tbyp                  0.076   XLXI_3/Mcount_cuenta_cy<15>
                                                       XLXI_3/Mcount_cuenta_cy<15>
    SLICE_X18Y17.CIN     net (fanout=1)        0.003   XLXI_3/Mcount_cuenta_cy<15>
    SLICE_X18Y17.COUT    Tbyp                  0.076   XLXI_3/Mcount_cuenta_cy<19>
                                                       XLXI_3/Mcount_cuenta_cy<19>
    SLICE_X18Y18.CIN     net (fanout=1)        0.003   XLXI_3/Mcount_cuenta_cy<19>
    SLICE_X18Y18.CMUX    Tcinc                 0.261   XLXI_3/Mcount_cuenta_cy<23>
                                                       XLXI_3/Mcount_cuenta_cy<23>
    SLICE_X19Y18.C4      net (fanout=1)        0.923   Result<22>
    SLICE_X19Y18.CLK     Tas                   0.322   XLXI_3/cuenta<23>
                                                       XLXI_3/Mcount_cuenta_eqn_221
                                                       XLXI_3/cuenta_22
    -------------------------------------------------  ---------------------------
    Total                                      3.155ns (1.539ns logic, 1.616ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/cuenta_18 (SLICE_X19Y17.C4), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/cuenta_0 (FF)
  Destination:          XLXI_3/cuenta_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.184ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.334 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/cuenta_0 to XLXI_3/cuenta_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y15.BQ      Tcko                  0.408   XLXI_3/cuenta<0>
                                                       XLXI_3/cuenta_0
    SLICE_X18Y13.A4      net (fanout=2)        0.651   XLXI_3/cuenta<0>
    SLICE_X18Y13.COUT    Topcya                0.379   XLXI_3/Mcount_cuenta_cy<3>
                                                       XLXI_3/Mcount_cuenta_lut<0>_INV_0
                                                       XLXI_3/Mcount_cuenta_cy<3>
    SLICE_X18Y14.CIN     net (fanout=1)        0.003   XLXI_3/Mcount_cuenta_cy<3>
    SLICE_X18Y14.COUT    Tbyp                  0.076   XLXI_3/Mcount_cuenta_cy<7>
                                                       XLXI_3/Mcount_cuenta_cy<7>
    SLICE_X18Y15.CIN     net (fanout=1)        0.003   XLXI_3/Mcount_cuenta_cy<7>
    SLICE_X18Y15.COUT    Tbyp                  0.076   XLXI_3/Mcount_cuenta_cy<11>
                                                       XLXI_3/Mcount_cuenta_cy<11>
    SLICE_X18Y16.CIN     net (fanout=1)        0.003   XLXI_3/Mcount_cuenta_cy<11>
    SLICE_X18Y16.COUT    Tbyp                  0.076   XLXI_3/Mcount_cuenta_cy<15>
                                                       XLXI_3/Mcount_cuenta_cy<15>
    SLICE_X18Y17.CIN     net (fanout=1)        0.003   XLXI_3/Mcount_cuenta_cy<15>
    SLICE_X18Y17.CMUX    Tcinc                 0.261   XLXI_3/Mcount_cuenta_cy<19>
                                                       XLXI_3/Mcount_cuenta_cy<19>
    SLICE_X19Y17.C4      net (fanout=1)        0.923   Result<18>
    SLICE_X19Y17.CLK     Tas                   0.322   XLXI_3/cuenta<19>
                                                       XLXI_3/Mcount_cuenta_eqn_181
                                                       XLXI_3/cuenta_18
    -------------------------------------------------  ---------------------------
    Total                                      3.184ns (1.598ns logic, 1.586ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/cuenta_1 (FF)
  Destination:          XLXI_3/cuenta_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.185ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.334 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/cuenta_1 to XLXI_3/cuenta_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y14.AQ      Tcko                  0.391   XLXI_3/cuenta<4>
                                                       XLXI_3/cuenta_1
    SLICE_X18Y13.B2      net (fanout=2)        0.668   XLXI_3/cuenta<1>
    SLICE_X18Y13.COUT    Topcyb                0.380   XLXI_3/Mcount_cuenta_cy<3>
                                                       XLXI_3/cuenta<1>_rt
                                                       XLXI_3/Mcount_cuenta_cy<3>
    SLICE_X18Y14.CIN     net (fanout=1)        0.003   XLXI_3/Mcount_cuenta_cy<3>
    SLICE_X18Y14.COUT    Tbyp                  0.076   XLXI_3/Mcount_cuenta_cy<7>
                                                       XLXI_3/Mcount_cuenta_cy<7>
    SLICE_X18Y15.CIN     net (fanout=1)        0.003   XLXI_3/Mcount_cuenta_cy<7>
    SLICE_X18Y15.COUT    Tbyp                  0.076   XLXI_3/Mcount_cuenta_cy<11>
                                                       XLXI_3/Mcount_cuenta_cy<11>
    SLICE_X18Y16.CIN     net (fanout=1)        0.003   XLXI_3/Mcount_cuenta_cy<11>
    SLICE_X18Y16.COUT    Tbyp                  0.076   XLXI_3/Mcount_cuenta_cy<15>
                                                       XLXI_3/Mcount_cuenta_cy<15>
    SLICE_X18Y17.CIN     net (fanout=1)        0.003   XLXI_3/Mcount_cuenta_cy<15>
    SLICE_X18Y17.CMUX    Tcinc                 0.261   XLXI_3/Mcount_cuenta_cy<19>
                                                       XLXI_3/Mcount_cuenta_cy<19>
    SLICE_X19Y17.C4      net (fanout=1)        0.923   Result<18>
    SLICE_X19Y17.CLK     Tas                   0.322   XLXI_3/cuenta<19>
                                                       XLXI_3/Mcount_cuenta_eqn_181
                                                       XLXI_3/cuenta_18
    -------------------------------------------------  ---------------------------
    Total                                      3.185ns (1.582ns logic, 1.603ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/cuenta_3 (FF)
  Destination:          XLXI_3/cuenta_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.076ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.334 - 0.358)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/cuenta_3 to XLXI_3/cuenta_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y14.CQ      Tcko                  0.391   XLXI_3/cuenta<4>
                                                       XLXI_3/cuenta_3
    SLICE_X18Y13.D2      net (fanout=2)        0.678   XLXI_3/cuenta<3>
    SLICE_X18Y13.COUT    Topcyd                0.261   XLXI_3/Mcount_cuenta_cy<3>
                                                       XLXI_3/cuenta<3>_rt
                                                       XLXI_3/Mcount_cuenta_cy<3>
    SLICE_X18Y14.CIN     net (fanout=1)        0.003   XLXI_3/Mcount_cuenta_cy<3>
    SLICE_X18Y14.COUT    Tbyp                  0.076   XLXI_3/Mcount_cuenta_cy<7>
                                                       XLXI_3/Mcount_cuenta_cy<7>
    SLICE_X18Y15.CIN     net (fanout=1)        0.003   XLXI_3/Mcount_cuenta_cy<7>
    SLICE_X18Y15.COUT    Tbyp                  0.076   XLXI_3/Mcount_cuenta_cy<11>
                                                       XLXI_3/Mcount_cuenta_cy<11>
    SLICE_X18Y16.CIN     net (fanout=1)        0.003   XLXI_3/Mcount_cuenta_cy<11>
    SLICE_X18Y16.COUT    Tbyp                  0.076   XLXI_3/Mcount_cuenta_cy<15>
                                                       XLXI_3/Mcount_cuenta_cy<15>
    SLICE_X18Y17.CIN     net (fanout=1)        0.003   XLXI_3/Mcount_cuenta_cy<15>
    SLICE_X18Y17.CMUX    Tcinc                 0.261   XLXI_3/Mcount_cuenta_cy<19>
                                                       XLXI_3/Mcount_cuenta_cy<19>
    SLICE_X19Y17.C4      net (fanout=1)        0.923   Result<18>
    SLICE_X19Y17.CLK     Tas                   0.322   XLXI_3/cuenta<19>
                                                       XLXI_3/Mcount_cuenta_eqn_181
                                                       XLXI_3/cuenta_18
    -------------------------------------------------  ---------------------------
    Total                                      3.076ns (1.463ns logic, 1.613ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/cuenta_21 (SLICE_X19Y18.B1), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/cuenta_25 (FF)
  Destination:          XLXI_3/cuenta_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.172ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.153 - 0.160)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/cuenta_25 to XLXI_3/cuenta_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.BQ      Tcko                  0.391   XLXI_3/cuenta<25>
                                                       XLXI_3/cuenta_25
    SLICE_X19Y19.C2      net (fanout=2)        0.655   XLXI_3/cuenta<25>
    SLICE_X19Y19.C       Tilo                  0.259   XLXI_3/cuenta<25>
                                                       XLXI_3/PWR_11_o_cuenta[25]_equal_1_o<25>1
    SLICE_X19Y16.A4      net (fanout=2)        0.631   XLXI_3/PWR_11_o_cuenta[25]_equal_1_o<25>
    SLICE_X19Y16.A       Tilo                  0.259   XLXI_3/cuenta<15>
                                                       XLXI_3/PWR_11_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X19Y18.B1      net (fanout=13)       0.655   XLXI_3/PWR_11_o_cuenta[25]_equal_1_o<25>5
    SLICE_X19Y18.CLK     Tas                   0.322   XLXI_3/cuenta<23>
                                                       XLXI_3/Mcount_cuenta_eqn_211
                                                       XLXI_3/cuenta_21
    -------------------------------------------------  ---------------------------
    Total                                      3.172ns (1.231ns logic, 1.941ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/cuenta_5 (FF)
  Destination:          XLXI_3/cuenta_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.141ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.333 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/cuenta_5 to XLXI_3/cuenta_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y14.AQ      Tcko                  0.391   XLXI_3/cuenta<8>
                                                       XLXI_3/cuenta_5
    SLICE_X20Y15.C1      net (fanout=2)        0.658   XLXI_3/cuenta<5>
    SLICE_X20Y15.C       Tilo                  0.205   XLXI_3/cuenta<0>
                                                       XLXI_3/PWR_11_o_cuenta[25]_equal_1_o<25>3
    SLICE_X19Y16.A1      net (fanout=2)        0.651   XLXI_3/PWR_11_o_cuenta[25]_equal_1_o<25>2
    SLICE_X19Y16.A       Tilo                  0.259   XLXI_3/cuenta<15>
                                                       XLXI_3/PWR_11_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X19Y18.B1      net (fanout=13)       0.655   XLXI_3/PWR_11_o_cuenta[25]_equal_1_o<25>5
    SLICE_X19Y18.CLK     Tas                   0.322   XLXI_3/cuenta<23>
                                                       XLXI_3/Mcount_cuenta_eqn_211
                                                       XLXI_3/cuenta_21
    -------------------------------------------------  ---------------------------
    Total                                      3.141ns (1.177ns logic, 1.964ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/cuenta_23 (FF)
  Destination:          XLXI_3/cuenta_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.146ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/cuenta_23 to XLXI_3/cuenta_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.DQ      Tcko                  0.391   XLXI_3/cuenta<23>
                                                       XLXI_3/cuenta_23
    SLICE_X19Y19.C4      net (fanout=2)        0.629   XLXI_3/cuenta<23>
    SLICE_X19Y19.C       Tilo                  0.259   XLXI_3/cuenta<25>
                                                       XLXI_3/PWR_11_o_cuenta[25]_equal_1_o<25>1
    SLICE_X19Y16.A4      net (fanout=2)        0.631   XLXI_3/PWR_11_o_cuenta[25]_equal_1_o<25>
    SLICE_X19Y16.A       Tilo                  0.259   XLXI_3/cuenta<15>
                                                       XLXI_3/PWR_11_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X19Y18.B1      net (fanout=13)       0.655   XLXI_3/PWR_11_o_cuenta[25]_equal_1_o<25>5
    SLICE_X19Y18.CLK     Tas                   0.322   XLXI_3/cuenta<23>
                                                       XLXI_3/Mcount_cuenta_eqn_211
                                                       XLXI_3/cuenta_21
    -------------------------------------------------  ---------------------------
    Total                                      3.146ns (1.231ns logic, 1.915ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_3/aux (SLICE_X23Y5.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/aux (FF)
  Destination:          XLXI_3/aux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_3/aux to XLXI_3/aux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y5.DQ       Tcko                  0.198   XLXI_3/aux
                                                       XLXI_3/aux
    SLICE_X23Y5.D6       net (fanout=3)        0.033   XLXI_3/aux
    SLICE_X23Y5.CLK      Tah         (-Th)    -0.215   XLXI_3/aux
                                                       XLXI_3/aux_INV_7_o1_INV_0
                                                       XLXI_3/aux
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.413ns logic, 0.033ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/unseg (SLICE_X20Y15.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.726ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/cuenta_18 (FF)
  Destination:          XLXI_3/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.738ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.123 - 0.111)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_3/cuenta_18 to XLXI_3/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y17.CQ      Tcko                  0.198   XLXI_3/cuenta<19>
                                                       XLXI_3/cuenta_18
    SLICE_X20Y15.A4      net (fanout=3)        0.350   XLXI_3/cuenta<18>
    SLICE_X20Y15.CLK     Tah         (-Th)    -0.190   XLXI_3/cuenta<0>
                                                       XLXI_3/PWR_11_o_cuenta[25]_equal_1_o<25>5
                                                       XLXI_3/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.738ns (0.388ns logic, 0.350ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/unseg (SLICE_X20Y15.A6), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/cuenta_10 (FF)
  Destination:          XLXI_3/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 2)
  Clock Path Skew:      0.010ns (0.084 - 0.074)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_3/cuenta_10 to XLXI_3/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y15.BQ      Tcko                  0.198   XLXI_3/cuenta<12>
                                                       XLXI_3/cuenta_10
    SLICE_X21Y15.A4      net (fanout=2)        0.218   XLXI_3/cuenta<10>
    SLICE_X21Y15.A       Tilo                  0.156   XLXI_3/PWR_11_o_cuenta[25]_equal_1_o<25>3
                                                       XLXI_3/PWR_11_o_cuenta[25]_equal_1_o<25>4
    SLICE_X20Y15.A6      net (fanout=2)        0.018   XLXI_3/PWR_11_o_cuenta[25]_equal_1_o<25>3
    SLICE_X20Y15.CLK     Tah         (-Th)    -0.190   XLXI_3/cuenta<0>
                                                       XLXI_3/PWR_11_o_cuenta[25]_equal_1_o<25>5
                                                       XLXI_3/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.544ns logic, 0.236ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.846ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/cuenta_8 (FF)
  Destination:          XLXI_3/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.856ns (Levels of Logic = 2)
  Clock Path Skew:      0.010ns (0.084 - 0.074)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_3/cuenta_8 to XLXI_3/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y14.DQ      Tcko                  0.198   XLXI_3/cuenta<8>
                                                       XLXI_3/cuenta_8
    SLICE_X21Y15.A3      net (fanout=2)        0.294   XLXI_3/cuenta<8>
    SLICE_X21Y15.A       Tilo                  0.156   XLXI_3/PWR_11_o_cuenta[25]_equal_1_o<25>3
                                                       XLXI_3/PWR_11_o_cuenta[25]_equal_1_o<25>4
    SLICE_X20Y15.A6      net (fanout=2)        0.018   XLXI_3/PWR_11_o_cuenta[25]_equal_1_o<25>3
    SLICE_X20Y15.CLK     Tah         (-Th)    -0.190   XLXI_3/cuenta<0>
                                                       XLXI_3/PWR_11_o_cuenta[25]_equal_1_o<25>5
                                                       XLXI_3/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.856ns (0.544ns logic, 0.312ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.848ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/cuenta_16 (FF)
  Destination:          XLXI_3/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.860ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.123 - 0.111)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_3/cuenta_16 to XLXI_3/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y17.AQ      Tcko                  0.198   XLXI_3/cuenta<19>
                                                       XLXI_3/cuenta_16
    SLICE_X21Y15.A5      net (fanout=2)        0.298   XLXI_3/cuenta<16>
    SLICE_X21Y15.A       Tilo                  0.156   XLXI_3/PWR_11_o_cuenta[25]_equal_1_o<25>3
                                                       XLXI_3/PWR_11_o_cuenta[25]_equal_1_o<25>4
    SLICE_X20Y15.A6      net (fanout=2)        0.018   XLXI_3/PWR_11_o_cuenta[25]_equal_1_o<25>3
    SLICE_X20Y15.CLK     Tah         (-Th)    -0.190   XLXI_3/cuenta<0>
                                                       XLXI_3/PWR_11_o_cuenta[25]_equal_1_o<25>5
                                                       XLXI_3/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.544ns logic, 0.316ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: XLXI_3/cuenta<0>/CLK
  Logical resource: XLXI_3/unseg/CK
  Location pin: SLICE_X20Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: XLXI_3/cuenta<0>/SR
  Logical resource: XLXI_3/unseg/SR
  Location pin: SLICE_X20Y15.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.324|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1055 paths, 0 nets, and 132 connections

Design statistics:
   Minimum period:   3.324ns{1}   (Maximum frequency: 300.842MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 15 05:53:13 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 163 MB



