<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>ChibiOS/HAL: hal_pal_lld.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ChibiOS/HAL
   &#160;<span id="projectnumber">6.0.0</span>
<script type="text/javascript"><!--
google_ad_client = "pub-3840594581853944";
/* Documentation, bottom, 728x90, created 9/19/10 */
google_ad_slot = "1902290615";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('hal__pal__lld_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">hal_pal_lld.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>STM32 PAL low level driver header.  
<a href="#details">More...</a></p>

<p><a href="hal__pal__lld_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__gpio__setup__t.html">stm32_gpio_setup_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO port setup info.  <a href="structstm32__gpio__setup__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_a_l_config.html">PALConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32 GPIO static initializer.  <a href="struct_p_a_l_config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaef5823310b8302e832ae22ab895ddde1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#gaef5823310b8302e832ae22ab895ddde1">IOPORT1</a>&#160;&#160;&#160;GPIOA</td></tr>
<tr class="memdesc:gaef5823310b8302e832ae22ab895ddde1"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO port A identifier.  <a href="group___p_a_l.html#gaef5823310b8302e832ae22ab895ddde1">More...</a><br /></td></tr>
<tr class="separator:gaef5823310b8302e832ae22ab895ddde1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1094affa8023f971f79804a9beaeb157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#ga1094affa8023f971f79804a9beaeb157">IOPORT2</a>&#160;&#160;&#160;GPIOB</td></tr>
<tr class="memdesc:ga1094affa8023f971f79804a9beaeb157"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO port B identifier.  <a href="group___p_a_l.html#ga1094affa8023f971f79804a9beaeb157">More...</a><br /></td></tr>
<tr class="separator:ga1094affa8023f971f79804a9beaeb157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4508a87dd23765ce515b4cd3cf8a9ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#ga4508a87dd23765ce515b4cd3cf8a9ab5">IOPORT3</a>&#160;&#160;&#160;GPIOC</td></tr>
<tr class="memdesc:ga4508a87dd23765ce515b4cd3cf8a9ab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO port C identifier.  <a href="group___p_a_l.html#ga4508a87dd23765ce515b4cd3cf8a9ab5">More...</a><br /></td></tr>
<tr class="separator:ga4508a87dd23765ce515b4cd3cf8a9ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9384ee350067bb06e3663eda7f949c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#gae9384ee350067bb06e3663eda7f949c1">IOPORT4</a>&#160;&#160;&#160;GPIOD</td></tr>
<tr class="memdesc:gae9384ee350067bb06e3663eda7f949c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO port D identifier.  <a href="group___p_a_l.html#gae9384ee350067bb06e3663eda7f949c1">More...</a><br /></td></tr>
<tr class="separator:gae9384ee350067bb06e3663eda7f949c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadad7b9ee4f1722e2d08b40089042a58a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#gadad7b9ee4f1722e2d08b40089042a58a">IOPORT5</a>&#160;&#160;&#160;GPIOE</td></tr>
<tr class="memdesc:gadad7b9ee4f1722e2d08b40089042a58a"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO port E identifier.  <a href="group___p_a_l.html#gadad7b9ee4f1722e2d08b40089042a58a">More...</a><br /></td></tr>
<tr class="separator:gadad7b9ee4f1722e2d08b40089042a58a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ce469263153f4e08998a758b5b1006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#ga20ce469263153f4e08998a758b5b1006">IOPORT6</a>&#160;&#160;&#160;GPIOF</td></tr>
<tr class="memdesc:ga20ce469263153f4e08998a758b5b1006"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO port F identifier.  <a href="group___p_a_l.html#ga20ce469263153f4e08998a758b5b1006">More...</a><br /></td></tr>
<tr class="separator:ga20ce469263153f4e08998a758b5b1006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ab726c1efde55f365e87d874b686998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#ga0ab726c1efde55f365e87d874b686998">IOPORT7</a>&#160;&#160;&#160;GPIOG</td></tr>
<tr class="memdesc:ga0ab726c1efde55f365e87d874b686998"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO port G identifier.  <a href="group___p_a_l.html#ga0ab726c1efde55f365e87d874b686998">More...</a><br /></td></tr>
<tr class="separator:ga0ab726c1efde55f365e87d874b686998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94461ae7e12014a0a71319df5d48fb1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#ga94461ae7e12014a0a71319df5d48fb1a">pal_lld_init</a>(config)&#160;&#160;&#160;<a class="el" href="group___p_a_l.html#ga5ae03ce0c107aacd0f69a6d29cfe7919">_pal_lld_init</a>(config)</td></tr>
<tr class="memdesc:ga94461ae7e12014a0a71319df5d48fb1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO ports subsystem initialization.  <a href="group___p_a_l.html#ga94461ae7e12014a0a71319df5d48fb1a">More...</a><br /></td></tr>
<tr class="separator:ga94461ae7e12014a0a71319df5d48fb1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cf4c7dec4e8ce455857cd1be2c60d59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#ga9cf4c7dec4e8ce455857cd1be2c60d59">pal_lld_readport</a>(port)&#160;&#160;&#160;((port)-&gt;IDR)</td></tr>
<tr class="memdesc:ga9cf4c7dec4e8ce455857cd1be2c60d59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads an I/O port.  <a href="group___p_a_l.html#ga9cf4c7dec4e8ce455857cd1be2c60d59">More...</a><br /></td></tr>
<tr class="separator:ga9cf4c7dec4e8ce455857cd1be2c60d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1158b9ebac440d69c81765bbaa7931d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#gae1158b9ebac440d69c81765bbaa7931d">pal_lld_readlatch</a>(port)&#160;&#160;&#160;((port)-&gt;ODR)</td></tr>
<tr class="memdesc:gae1158b9ebac440d69c81765bbaa7931d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads the output latch.  <a href="group___p_a_l.html#gae1158b9ebac440d69c81765bbaa7931d">More...</a><br /></td></tr>
<tr class="separator:gae1158b9ebac440d69c81765bbaa7931d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab927bfab9c894975177705c314feed62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#gab927bfab9c894975177705c314feed62">pal_lld_writeport</a>(port,  bits)&#160;&#160;&#160;((port)-&gt;ODR = (bits))</td></tr>
<tr class="memdesc:gab927bfab9c894975177705c314feed62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes on a I/O port.  <a href="group___p_a_l.html#gab927bfab9c894975177705c314feed62">More...</a><br /></td></tr>
<tr class="separator:gab927bfab9c894975177705c314feed62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bdaa97aee564600e297faa34a6aa041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#ga3bdaa97aee564600e297faa34a6aa041">pal_lld_setport</a>(port,  bits)&#160;&#160;&#160;((port)-&gt;BSRR = (bits))</td></tr>
<tr class="memdesc:ga3bdaa97aee564600e297faa34a6aa041"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets a bits mask on a I/O port.  <a href="group___p_a_l.html#ga3bdaa97aee564600e297faa34a6aa041">More...</a><br /></td></tr>
<tr class="separator:ga3bdaa97aee564600e297faa34a6aa041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga313da00085ab6f5ba2761eb269090961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#ga313da00085ab6f5ba2761eb269090961">pal_lld_clearport</a>(port,  bits)&#160;&#160;&#160;((port)-&gt;BRR = (bits))</td></tr>
<tr class="memdesc:ga313da00085ab6f5ba2761eb269090961"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears a bits mask on a I/O port.  <a href="group___p_a_l.html#ga313da00085ab6f5ba2761eb269090961">More...</a><br /></td></tr>
<tr class="separator:ga313da00085ab6f5ba2761eb269090961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7896552442b80d846a5bc55a97c7808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#gaf7896552442b80d846a5bc55a97c7808">pal_lld_writegroup</a>(port,  mask,  offset,  bits)</td></tr>
<tr class="memdesc:gaf7896552442b80d846a5bc55a97c7808"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes a group of bits.  <a href="group___p_a_l.html#gaf7896552442b80d846a5bc55a97c7808">More...</a><br /></td></tr>
<tr class="separator:gaf7896552442b80d846a5bc55a97c7808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd7116b9ac00fd885af356e4bd7a7c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#gacd7116b9ac00fd885af356e4bd7a7c83">pal_lld_setgroupmode</a>(port,  mask,  offset,  mode)&#160;&#160;&#160;<a class="el" href="group___p_a_l.html#gab9b351a25842ea620f7f1994c63ec5df">_pal_lld_setgroupmode</a>(port, mask &lt;&lt; offset, mode)</td></tr>
<tr class="memdesc:gacd7116b9ac00fd885af356e4bd7a7c83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pads group mode setup.  <a href="group___p_a_l.html#gacd7116b9ac00fd885af356e4bd7a7c83">More...</a><br /></td></tr>
<tr class="separator:gacd7116b9ac00fd885af356e4bd7a7c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80d21355227550d52741e04a4882a7b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#ga80d21355227550d52741e04a4882a7b4">pal_lld_writepad</a>(port,  pad,  bit)&#160;&#160;&#160;<a class="el" href="group___p_a_l.html#gaf7896552442b80d846a5bc55a97c7808">pal_lld_writegroup</a>(port, 1, pad, bit)</td></tr>
<tr class="memdesc:ga80d21355227550d52741e04a4882a7b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes a logical state on an output pad.  <a href="group___p_a_l.html#ga80d21355227550d52741e04a4882a7b4">More...</a><br /></td></tr>
<tr class="separator:ga80d21355227550d52741e04a4882a7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fb7abe99ee100d90eae27ba35a90958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#ga3fb7abe99ee100d90eae27ba35a90958">pal_lld_enablepadevent</a>(port,  pad,  mode)&#160;&#160;&#160;<a class="el" href="group___p_a_l.html#gab16b11ba057eb5df21462960761e5cac">_pal_lld_enablepadevent</a>(port, pad, mode)</td></tr>
<tr class="memdesc:ga3fb7abe99ee100d90eae27ba35a90958"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pad event enable.  <a href="group___p_a_l.html#ga3fb7abe99ee100d90eae27ba35a90958">More...</a><br /></td></tr>
<tr class="separator:ga3fb7abe99ee100d90eae27ba35a90958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada9889c01d31e8ca5e12b6b665877faa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#gada9889c01d31e8ca5e12b6b665877faa">pal_lld_disablepadevent</a>(port,  pad)&#160;&#160;&#160;<a class="el" href="group___p_a_l.html#gab89978e4ef937d511ed4aeac8ba96390">_pal_lld_disablepadevent</a>(port, pad)</td></tr>
<tr class="memdesc:gada9889c01d31e8ca5e12b6b665877faa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pad event disable.  <a href="group___p_a_l.html#gada9889c01d31e8ca5e12b6b665877faa">More...</a><br /></td></tr>
<tr class="separator:gada9889c01d31e8ca5e12b6b665877faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66518b7ef3772583151b29082d49126b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#ga66518b7ef3772583151b29082d49126b">pal_lld_get_pad_event</a>(port,  pad)&#160;&#160;&#160;&amp;<a class="el" href="group___p_a_l.html#ga074386370d08ff16b54b234be8c2c29c">_pal_events</a>[pad]; (void)(port)</td></tr>
<tr class="memdesc:ga66518b7ef3772583151b29082d49126b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a PAL event structure associated to a pad.  <a href="group___p_a_l.html#ga66518b7ef3772583151b29082d49126b">More...</a><br /></td></tr>
<tr class="separator:ga66518b7ef3772583151b29082d49126b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86c213180e952ea20d009ac1b5e9318d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#ga86c213180e952ea20d009ac1b5e9318d">pal_lld_get_line_event</a>(line)&#160;&#160;&#160;&amp;<a class="el" href="group___p_a_l.html#ga074386370d08ff16b54b234be8c2c29c">_pal_events</a>[<a class="el" href="group___p_a_l.html#ga381b70640ea6d1c3a4c05e6ba4698126">PAL_PAD</a>(line)]</td></tr>
<tr class="memdesc:ga86c213180e952ea20d009ac1b5e9318d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a PAL event structure associated to a line.  <a href="group___p_a_l.html#ga86c213180e952ea20d009ac1b5e9318d">More...</a><br /></td></tr>
<tr class="separator:ga86c213180e952ea20d009ac1b5e9318d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">STM32-specific I/O mode flags</div></td></tr>
<tr class="memitem:gaec83274e36a9834d34122b998aa03498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#gaec83274e36a9834d34122b998aa03498">PAL_MODE_STM32_ALTERNATE_PUSHPULL</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gaec83274e36a9834d34122b998aa03498"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32 specific alternate push-pull output mode.  <a href="group___p_a_l.html#gaec83274e36a9834d34122b998aa03498">More...</a><br /></td></tr>
<tr class="separator:gaec83274e36a9834d34122b998aa03498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2743e0186e619e845a14894fa6199e4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#ga2743e0186e619e845a14894fa6199e4c">PAL_MODE_STM32_ALTERNATE_OPENDRAIN</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:ga2743e0186e619e845a14894fa6199e4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32 specific alternate open-drain output mode.  <a href="group___p_a_l.html#ga2743e0186e619e845a14894fa6199e4c">More...</a><br /></td></tr>
<tr class="separator:ga2743e0186e619e845a14894fa6199e4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Port related definitions</div></td></tr>
<tr class="memitem:ga20ffc1985d583352e179f5f2c3fa700e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#ga20ffc1985d583352e179f5f2c3fa700e">PAL_IOPORTS_WIDTH</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga20ffc1985d583352e179f5f2c3fa700e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Width, in bits, of an I/O port.  <a href="group___p_a_l.html#ga20ffc1985d583352e179f5f2c3fa700e">More...</a><br /></td></tr>
<tr class="separator:ga20ffc1985d583352e179f5f2c3fa700e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga713ecb1a9d4fcc2fa53c7a91b8832600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#ga713ecb1a9d4fcc2fa53c7a91b8832600">PAL_WHOLE_PORT</a>&#160;&#160;&#160;((<a class="el" href="group___p_a_l.html#ga6115967a8db28246105e03741ff5eb18">ioportmask_t</a>)0xFFFF)</td></tr>
<tr class="memdesc:ga713ecb1a9d4fcc2fa53c7a91b8832600"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whole port mask.  <a href="group___p_a_l.html#ga713ecb1a9d4fcc2fa53c7a91b8832600">More...</a><br /></td></tr>
<tr class="separator:ga713ecb1a9d4fcc2fa53c7a91b8832600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Line handling macros</div></td></tr>
<tr class="memitem:ga4402f8eeac8bb30cd3d2678077183b0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#ga4402f8eeac8bb30cd3d2678077183b0f">PAL_LINE</a>(port,  pad)&#160;&#160;&#160;((<a class="el" href="group___p_a_l.html#gafc2ec7684dcbb91b328597a5288c54eb">ioline_t</a>)((uint32_t)(port)) | ((uint32_t)(pad)))</td></tr>
<tr class="memdesc:ga4402f8eeac8bb30cd3d2678077183b0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forms a line identifier.  <a href="group___p_a_l.html#ga4402f8eeac8bb30cd3d2678077183b0f">More...</a><br /></td></tr>
<tr class="separator:ga4402f8eeac8bb30cd3d2678077183b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06a1ae3fc4e0e7bf2d5f741384ed66d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#ga06a1ae3fc4e0e7bf2d5f741384ed66d0">PAL_PORT</a>(line)&#160;&#160;&#160;((GPIO_TypeDef *)(((uint32_t)(line)) &amp; 0xFFFFFFF0U))</td></tr>
<tr class="memdesc:ga06a1ae3fc4e0e7bf2d5f741384ed66d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decodes a port identifier from a line identifier.  <a href="group___p_a_l.html#ga06a1ae3fc4e0e7bf2d5f741384ed66d0">More...</a><br /></td></tr>
<tr class="separator:ga06a1ae3fc4e0e7bf2d5f741384ed66d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga381b70640ea6d1c3a4c05e6ba4698126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#ga381b70640ea6d1c3a4c05e6ba4698126">PAL_PAD</a>(line)&#160;&#160;&#160;((uint32_t)((uint32_t)(line) &amp; 0x0000000FU))</td></tr>
<tr class="memdesc:ga381b70640ea6d1c3a4c05e6ba4698126"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decodes a pad identifier from a line identifier.  <a href="group___p_a_l.html#ga381b70640ea6d1c3a4c05e6ba4698126">More...</a><br /></td></tr>
<tr class="separator:ga381b70640ea6d1c3a4c05e6ba4698126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17ff7d908bc2b44211531b6d737c2ddb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#ga17ff7d908bc2b44211531b6d737c2ddb">PAL_NOLINE</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga17ff7d908bc2b44211531b6d737c2ddb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value identifying an invalid line.  <a href="group___p_a_l.html#ga17ff7d908bc2b44211531b6d737c2ddb">More...</a><br /></td></tr>
<tr class="separator:ga17ff7d908bc2b44211531b6d737c2ddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga6115967a8db28246105e03741ff5eb18"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#ga6115967a8db28246105e03741ff5eb18">ioportmask_t</a></td></tr>
<tr class="memdesc:ga6115967a8db28246105e03741ff5eb18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital I/O port sized unsigned type.  <a href="group___p_a_l.html#ga6115967a8db28246105e03741ff5eb18">More...</a><br /></td></tr>
<tr class="separator:ga6115967a8db28246105e03741ff5eb18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd28ce331b39bfaec8e321569923cbf"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#gabbd28ce331b39bfaec8e321569923cbf">iomode_t</a></td></tr>
<tr class="memdesc:gabbd28ce331b39bfaec8e321569923cbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital I/O modes.  <a href="group___p_a_l.html#gabbd28ce331b39bfaec8e321569923cbf">More...</a><br /></td></tr>
<tr class="separator:gabbd28ce331b39bfaec8e321569923cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc2ec7684dcbb91b328597a5288c54eb"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#gafc2ec7684dcbb91b328597a5288c54eb">ioline_t</a></td></tr>
<tr class="memdesc:gafc2ec7684dcbb91b328597a5288c54eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of an I/O line.  <a href="group___p_a_l.html#gafc2ec7684dcbb91b328597a5288c54eb">More...</a><br /></td></tr>
<tr class="separator:gafc2ec7684dcbb91b328597a5288c54eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24022c2d411855b800ea1e20a3f61885"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#ga24022c2d411855b800ea1e20a3f61885">ioeventmode_t</a></td></tr>
<tr class="memdesc:ga24022c2d411855b800ea1e20a3f61885"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of an event mode.  <a href="group___p_a_l.html#ga24022c2d411855b800ea1e20a3f61885">More...</a><br /></td></tr>
<tr class="separator:ga24022c2d411855b800ea1e20a3f61885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb9196835fd113b1aa7f747c11a173e0"><td class="memItemLeft" align="right" valign="top">typedef GPIO_TypeDef *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#gabb9196835fd113b1aa7f747c11a173e0">ioportid_t</a></td></tr>
<tr class="memdesc:gabb9196835fd113b1aa7f747c11a173e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port Identifier.  <a href="group___p_a_l.html#gabb9196835fd113b1aa7f747c11a173e0">More...</a><br /></td></tr>
<tr class="separator:gabb9196835fd113b1aa7f747c11a173e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada3bbb4fdf3b53c8a690a22f20555c80"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#gada3bbb4fdf3b53c8a690a22f20555c80">iopadid_t</a></td></tr>
<tr class="memdesc:gada3bbb4fdf3b53c8a690a22f20555c80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of an pad identifier.  <a href="group___p_a_l.html#gada3bbb4fdf3b53c8a690a22f20555c80">More...</a><br /></td></tr>
<tr class="separator:gada3bbb4fdf3b53c8a690a22f20555c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga5ae03ce0c107aacd0f69a6d29cfe7919"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#ga5ae03ce0c107aacd0f69a6d29cfe7919">_pal_lld_init</a> (const <a class="el" href="struct_p_a_l_config.html">PALConfig</a> *config)</td></tr>
<tr class="memdesc:ga5ae03ce0c107aacd0f69a6d29cfe7919"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32 I/O ports configuration.  <a href="group___p_a_l.html#ga5ae03ce0c107aacd0f69a6d29cfe7919">More...</a><br /></td></tr>
<tr class="separator:ga5ae03ce0c107aacd0f69a6d29cfe7919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b351a25842ea620f7f1994c63ec5df"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_a_l.html#gab9b351a25842ea620f7f1994c63ec5df">_pal_lld_setgroupmode</a> (<a class="el" href="group___p_a_l.html#gabb9196835fd113b1aa7f747c11a173e0">ioportid_t</a> port, <a class="el" href="group___p_a_l.html#ga6115967a8db28246105e03741ff5eb18">ioportmask_t</a> mask, <a class="el" href="group___p_a_l.html#gabbd28ce331b39bfaec8e321569923cbf">iomode_t</a> mode)</td></tr>
<tr class="memdesc:gab9b351a25842ea620f7f1994c63ec5df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pads mode setup.  <a href="group___p_a_l.html#gab9b351a25842ea620f7f1994c63ec5df">More...</a><br /></td></tr>
<tr class="separator:gab9b351a25842ea620f7f1994c63ec5df"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>STM32 PAL low level driver header. </p>

<p>Definition in file <a class="el" href="hal__pal__lld_8h_source.html">hal_pal_lld.h</a>.</p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_ee25811a80f3df4596c0c063d26ab926.html">acw</a></li><li class="navelem"><a class="el" href="dir_f0cf4720dbf09e66e541bd1634883892.html">Desktop</a></li><li class="navelem"><a class="el" href="dir_1b866f7f8b91552d65f790ee4eda4ae2.html">ChibiOS_18.2.0</a></li><li class="navelem"><a class="el" href="dir_83f82ff3dedc9d2a86c66065100ebdfe.html">os</a></li><li class="navelem"><a class="el" href="dir_94598eb9a62b15169f3f1ce54d3caeb4.html">hal</a></li><li class="navelem"><a class="el" href="dir_6eb18b0b63dc12c1d948690b95cda1ae.html">ports</a></li><li class="navelem"><a class="el" href="dir_cc07318dd0672f6c5dd786bd58cc294d.html">STM32</a></li><li class="navelem"><a class="el" href="dir_0cde05cb2d6c8a89cbcb88dc304674b4.html">LLD</a></li><li class="navelem"><a class="el" href="dir_d22b677900a515b4df3c10fd7e603352.html">GPIOv1</a></li><li class="navelem"><a class="el" href="hal__pal__lld_8h.html">hal_pal_lld.h</a></li>
    <li class="footer">Generated on Sun May 13 2018 00:51:41 for ChibiOS/HAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
