controller PIC12F509 {
  processor "baseline" ;
  romsize 1024 ;
  bank 2 ;
  ram gpr0 : 0x10 to 0x1F ;
  ram gpr1 : 0x30 to 0x3F ;
  ram gprnobnk : 0x7 to 0xF mirrorat 0x27 ;
  # Total ram: 41

  register FSR at 0x4
    <FSR [8]> ;

  register GPIO at 0x6
    <-, -, GP5, GP4, GP3, GP2, GP1, GP0> ;

  register INDF at 0x0
    <INDF [8]> ;

  register OSCCAL at 0x5
    <CAL [7], -> ;

  register PCL at 0x2
    <PCL [8]> ;

  register STATUS at 0x3
    <GPWUF, -, PA0, nTO, nPD, Z, DC, C> ;

  register TMR0 at 0x1
    <TMR0 [8]> ;

  configuration CONFIG at 0xFFF width 5 {
    MCLRE mask 0x10 description "Master Clear Enable"
      setting 0x10 mask 0x10 description "External"
      setting 0x0 mask 0x10 description "Internal"
    CP mask 0x8 description "Code Protect"
      setting 0x8 mask 0x8 description "Off"
      setting 0x0 mask 0x8 description "On"
    WDT mask 0x4 description "Watchdog Timer"
      setting 0x4 mask 0x4 description "On"
      setting 0x0 mask 0x4 description "Off"
    OSC mask 0x3 description "Oscillator"
      setting 0x3 mask 0x3 description "EXTRC"
      setting 0x2 mask 0x3 description "INTOSC"
      setting 0x1 mask 0x3 description "XT"
      setting 0x0 mask 0x3 description "LP"
  }
}
