Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Dec 13 15:52:18 2025
| Host         : DESKTOP-LCS45AM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dino_top_timing_summary_routed.rpt -pb dino_top_timing_summary_routed.pb -rpx dino_top_timing_summary_routed.rpx -warn_on_violation
| Design       : dino_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: display_inst/clk_divider_reg[15]/Q (HIGH)

 There are 106 register/latch pins with no clock driven by root clock pin: pclk_gen/num_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 290 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.652        0.000                      0                  220        0.146        0.000                      0                  220        4.500        0.000                       0                   161  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.652        0.000                      0                  220        0.146        0.000                      0                  220        4.500        0.000                       0                   161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 frame_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_ones_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 1.409ns (27.585%)  route 3.699ns (72.415%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.556     5.077    clk_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  frame_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.478     5.555 r  frame_count_reg[1]/Q
                         net (fo=6, routed)           0.857     6.413    frame_count[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.295     6.708 f  sec_ones[3]_i_3/O
                         net (fo=1, routed)           1.277     7.985    game_inst/sec_ones_reg[0]
    SLICE_X6Y27          LUT4 (Prop_lut4_I3_O)        0.157     8.142 r  game_inst/sec_ones[3]_i_1/O
                         net (fo=5, routed)           0.758     8.899    game_inst/FSM_onehot_state_reg[1]_0[0]
    SLICE_X13Y30         LUT5 (Prop_lut5_I0_O)        0.355     9.254 r  game_inst/sec_tens[3]_i_1/O
                         net (fo=6, routed)           0.333     9.587    game_inst/sec_ones_reg[1][0]
    SLICE_X12Y32         LUT5 (Prop_lut5_I0_O)        0.124     9.711 r  game_inst/min_ones[3]_i_1/O
                         net (fo=4, routed)           0.474    10.185    min_ones
    SLICE_X12Y31         FDCE                                         r  min_ones_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X12Y31         FDCE                                         r  min_ones_reg[0]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X12Y31         FDCE (Setup_fdce_C_CE)      -0.169    14.837    min_ones_reg[0]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 frame_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_ones_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 1.409ns (27.585%)  route 3.699ns (72.415%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.556     5.077    clk_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  frame_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.478     5.555 r  frame_count_reg[1]/Q
                         net (fo=6, routed)           0.857     6.413    frame_count[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.295     6.708 f  sec_ones[3]_i_3/O
                         net (fo=1, routed)           1.277     7.985    game_inst/sec_ones_reg[0]
    SLICE_X6Y27          LUT4 (Prop_lut4_I3_O)        0.157     8.142 r  game_inst/sec_ones[3]_i_1/O
                         net (fo=5, routed)           0.758     8.899    game_inst/FSM_onehot_state_reg[1]_0[0]
    SLICE_X13Y30         LUT5 (Prop_lut5_I0_O)        0.355     9.254 r  game_inst/sec_tens[3]_i_1/O
                         net (fo=6, routed)           0.333     9.587    game_inst/sec_ones_reg[1][0]
    SLICE_X12Y32         LUT5 (Prop_lut5_I0_O)        0.124     9.711 r  game_inst/min_ones[3]_i_1/O
                         net (fo=4, routed)           0.474    10.185    min_ones
    SLICE_X12Y31         FDCE                                         r  min_ones_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X12Y31         FDCE                                         r  min_ones_reg[1]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X12Y31         FDCE (Setup_fdce_C_CE)      -0.169    14.837    min_ones_reg[1]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 frame_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_ones_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 1.409ns (27.585%)  route 3.699ns (72.415%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.556     5.077    clk_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  frame_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.478     5.555 r  frame_count_reg[1]/Q
                         net (fo=6, routed)           0.857     6.413    frame_count[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.295     6.708 f  sec_ones[3]_i_3/O
                         net (fo=1, routed)           1.277     7.985    game_inst/sec_ones_reg[0]
    SLICE_X6Y27          LUT4 (Prop_lut4_I3_O)        0.157     8.142 r  game_inst/sec_ones[3]_i_1/O
                         net (fo=5, routed)           0.758     8.899    game_inst/FSM_onehot_state_reg[1]_0[0]
    SLICE_X13Y30         LUT5 (Prop_lut5_I0_O)        0.355     9.254 r  game_inst/sec_tens[3]_i_1/O
                         net (fo=6, routed)           0.333     9.587    game_inst/sec_ones_reg[1][0]
    SLICE_X12Y32         LUT5 (Prop_lut5_I0_O)        0.124     9.711 r  game_inst/min_ones[3]_i_1/O
                         net (fo=4, routed)           0.474    10.185    min_ones
    SLICE_X12Y31         FDCE                                         r  min_ones_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X12Y31         FDCE                                         r  min_ones_reg[2]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X12Y31         FDCE (Setup_fdce_C_CE)      -0.169    14.837    min_ones_reg[2]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 frame_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_ones_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 1.409ns (27.585%)  route 3.699ns (72.415%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.556     5.077    clk_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  frame_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.478     5.555 r  frame_count_reg[1]/Q
                         net (fo=6, routed)           0.857     6.413    frame_count[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.295     6.708 f  sec_ones[3]_i_3/O
                         net (fo=1, routed)           1.277     7.985    game_inst/sec_ones_reg[0]
    SLICE_X6Y27          LUT4 (Prop_lut4_I3_O)        0.157     8.142 r  game_inst/sec_ones[3]_i_1/O
                         net (fo=5, routed)           0.758     8.899    game_inst/FSM_onehot_state_reg[1]_0[0]
    SLICE_X13Y30         LUT5 (Prop_lut5_I0_O)        0.355     9.254 r  game_inst/sec_tens[3]_i_1/O
                         net (fo=6, routed)           0.333     9.587    game_inst/sec_ones_reg[1][0]
    SLICE_X12Y32         LUT5 (Prop_lut5_I0_O)        0.124     9.711 r  game_inst/min_ones[3]_i_1/O
                         net (fo=4, routed)           0.474    10.185    min_ones
    SLICE_X12Y31         FDCE                                         r  min_ones_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X12Y31         FDCE                                         r  min_ones_reg[3]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X12Y31         FDCE (Setup_fdce_C_CE)      -0.169    14.837    min_ones_reg[3]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.808ns  (required time - arrival time)
  Source:                 frame_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_tens_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 1.409ns (28.437%)  route 3.546ns (71.563%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.556     5.077    clk_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  frame_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.478     5.555 r  frame_count_reg[1]/Q
                         net (fo=6, routed)           0.857     6.413    frame_count[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.295     6.708 f  sec_ones[3]_i_3/O
                         net (fo=1, routed)           1.277     7.985    game_inst/sec_ones_reg[0]
    SLICE_X6Y27          LUT4 (Prop_lut4_I3_O)        0.157     8.142 r  game_inst/sec_ones[3]_i_1/O
                         net (fo=5, routed)           0.758     8.899    game_inst/FSM_onehot_state_reg[1]_0[0]
    SLICE_X13Y30         LUT5 (Prop_lut5_I0_O)        0.355     9.254 r  game_inst/sec_tens[3]_i_1/O
                         net (fo=6, routed)           0.323     9.577    game_inst/sec_ones_reg[1][0]
    SLICE_X12Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.701 r  game_inst/min_tens[3]_i_1/O
                         net (fo=4, routed)           0.331    10.032    min_tens
    SLICE_X12Y33         FDCE                                         r  min_tens_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X12Y33         FDCE                                         r  min_tens_reg[0]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X12Y33         FDCE (Setup_fdce_C_CE)      -0.169    14.840    min_tens_reg[0]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -10.032    
  -------------------------------------------------------------------
                         slack                                  4.808    

Slack (MET) :             4.808ns  (required time - arrival time)
  Source:                 frame_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_tens_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 1.409ns (28.437%)  route 3.546ns (71.563%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.556     5.077    clk_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  frame_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.478     5.555 r  frame_count_reg[1]/Q
                         net (fo=6, routed)           0.857     6.413    frame_count[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.295     6.708 f  sec_ones[3]_i_3/O
                         net (fo=1, routed)           1.277     7.985    game_inst/sec_ones_reg[0]
    SLICE_X6Y27          LUT4 (Prop_lut4_I3_O)        0.157     8.142 r  game_inst/sec_ones[3]_i_1/O
                         net (fo=5, routed)           0.758     8.899    game_inst/FSM_onehot_state_reg[1]_0[0]
    SLICE_X13Y30         LUT5 (Prop_lut5_I0_O)        0.355     9.254 r  game_inst/sec_tens[3]_i_1/O
                         net (fo=6, routed)           0.323     9.577    game_inst/sec_ones_reg[1][0]
    SLICE_X12Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.701 r  game_inst/min_tens[3]_i_1/O
                         net (fo=4, routed)           0.331    10.032    min_tens
    SLICE_X12Y33         FDCE                                         r  min_tens_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X12Y33         FDCE                                         r  min_tens_reg[1]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X12Y33         FDCE (Setup_fdce_C_CE)      -0.169    14.840    min_tens_reg[1]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -10.032    
  -------------------------------------------------------------------
                         slack                                  4.808    

Slack (MET) :             4.808ns  (required time - arrival time)
  Source:                 frame_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_tens_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 1.409ns (28.437%)  route 3.546ns (71.563%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.556     5.077    clk_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  frame_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.478     5.555 r  frame_count_reg[1]/Q
                         net (fo=6, routed)           0.857     6.413    frame_count[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.295     6.708 f  sec_ones[3]_i_3/O
                         net (fo=1, routed)           1.277     7.985    game_inst/sec_ones_reg[0]
    SLICE_X6Y27          LUT4 (Prop_lut4_I3_O)        0.157     8.142 r  game_inst/sec_ones[3]_i_1/O
                         net (fo=5, routed)           0.758     8.899    game_inst/FSM_onehot_state_reg[1]_0[0]
    SLICE_X13Y30         LUT5 (Prop_lut5_I0_O)        0.355     9.254 r  game_inst/sec_tens[3]_i_1/O
                         net (fo=6, routed)           0.323     9.577    game_inst/sec_ones_reg[1][0]
    SLICE_X12Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.701 r  game_inst/min_tens[3]_i_1/O
                         net (fo=4, routed)           0.331    10.032    min_tens
    SLICE_X12Y33         FDCE                                         r  min_tens_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X12Y33         FDCE                                         r  min_tens_reg[2]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X12Y33         FDCE (Setup_fdce_C_CE)      -0.169    14.840    min_tens_reg[2]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -10.032    
  -------------------------------------------------------------------
                         slack                                  4.808    

Slack (MET) :             4.808ns  (required time - arrival time)
  Source:                 frame_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_tens_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 1.409ns (28.437%)  route 3.546ns (71.563%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.556     5.077    clk_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  frame_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.478     5.555 r  frame_count_reg[1]/Q
                         net (fo=6, routed)           0.857     6.413    frame_count[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.295     6.708 f  sec_ones[3]_i_3/O
                         net (fo=1, routed)           1.277     7.985    game_inst/sec_ones_reg[0]
    SLICE_X6Y27          LUT4 (Prop_lut4_I3_O)        0.157     8.142 r  game_inst/sec_ones[3]_i_1/O
                         net (fo=5, routed)           0.758     8.899    game_inst/FSM_onehot_state_reg[1]_0[0]
    SLICE_X13Y30         LUT5 (Prop_lut5_I0_O)        0.355     9.254 r  game_inst/sec_tens[3]_i_1/O
                         net (fo=6, routed)           0.323     9.577    game_inst/sec_ones_reg[1][0]
    SLICE_X12Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.701 r  game_inst/min_tens[3]_i_1/O
                         net (fo=4, routed)           0.331    10.032    min_tens
    SLICE_X12Y33         FDCE                                         r  min_tens_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X12Y33         FDCE                                         r  min_tens_reg[3]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X12Y33         FDCE (Setup_fdce_C_CE)      -0.169    14.840    min_tens_reg[3]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -10.032    
  -------------------------------------------------------------------
                         slack                                  4.808    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 frame_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_tens_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 1.285ns (28.373%)  route 3.244ns (71.627%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.556     5.077    clk_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  frame_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.478     5.555 r  frame_count_reg[1]/Q
                         net (fo=6, routed)           0.857     6.413    frame_count[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.295     6.708 f  sec_ones[3]_i_3/O
                         net (fo=1, routed)           1.277     7.985    game_inst/sec_ones_reg[0]
    SLICE_X6Y27          LUT4 (Prop_lut4_I3_O)        0.157     8.142 r  game_inst/sec_ones[3]_i_1/O
                         net (fo=5, routed)           0.758     8.899    game_inst/FSM_onehot_state_reg[1]_0[0]
    SLICE_X13Y30         LUT5 (Prop_lut5_I0_O)        0.355     9.254 r  game_inst/sec_tens[3]_i_1/O
                         net (fo=6, routed)           0.352     9.606    sec_tens
    SLICE_X12Y32         FDCE                                         r  sec_tens_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X12Y32         FDCE                                         r  sec_tens_reg[0]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X12Y32         FDCE (Setup_fdce_C_CE)      -0.169    14.839    sec_tens_reg[0]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  5.233    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 frame_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_tens_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 1.285ns (28.373%)  route 3.244ns (71.627%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.556     5.077    clk_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  frame_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.478     5.555 r  frame_count_reg[1]/Q
                         net (fo=6, routed)           0.857     6.413    frame_count[1]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.295     6.708 f  sec_ones[3]_i_3/O
                         net (fo=1, routed)           1.277     7.985    game_inst/sec_ones_reg[0]
    SLICE_X6Y27          LUT4 (Prop_lut4_I3_O)        0.157     8.142 r  game_inst/sec_ones[3]_i_1/O
                         net (fo=5, routed)           0.758     8.899    game_inst/FSM_onehot_state_reg[1]_0[0]
    SLICE_X13Y30         LUT5 (Prop_lut5_I0_O)        0.355     9.254 r  game_inst/sec_tens[3]_i_1/O
                         net (fo=6, routed)           0.352     9.606    sec_tens
    SLICE_X12Y32         FDCE                                         r  sec_tens_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X12Y32         FDCE                                         r  sec_tens_reg[1]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X12Y32         FDCE (Setup_fdce_C_CE)      -0.169    14.839    sec_tens_reg[1]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  5.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 db_jump/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_jump/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.589     1.472    db_jump/CLK
    SLICE_X3Y32          FDRE                                         r  db_jump/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  db_jump/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.113     1.726    db_jump/shift_reg_reg_n_0_[1]
    SLICE_X5Y32          FDRE                                         r  db_jump/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.856     1.983    db_jump/CLK
    SLICE_X5Y32          FDRE                                         r  db_jump/shift_reg_reg[2]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X5Y32          FDRE (Hold_fdre_C_D)         0.075     1.580    db_jump/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 kbd_decoder/op/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_down_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.587     1.470    kbd_decoder/op/CLK
    SLICE_X5Y32          FDRE                                         r  kbd_decoder/op/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  kbd_decoder/op/pb_out_reg/Q
                         net (fo=1, routed)           0.100     1.711    kbd_decoder/op/pulse_been_ready
    SLICE_X6Y32          LUT4 (Prop_lut4_I2_O)        0.045     1.756 r  kbd_decoder/op/key_down[41]_i_1/O
                         net (fo=1, routed)           0.000     1.756    kbd_decoder/op_n_0
    SLICE_X6Y32          FDCE                                         r  kbd_decoder/key_down_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.856     1.983    kbd_decoder/CLK
    SLICE_X6Y32          FDCE                                         r  kbd_decoder/key_down_reg[41]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X6Y32          FDCE (Hold_fdce_C_D)         0.121     1.605    kbd_decoder/key_down_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/frame_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.808%)  route 0.126ns (47.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.589     1.472    kbd_decoder/inst/Ps2Interface_i/CLK
    SLICE_X7Y34          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/frame_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  kbd_decoder/inst/Ps2Interface_i/frame_reg[5]/Q
                         net (fo=3, routed)           0.126     1.739    kbd_decoder/inst/Ps2Interface_i/p_0_in[4]
    SLICE_X4Y34          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.858     1.985    kbd_decoder/inst/Ps2Interface_i/CLK
    SLICE_X4Y34          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[4]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X4Y34          FDCE (Hold_fdce_C_D)         0.075     1.561    kbd_decoder/inst/Ps2Interface_i/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/tx_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.695%)  route 0.148ns (44.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.591     1.474    kbd_decoder/inst/CLK
    SLICE_X3Y35          FDCE                                         r  kbd_decoder/inst/tx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  kbd_decoder/inst/tx_valid_reg/Q
                         net (fo=15, routed)          0.148     1.763    kbd_decoder/inst/Ps2Interface_i/frame_reg[9]_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I2_O)        0.045     1.808 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.808    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[2]_i_1__0_n_0
    SLICE_X6Y35          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.859     1.986    kbd_decoder/inst/Ps2Interface_i/CLK
    SLICE_X6Y35          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X6Y35          FDCE (Hold_fdce_C_D)         0.121     1.629    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/key_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.486%)  route 0.123ns (46.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.589     1.472    kbd_decoder/inst/Ps2Interface_i/CLK
    SLICE_X4Y34          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.123     1.736    kbd_decoder/inst/rx_data[0]
    SLICE_X5Y33          FDCE                                         r  kbd_decoder/inst/key_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.857     1.984    kbd_decoder/inst/CLK
    SLICE_X5Y33          FDCE                                         r  kbd_decoder/inst/key_in_reg[0]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X5Y33          FDCE (Hold_fdce_C_D)         0.070     1.555    kbd_decoder/inst/key_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/key_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.403%)  route 0.138ns (42.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.588     1.471    kbd_decoder/inst/CLK
    SLICE_X4Y33          FDCE                                         r  kbd_decoder/inst/key_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  kbd_decoder/inst/key_in_reg[5]/Q
                         net (fo=2, routed)           0.138     1.750    kbd_decoder/inst/key_in[5]
    SLICE_X6Y33          LUT2 (Prop_lut2_I1_O)        0.045     1.795 r  kbd_decoder/inst/key[5]_i_1/O
                         net (fo=1, routed)           0.000     1.795    kbd_decoder/key0_in[5]
    SLICE_X6Y33          FDCE                                         r  kbd_decoder/key_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.857     1.984    kbd_decoder/CLK
    SLICE_X6Y33          FDCE                                         r  kbd_decoder/key_reg[5]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X6Y33          FDCE (Hold_fdce_C_D)         0.121     1.606    kbd_decoder/key_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 db_jump/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_jump/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.587     1.470    db_jump/CLK
    SLICE_X5Y32          FDRE                                         r  db_jump/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  db_jump/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.127     1.738    db_jump/shift_reg_reg_n_0_[5]
    SLICE_X5Y32          FDRE                                         r  db_jump/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.856     1.983    db_jump/CLK
    SLICE_X5Y32          FDRE                                         r  db_jump/shift_reg_reg[6]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X5Y32          FDRE (Hold_fdre_C_D)         0.071     1.541    db_jump/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/ps2_data_en_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.671%)  route 0.124ns (37.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.593     1.476    kbd_decoder/inst/Ps2Interface_i/CLK
    SLICE_X2Y38          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.164     1.640 f  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/Q
                         net (fo=3, routed)           0.124     1.765    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[14]
    SLICE_X2Y36          LUT6 (Prop_lut6_I3_O)        0.045     1.810 r  kbd_decoder/inst/Ps2Interface_i/ps2_data_en_inv_i_1/O
                         net (fo=1, routed)           0.000     1.810    kbd_decoder/inst/Ps2Interface_i/ps2_data_en_next
    SLICE_X2Y36          FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_data_en_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.861     1.988    kbd_decoder/inst/Ps2Interface_i/CLK
    SLICE_X2Y36          FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_data_en_reg_inv/C
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y36          FDPE (Hold_fdpe_C_D)         0.121     1.610    kbd_decoder/inst/Ps2Interface_i/ps2_data_en_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/key_in_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.367%)  route 0.139ns (49.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.589     1.472    kbd_decoder/inst/Ps2Interface_i/CLK
    SLICE_X4Y34          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[1]/Q
                         net (fo=4, routed)           0.139     1.752    kbd_decoder/inst/rx_data[1]
    SLICE_X5Y33          FDCE                                         r  kbd_decoder/inst/key_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.857     1.984    kbd_decoder/inst/CLK
    SLICE_X5Y33          FDCE                                         r  kbd_decoder/inst/key_in_reg[1]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X5Y33          FDCE (Hold_fdce_C_D)         0.066     1.551    kbd_decoder/inst/key_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/been_ready_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.189ns (53.983%)  route 0.161ns (46.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.587     1.470    kbd_decoder/inst/CLK
    SLICE_X4Y32          FDCE                                         r  kbd_decoder/inst/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  kbd_decoder/inst/valid_reg/Q
                         net (fo=5, routed)           0.161     1.772    kbd_decoder/inst/valid
    SLICE_X6Y32          LUT5 (Prop_lut5_I3_O)        0.048     1.820 r  kbd_decoder/inst/been_ready_i_1/O
                         net (fo=1, routed)           0.000     1.820    kbd_decoder/inst_n_2
    SLICE_X6Y32          FDCE                                         r  kbd_decoder/been_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.856     1.983    kbd_decoder/CLK
    SLICE_X6Y32          FDCE                                         r  kbd_decoder/been_ready_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X6Y32          FDCE (Hold_fdce_C_D)         0.131     1.615    kbd_decoder/been_ready_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y32    db_jump/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y32    db_jump/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y32    db_jump/shift_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y32    db_jump/shift_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y32    db_jump/shift_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y32    db_jump/shift_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y32    db_jump/shift_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y31    db_start/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y31    db_start/shift_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y38    kbd_decoder/inst/Ps2Interface_i/data_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y38    kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   pclk_gen/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   pclk_gen/num_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y32    db_jump/shift_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y32    db_jump/shift_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y32    db_jump/shift_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y32    db_jump/shift_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y32    db_jump/shift_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y31    db_start/shift_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    db_jump/shift_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    db_jump/shift_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y29   display_inst/clk_divider_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y29   display_inst/clk_divider_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y29   display_inst/clk_divider_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y30   display_inst/clk_divider_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y30   display_inst/clk_divider_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y30   display_inst/clk_divider_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y30   display_inst/clk_divider_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y31   display_inst/clk_divider_reg[8]/C



