#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Feb 23 18:21:43 2017
# Process ID: 27430
# Current directory: /usr/userfs/a/az579/slam-xilinx/vivado/vivado.runs/synth_1
# Command line: vivado -log vivado_wrapper.vds -mode batch -messageDb vivado.pb -notrace -source vivado_wrapper.tcl
# Log file: /usr/userfs/a/az579/slam-xilinx/vivado/vivado.runs/synth_1/vivado_wrapper.vds
# Journal file: /usr/userfs/a/az579/slam-xilinx/vivado/vivado.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source vivado_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/usr/userfs/a/az579/slam-xilinx/jacobian-accelerator/jacobian-accelerator/impl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/york/cs/net/xilinx_vivado-2016.2_ise-14.7_x86-64-1/Vivado/2016.2/data/ip'.
Command: synth_design -top vivado_wrapper -part xc7z045ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-1223] The version limit for your license is '2016.12' and will expire in -54 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27437 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1128.941 ; gain = 251.105 ; free physical = 9135 ; free virtual = 28177
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vivado_wrapper' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/hdl/vivado_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'vivado' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/hdl/vivado.v:668]
INFO: [Synth 8-638] synthesizing module 'vivado_axi_mem_intercon_0' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/hdl/vivado.v:1165]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_F1FPHO' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/hdl/vivado.v:307]
INFO: [Synth 8-638] synthesizing module 'vivado_auto_pc_0' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ip/vivado_auto_pc_0/synth/vivado_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_axi3_conv' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b_downsizer' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b_downsizer' (1#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_a_axi3_conv' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_fifo' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_fifo_gen' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_fifo_gen' (19#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_fifo' (20#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_a_axi3_conv' (21#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_w_axi3_conv' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_w_axi3_conv' (22#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_a_axi3_conv__parameterized0' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_fifo__parameterized0' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_fifo_gen__parameterized0' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_fifo_gen__parameterized0' (22#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_fifo__parameterized0' (22#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_a_axi3_conv__parameterized0' (22#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_r_axi3_conv' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_r_axi3_conv' (23#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_axi3_conv' (24#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter' (25#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'vivado_auto_pc_0' (26#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ip/vivado_auto_pc_0/synth/vivado_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_F1FPHO' (27#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/hdl/vivado.v:307]
INFO: [Synth 8-256] done synthesizing module 'vivado_axi_mem_intercon_0' (28#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/hdl/vivado.v:1165]
INFO: [Synth 8-638] synthesizing module 'vivado_processing_system7_0_0' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ip/vivado_processing_system7_0_0/synth/vivado_processing_system7_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ip/vivado_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ip/vivado_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1338]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ip/vivado_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1339]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/york/cs/net/xilinx_vivado-2016.2_ise-14.7_x86-64-1/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (29#1) [/opt/york/cs/net/xilinx_vivado-2016.2_ise-14.7_x86-64-1/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/york/cs/net/xilinx_vivado-2016.2_ise-14.7_x86-64-1/Vivado/2016.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (30#1) [/opt/york/cs/net/xilinx_vivado-2016.2_ise-14.7_x86-64-1/Vivado/2016.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/york/cs/net/xilinx_vivado-2016.2_ise-14.7_x86-64-1/Vivado/2016.2/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'PS7' (31#1) [/opt/york/cs/net/xilinx_vivado-2016.2_ise-14.7_x86-64-1/Vivado/2016.2/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (32#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ip/vivado_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ip/vivado_processing_system7_0_0/synth/vivado_processing_system7_0_0.v:438]
INFO: [Synth 8-256] done synthesizing module 'vivado_processing_system7_0_0' (33#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ip/vivado_processing_system7_0_0/synth/vivado_processing_system7_0_0.v:59]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'vivado_processing_system7_0_0' requires 108 connections, but only 101 given [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/hdl/vivado.v:936]
INFO: [Synth 8-638] synthesizing module 'vivado_processing_system7_0_axi_periph_0' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/hdl/vivado.v:1535]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1AV7JYT' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/hdl/vivado.v:12]
INFO: [Synth 8-638] synthesizing module 'vivado_auto_pc_1' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ip/vivado_auto_pc_1/synth/vivado_auto_pc_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter__parameterized0' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_aw_channel' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_cmd_translator' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_incr_cmd' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_incr_cmd' (34#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wrap_cmd' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wrap_cmd' (35#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_cmd_translator' (36#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm' (37#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_aw_channel' (38#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_b_channel' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo' (39#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0' (39#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_b_channel' (40#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_ar_channel' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm' (41#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_ar_channel' (42#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_r_channel' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1' (42#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2' (42#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_r_channel' (43#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (44#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' (45#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized0' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized0' (45#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized1' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized1' (45#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized2' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized2' (45#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (46#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice' (47#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized0' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (47#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized3' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized3' (47#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized4' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized4' (47#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized5' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized5' (47#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized6' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized6' (47#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized7' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized7' (47#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (47#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized0' (47#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s' (48#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter__parameterized0' (48#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'vivado_auto_pc_1' (49#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ip/vivado_auto_pc_1/synth/vivado_auto_pc_1.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'vivado_auto_pc_1' requires 59 connections, but only 57 given [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/hdl/vivado.v:247]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1AV7JYT' (50#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/hdl/vivado.v:12]
INFO: [Synth 8-256] done synthesizing module 'vivado_processing_system7_0_axi_periph_0' (51#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/hdl/vivado.v:1535]
INFO: [Synth 8-638] synthesizing module 'vivado_rst_processing_system7_0_100M_0' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ip/vivado_rst_processing_system7_0_100M_0/synth/vivado_rst_processing_system7_0_100M_0.vhd:71]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ip/vivado_rst_processing_system7_0_100M_0/synth/vivado_rst_processing_system7_0_100M_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/york/cs/net/xilinx_vivado-2016.2_ise-14.7_x86-64-1/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294' bound to instance 'POR_SRL_I' of component 'SRL16' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/york/cs/net/xilinx_vivado-2016.2_ise-14.7_x86-64-1/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (52#1) [/opt/york/cs/net/xilinx_vivado-2016.2_ise-14.7_x86-64-1/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (53#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (54#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (55#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (56#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (57#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'vivado_rst_processing_system7_0_100M_0' (58#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ip/vivado_rst_processing_system7_0_100M_0/synth/vivado_rst_processing_system7_0_100M_0.vhd:71]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_100M' of module 'vivado_rst_processing_system7_0_100M_0' requires 10 connections, but only 7 given [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/hdl/vivado.v:1100]
INFO: [Synth 8-638] synthesizing module 'vivado_toplevel_0_0' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ip/vivado_toplevel_0_0/synth/vivado_toplevel_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'toplevel' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:572]
INFO: [Synth 8-638] synthesizing module 'toplevel_x_V' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_x_V.v:61]
INFO: [Synth 8-638] synthesizing module 'toplevel_x_V_ram' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_x_V.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_x_V.v:25]
INFO: [Synth 8-3876] $readmem data file './toplevel_x_V_ram.dat' is read successfully [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_x_V.v:28]
INFO: [Synth 8-256] done synthesizing module 'toplevel_x_V_ram' (59#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_x_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'toplevel_x_V' (60#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_x_V.v:61]
INFO: [Synth 8-638] synthesizing module 'toplevel_R_V' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_R_V.v:49]
INFO: [Synth 8-638] synthesizing module 'toplevel_R_V_ram' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_R_V.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_R_V.v:22]
INFO: [Synth 8-3876] $readmem data file './toplevel_R_V_ram.dat' is read successfully [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_R_V.v:25]
INFO: [Synth 8-256] done synthesizing module 'toplevel_R_V_ram' (61#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_R_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'toplevel_R_V' (62#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_R_V.v:49]
INFO: [Synth 8-638] synthesizing module 'toplevel_control_s_axi' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_control_s_axi.v:194]
INFO: [Synth 8-256] done synthesizing module 'toplevel_control_s_axi' (63#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_control_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'toplevel_ocm_m_axi' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'toplevel_ocm_m_axi_throttl' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:712]
INFO: [Synth 8-256] done synthesizing module 'toplevel_ocm_m_axi_throttl' (64#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:712]
INFO: [Synth 8-638] synthesizing module 'toplevel_ocm_m_axi_throttl__parameterized0' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:712]
INFO: [Synth 8-256] done synthesizing module 'toplevel_ocm_m_axi_throttl__parameterized0' (64#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:712]
INFO: [Synth 8-638] synthesizing module 'toplevel_ocm_m_axi_write' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:1516]
INFO: [Synth 8-638] synthesizing module 'toplevel_ocm_m_axi_fifo' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'toplevel_ocm_m_axi_fifo' (65#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'toplevel_ocm_m_axi_fifo__parameterized0' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'toplevel_ocm_m_axi_fifo__parameterized0' (65#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'toplevel_ocm_m_axi_buffer' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:531]
INFO: [Synth 8-256] done synthesizing module 'toplevel_ocm_m_axi_buffer' (66#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:531]
INFO: [Synth 8-638] synthesizing module 'toplevel_ocm_m_axi_fifo__parameterized1' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'toplevel_ocm_m_axi_fifo__parameterized1' (66#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'toplevel_ocm_m_axi_fifo__parameterized2' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'toplevel_ocm_m_axi_fifo__parameterized2' (66#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:422]
WARNING: [Synth 8-3848] Net AWREGION in module/entity toplevel_ocm_m_axi_write does not have driver. [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:1548]
WARNING: [Synth 8-3848] Net WID in module/entity toplevel_ocm_m_axi_write does not have driver. [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:1553]
WARNING: [Synth 8-3848] Net WUSER in module/entity toplevel_ocm_m_axi_write does not have driver. [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:1557]
INFO: [Synth 8-256] done synthesizing module 'toplevel_ocm_m_axi_write' (67#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:1516]
INFO: [Synth 8-638] synthesizing module 'toplevel_ocm_m_axi_read' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:764]
INFO: [Synth 8-638] synthesizing module 'toplevel_ocm_m_axi_fifo__parameterized3' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'toplevel_ocm_m_axi_fifo__parameterized3' (67#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:422]
INFO: [Synth 8-638] synthesizing module 'toplevel_ocm_m_axi_buffer__parameterized0' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:531]
INFO: [Synth 8-256] done synthesizing module 'toplevel_ocm_m_axi_buffer__parameterized0' (67#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:531]
INFO: [Synth 8-638] synthesizing module 'toplevel_ocm_m_axi_reg_slice' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:318]
INFO: [Synth 8-256] done synthesizing module 'toplevel_ocm_m_axi_reg_slice' (68#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:318]
INFO: [Synth 8-638] synthesizing module 'toplevel_ocm_m_axi_fifo__parameterized4' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:422]
INFO: [Synth 8-256] done synthesizing module 'toplevel_ocm_m_axi_fifo__parameterized4' (68#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:422]
WARNING: [Synth 8-3848] Net ARREGION in module/entity toplevel_ocm_m_axi_read does not have driver. [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:795]
INFO: [Synth 8-256] done synthesizing module 'toplevel_ocm_m_axi_read' (69#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:764]
INFO: [Synth 8-256] done synthesizing module 'toplevel_ocm_m_axi' (70#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'toplevel_cordic_atan2' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_cordic_atan2.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_cordic_atan2.v:61]
INFO: [Synth 8-638] synthesizing module 'toplevel_cordic_atan2_atan_2Mi_V' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_cordic_atan2_atan_2Mi_V.v:43]
INFO: [Synth 8-638] synthesizing module 'toplevel_cordic_atan2_atan_2Mi_V_rom' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_cordic_atan2_atan_2Mi_V.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_cordic_atan2_atan_2Mi_V.v:21]
INFO: [Synth 8-3876] $readmem data file './toplevel_cordic_atan2_atan_2Mi_V_rom.dat' is read successfully [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_cordic_atan2_atan_2Mi_V.v:24]
INFO: [Synth 8-256] done synthesizing module 'toplevel_cordic_atan2_atan_2Mi_V_rom' (71#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_cordic_atan2_atan_2Mi_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'toplevel_cordic_atan2_atan_2Mi_V' (72#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_cordic_atan2_atan_2Mi_V.v:43]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_cordic_atan2.v:445]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_cordic_atan2.v:447]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_cordic_atan2.v:449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_cordic_atan2.v:455]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_cordic_atan2.v:463]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_cordic_atan2.v:467]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_cordic_atan2.v:469]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_cordic_atan2.v:507]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_cordic_atan2.v:511]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_cordic_atan2.v:515]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_cordic_atan2.v:521]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_cordic_atan2.v:529]
INFO: [Synth 8-256] done synthesizing module 'toplevel_cordic_atan2' (73#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_cordic_atan2.v:10]
INFO: [Synth 8-638] synthesizing module 'toplevel_matrix_multiply_default' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_matrix_multiply_default.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_matrix_multiply_default.v:70]
INFO: [Synth 8-638] synthesizing module 'toplevel_mul_36s_36s_72_7' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_mul_36s_36s_72_7.v:43]
INFO: [Synth 8-638] synthesizing module 'toplevel_mul_36s_36s_72_7_MulnS_0' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_mul_36s_36s_72_7.v:11]
INFO: [Synth 8-256] done synthesizing module 'toplevel_mul_36s_36s_72_7_MulnS_0' (74#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_mul_36s_36s_72_7.v:11]
INFO: [Synth 8-256] done synthesizing module 'toplevel_mul_36s_36s_72_7' (75#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_mul_36s_36s_72_7.v:43]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_matrix_multiply_default.v:515]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_matrix_multiply_default.v:517]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_matrix_multiply_default.v:547]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_matrix_multiply_default.v:557]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_matrix_multiply_default.v:591]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_matrix_multiply_default.v:593]
INFO: [Synth 8-256] done synthesizing module 'toplevel_matrix_multiply_default' (76#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_matrix_multiply_default.v:10]
INFO: [Synth 8-638] synthesizing module 'toplevel_matrix_multiply_default_1' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_matrix_multiply_default_1.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_matrix_multiply_default_1.v:70]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_matrix_multiply_default_1.v:517]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_matrix_multiply_default_1.v:519]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_matrix_multiply_default_1.v:547]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_matrix_multiply_default_1.v:557]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_matrix_multiply_default_1.v:591]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_matrix_multiply_default_1.v:593]
INFO: [Synth 8-256] done synthesizing module 'toplevel_matrix_multiply_default_1' (77#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_matrix_multiply_default_1.v:10]
INFO: [Synth 8-638] synthesizing module 'toplevel_uitofp_32ns_32_4' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_uitofp_32ns_32_4.v:11]
INFO: [Synth 8-638] synthesizing module 'toplevel_ap_uitofp_2_no_dsp_32' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/ip/toplevel_ap_uitofp_2_no_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at '/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/ip/toplevel_ap_uitofp_2_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'toplevel_ap_uitofp_2_no_dsp_32' (92#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/ip/toplevel_ap_uitofp_2_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'toplevel_uitofp_32ns_32_4' (93#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_uitofp_32ns_32_4.v:11]
INFO: [Synth 8-638] synthesizing module 'toplevel_sitofp_64s_32_4' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_sitofp_64s_32_4.v:11]
INFO: [Synth 8-638] synthesizing module 'toplevel_ap_sitofp_2_no_dsp_64' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/ip/toplevel_ap_sitofp_2_no_dsp_64.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at '/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/ip/toplevel_ap_sitofp_2_no_dsp_64.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'toplevel_ap_sitofp_2_no_dsp_64' (94#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/ip/toplevel_ap_sitofp_2_no_dsp_64.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'toplevel_sitofp_64s_32_4' (95#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_sitofp_64s_32_4.v:11]
INFO: [Synth 8-638] synthesizing module 'toplevel_fpext_32ns_64_1' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_fpext_32ns_64_1.v:11]
INFO: [Synth 8-638] synthesizing module 'toplevel_ap_fpext_0_no_dsp_32' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/ip/toplevel_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at '/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/ip/toplevel_ap_fpext_0_no_dsp_32.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'toplevel_ap_fpext_0_no_dsp_32' (100#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/ip/toplevel_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'toplevel_fpext_32ns_64_1' (101#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_fpext_32ns_64_1.v:11]
INFO: [Synth 8-638] synthesizing module 'toplevel_dcmp_64ns_64ns_1_1' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_dcmp_64ns_64ns_1_1.v:11]
INFO: [Synth 8-638] synthesizing module 'toplevel_ap_dcmp_0_no_dsp_64' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/ip/toplevel_ap_dcmp_0_no_dsp_64.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at '/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/ip/toplevel_ap_dcmp_0_no_dsp_64.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'toplevel_ap_dcmp_0_no_dsp_64' (106#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/ip/toplevel_ap_dcmp_0_no_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'toplevel_dcmp_64ns_64ns_1_1' (107#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_dcmp_64ns_64ns_1_1.v:11]
INFO: [Synth 8-638] synthesizing module 'toplevel_sitodp_64s_64_5' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_sitodp_64s_64_5.v:11]
INFO: [Synth 8-638] synthesizing module 'toplevel_ap_sitodp_3_no_dsp_64' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/ip/toplevel_ap_sitodp_3_no_dsp_64.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at '/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/ip/toplevel_ap_sitodp_3_no_dsp_64.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'toplevel_ap_sitodp_3_no_dsp_64' (108#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/ip/toplevel_ap_sitodp_3_no_dsp_64.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'toplevel_sitodp_64s_64_5' (109#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_sitodp_64s_64_5.v:11]
INFO: [Synth 8-638] synthesizing module 'toplevel_mul_33s_33s_66_6' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_mul_33s_33s_66_6.v:41]
INFO: [Synth 8-638] synthesizing module 'toplevel_mul_33s_33s_66_6_MulnS_1' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_mul_33s_33s_66_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'toplevel_mul_33s_33s_66_6_MulnS_1' (110#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_mul_33s_33s_66_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'toplevel_mul_33s_33s_66_6' (111#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_mul_33s_33s_66_6.v:41]
INFO: [Synth 8-638] synthesizing module 'toplevel_mul_64ns_62s_125_18' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_mul_64ns_62s_125_18.v:65]
INFO: [Synth 8-638] synthesizing module 'toplevel_mul_64ns_62s_125_18_MulnS_2' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_mul_64ns_62s_125_18.v:11]
INFO: [Synth 8-256] done synthesizing module 'toplevel_mul_64ns_62s_125_18_MulnS_2' (112#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_mul_64ns_62s_125_18.v:11]
INFO: [Synth 8-256] done synthesizing module 'toplevel_mul_64ns_62s_125_18' (113#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_mul_64ns_62s_125_18.v:65]
INFO: [Synth 8-638] synthesizing module 'toplevel_mul_30s_32s_36_6' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_mul_30s_32s_36_6.v:41]
INFO: [Synth 8-638] synthesizing module 'toplevel_mul_30s_32s_36_6_MulnS_3' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_mul_30s_32s_36_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'toplevel_mul_30s_32s_36_6_MulnS_3' (114#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_mul_30s_32s_36_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'toplevel_mul_30s_32s_36_6' (115#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_mul_30s_32s_36_6.v:41]
INFO: [Synth 8-638] synthesizing module 'toplevel_sdiv_59ns_31ns_59_63_seq' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_sdiv_59ns_31ns_59_63_seq.v:179]
INFO: [Synth 8-638] synthesizing module 'toplevel_sdiv_59ns_31ns_59_63_seq_div' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_sdiv_59ns_31ns_59_63_seq.v:87]
INFO: [Synth 8-638] synthesizing module 'toplevel_sdiv_59ns_31ns_59_63_seq_div_u' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_sdiv_59ns_31ns_59_63_seq.v:10]
INFO: [Synth 8-256] done synthesizing module 'toplevel_sdiv_59ns_31ns_59_63_seq_div_u' (116#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_sdiv_59ns_31ns_59_63_seq.v:10]
INFO: [Synth 8-256] done synthesizing module 'toplevel_sdiv_59ns_31ns_59_63_seq_div' (117#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_sdiv_59ns_31ns_59_63_seq.v:87]
INFO: [Synth 8-256] done synthesizing module 'toplevel_sdiv_59ns_31ns_59_63_seq' (118#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_sdiv_59ns_31ns_59_63_seq.v:179]
INFO: [Synth 8-638] synthesizing module 'toplevel_sdiv_60ns_37ns_60_64_seq' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_sdiv_60ns_37ns_60_64_seq.v:179]
INFO: [Synth 8-638] synthesizing module 'toplevel_sdiv_60ns_37ns_60_64_seq_div' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_sdiv_60ns_37ns_60_64_seq.v:87]
INFO: [Synth 8-638] synthesizing module 'toplevel_sdiv_60ns_37ns_60_64_seq_div_u' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_sdiv_60ns_37ns_60_64_seq.v:10]
INFO: [Synth 8-256] done synthesizing module 'toplevel_sdiv_60ns_37ns_60_64_seq_div_u' (119#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_sdiv_60ns_37ns_60_64_seq.v:10]
INFO: [Synth 8-256] done synthesizing module 'toplevel_sdiv_60ns_37ns_60_64_seq_div' (120#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_sdiv_60ns_37ns_60_64_seq.v:87]
INFO: [Synth 8-256] done synthesizing module 'toplevel_sdiv_60ns_37ns_60_64_seq' (121#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_sdiv_60ns_37ns_60_64_seq.v:179]
INFO: [Synth 8-638] synthesizing module 'toplevel_sdiv_59ns_37ns_59_63_seq' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_sdiv_59ns_37ns_59_63_seq.v:179]
INFO: [Synth 8-638] synthesizing module 'toplevel_sdiv_59ns_37ns_59_63_seq_div' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_sdiv_59ns_37ns_59_63_seq.v:87]
INFO: [Synth 8-638] synthesizing module 'toplevel_sdiv_59ns_37ns_59_63_seq_div_u' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_sdiv_59ns_37ns_59_63_seq.v:10]
INFO: [Synth 8-256] done synthesizing module 'toplevel_sdiv_59ns_37ns_59_63_seq_div_u' (122#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_sdiv_59ns_37ns_59_63_seq.v:10]
INFO: [Synth 8-256] done synthesizing module 'toplevel_sdiv_59ns_37ns_59_63_seq_div' (123#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_sdiv_59ns_37ns_59_63_seq.v:87]
INFO: [Synth 8-256] done synthesizing module 'toplevel_sdiv_59ns_37ns_59_63_seq' (124#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_sdiv_59ns_37ns_59_63_seq.v:179]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:5392]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:5394]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:5400]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6222]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6226]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6230]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6234]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6238]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6242]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6248]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6250]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6252]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6254]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6256]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6258]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6260]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6262]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6264]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6266]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6268]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6270]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6272]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6274]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6276]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6322]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6324]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6326]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6328]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6330]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6332]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6334]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6336]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6338]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6340]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6342]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6344]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6348]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6350]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6392]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6396]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6406]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6416]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6432]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6590]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6598]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6602]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6606]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6616]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6914]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6950]
INFO: [Synth 8-256] done synthesizing module 'toplevel' (125#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:12]
INFO: [Synth 8-256] done synthesizing module 'vivado_toplevel_0_0' (126#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ip/vivado_toplevel_0_0/synth/vivado_toplevel_0_0.v:58]
WARNING: [Synth 8-350] instance 'toplevel_0' of module 'vivado_toplevel_0_0' requires 55 connections, but only 54 given [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/hdl/vivado.v:1108]
INFO: [Synth 8-256] done synthesizing module 'vivado' (127#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/hdl/vivado.v:668]
INFO: [Synth 8-256] done synthesizing module 'vivado_wrapper' (128#1) [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/hdl/vivado_wrapper.v:12]
WARNING: [Synth 8-3331] design toplevel_mul_30s_32s_36_6 has unconnected port reset
WARNING: [Synth 8-3331] design toplevel_mul_64ns_62s_125_18 has unconnected port reset
WARNING: [Synth 8-3331] design toplevel_mul_33s_33s_66_6 has unconnected port reset
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized218 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized218 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized218 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized216 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized216 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized216 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized214 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized214 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized214 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized214 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized214 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized212 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized212 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized212 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized212 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized212 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized210 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized210 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized210 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized208 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized208 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized208 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized206 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized206 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized206 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized206 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized206 has unconnected port SINIT
WARNING: [Synth 8-3331] design norm_zero_det__parameterized0 has unconnected port DIST[10]
WARNING: [Synth 8-3331] design norm_zero_det__parameterized0 has unconnected port DIST[9]
WARNING: [Synth 8-3331] design norm_zero_det__parameterized0 has unconnected port DIST[8]
WARNING: [Synth 8-3331] design norm_zero_det__parameterized0 has unconnected port DIST[7]
WARNING: [Synth 8-3331] design norm_zero_det__parameterized0 has unconnected port DIST[6]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain has unconnected port B[63]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized276 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized276 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized276 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized270 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized270 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized270 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized274 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized274 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized274 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized274 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized274 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized272 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized272 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized272 has unconnected port SINIT
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[62]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[61]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[60]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[59]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[58]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[57]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[56]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[55]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[54]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[53]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[52]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[51]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[50]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[49]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[48]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[47]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[46]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[45]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[44]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[43]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[42]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[41]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[40]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[39]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[38]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[37]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[36]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[35]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[34]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[33]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[32]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[31]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[30]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[29]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[28]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[27]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[26]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[25]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[24]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[23]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1384.004 ; gain = 506.168 ; free physical = 8869 ; free virtual = 27925
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1384.004 ; gain = 506.168 ; free physical = 8866 ; free virtual = 27925
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1139 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ip/vivado_processing_system7_0_0/vivado_processing_system7_0_0.xdc] for cell 'vivado_i/processing_system7_0/inst'
Finished Parsing XDC File [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ip/vivado_processing_system7_0_0/vivado_processing_system7_0_0.xdc] for cell 'vivado_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ip/vivado_processing_system7_0_0/vivado_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vivado_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vivado_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ip/vivado_rst_processing_system7_0_100M_0/vivado_rst_processing_system7_0_100M_0_board.xdc] for cell 'vivado_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ip/vivado_rst_processing_system7_0_100M_0/vivado_rst_processing_system7_0_100M_0_board.xdc] for cell 'vivado_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ip/vivado_rst_processing_system7_0_100M_0/vivado_rst_processing_system7_0_100M_0.xdc] for cell 'vivado_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ip/vivado_rst_processing_system7_0_100M_0/vivado_rst_processing_system7_0_100M_0.xdc] for cell 'vivado_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vivado_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vivado_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1717.770 ; gain = 0.000 ; free physical = 8627 ; free virtual = 27728
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 1717.770 ; gain = 839.934 ; free physical = 8635 ; free virtual = 27728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 1717.770 ; gain = 839.934 ; free physical = 8635 ; free virtual = 27728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for vivado_i/processing_system7_0/inst. (constraint file  /usr/userfs/a/az579/slam-xilinx/vivado/vivado.runs/synth_1/dont_touch.xdc, line 29).
Applied set_property DONT_TOUCH = true for vivado_i/rst_processing_system7_0_100M/U0. (constraint file  /usr/userfs/a/az579/slam-xilinx/vivado/vivado.runs/synth_1/dont_touch.xdc, line 34).
Applied set_property DONT_TOUCH = true for vivado_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vivado_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vivado_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vivado_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vivado_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vivado_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vivado_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vivado_i/toplevel_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1717.770 ; gain = 839.934 ; free physical = 8635 ; free virtual = 27728
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:823]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:614]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:510]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:614]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_ocm_m_axi.v:510]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_cordic_atan2.v:511]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_cordic_atan2.v:521]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_cordic_atan2.v:529]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_178_fu_465_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_175_fu_455_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_177_fu_460_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_168_fu_207_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_167_fu_201_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_347_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_178_fu_465_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_175_fu_455_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_177_fu_460_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_168_fu_207_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_167_fu_201_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_347_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "storemerge_cast_cast_fu_331_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "storemerge1_cast_cast_fu_339_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_cast_fu_309_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_s_fu_257_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond9_fu_210_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_flatten7_fu_170_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_flatten2_fu_152_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_164_fu_303_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_165_fu_309_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond9_fu_210_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_flatten7_fu_170_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_flatten1_fu_152_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_161_fu_303_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_162_fu_309_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:6322]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_138_reg_4474_reg' and it is trimmed from '4' to '2' bits. [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:2482]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_71_reg_3767_reg' and it is trimmed from '4' to '2' bits. [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel.v:2475]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond6_fu_3217_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_731_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_1004_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_i_fu_1965_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond4_fu_3187_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond5_fu_3515_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_3545_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_141_fu_3289_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_100_fu_2657_p2" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_50_fu_1420_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_32_fu_1485_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_55_fu_1625_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_87_fu_2359_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_43_fu_1169_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_145_fu_3352_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_840_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs_fu_2527_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_111_fu_2732_p2" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_112_fu_2746_p2" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_75_fu_2131_p2" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_113_fu_2764_p2" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_115_fu_2786_p2" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "exitcond6_fu_3217_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_1034_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_731_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_1004_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_i_fu_1965_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond4_fu_3187_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond5_fu_3515_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_3545_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_141_fu_3289_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_100_fu_2657_p2" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_50_fu_1420_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_32_fu_1485_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_55_fu_1625_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_87_fu_2359_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_43_fu_1169_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_145_fu_3352_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_840_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs_fu_2527_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_111_fu_2732_p2" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_112_fu_2746_p2" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_75_fu_2131_p2" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_113_fu_2764_p2" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_115_fu_2786_p2" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ocm_ARLEN" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ocm_AWLEN" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 1717.770 ; gain = 839.934 ; free physical = 8626 ; free virtual = 27711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |toplevel__GB0 |           1|     19622|
|2     |toplevel__GB1 |           1|     11954|
|3     |toplevel__GB2 |           1|     23636|
|4     |vivado__GC0   |           1|      4760|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:55 ; elapsed = 00:01:03 . Memory (MB): peak = 1717.770 ; gain = 839.934 ; free physical = 8626 ; free virtual = 27711
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "tmp_87_fu_2359_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_168_fu_207_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_167_fu_201_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_168_fu_207_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_167_fu_201_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_32_fu_1485_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_145_fu_3352_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_43_fu_1169_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_141_fu_3289_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_s_fu_840_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'toplevel_mul_33s_33s_66_6_U21/toplevel_mul_33s_33s_66_6_MulnS_1_U/buff3_reg' and it is trimmed from '66' to '59' bits. [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_mul_33s_33s_66_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'toplevel_mul_33s_33s_66_6_U21/toplevel_mul_33s_33s_66_6_MulnS_1_U/buff2_reg' and it is trimmed from '66' to '59' bits. [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_mul_33s_33s_66_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'toplevel_mul_33s_33s_66_6_U21/toplevel_mul_33s_33s_66_6_MulnS_1_U/buff1_reg' and it is trimmed from '66' to '59' bits. [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_mul_33s_33s_66_6.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'toplevel_mul_33s_33s_66_6_U21/toplevel_mul_33s_33s_66_6_MulnS_1_U/buff0_reg' and it is trimmed from '66' to '59' bits. [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_mul_33s_33s_66_6.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'toplevel_mul_33s_33s_66_6_U20/toplevel_mul_33s_33s_66_6_MulnS_1_U/buff3_reg' and it is trimmed from '66' to '59' bits. [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_mul_33s_33s_66_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'toplevel_mul_33s_33s_66_6_U20/toplevel_mul_33s_33s_66_6_MulnS_1_U/buff2_reg' and it is trimmed from '66' to '59' bits. [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_mul_33s_33s_66_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'toplevel_mul_33s_33s_66_6_U20/toplevel_mul_33s_33s_66_6_MulnS_1_U/buff1_reg' and it is trimmed from '66' to '59' bits. [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_mul_33s_33s_66_6.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'toplevel_mul_33s_33s_66_6_U20/toplevel_mul_33s_33s_66_6_MulnS_1_U/buff0_reg' and it is trimmed from '66' to '59' bits. [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_mul_33s_33s_66_6.v:32]
INFO: [Synth 8-5545] ROM "tmp_87_fu_2359_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'toplevel_sdiv_59ns_37ns_59_63_seq_div_U/toplevel_sdiv_59ns_37ns_59_63_seq_div_u_0/remd_tmp_reg' and it is trimmed from '59' to '58' bits. [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_sdiv_59ns_37ns_59_63_seq.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'toplevel_sdiv_60ns_37ns_60_64_seq_div_U/toplevel_sdiv_60ns_37ns_60_64_seq_div_u_0/remd_tmp_reg' and it is trimmed from '60' to '59' bits. [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_sdiv_60ns_37ns_60_64_seq.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'toplevel_sdiv_59ns_31ns_59_63_seq_div_U/toplevel_sdiv_59ns_31ns_59_63_seq_div_u_0/remd_tmp_reg' and it is trimmed from '59' to '58' bits. [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_sdiv_59ns_31ns_59_63_seq.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'toplevel_sdiv_59ns_31ns_59_63_seq_div_U/toplevel_sdiv_59ns_31ns_59_63_seq_div_u_0/remd_tmp_reg' and it is trimmed from '59' to '58' bits. [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/toplevel_v1_0/hdl/verilog/toplevel_sdiv_59ns_31ns_59_63_seq.v:45]
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_55_fu_1625_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_50_fu_1420_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_75_fu_2131_p2" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_111_fu_2732_p2" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_112_fu_2746_p2" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_113_fu_2764_p2" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_115_fu_2786_p2" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_100_fu_2657_p2" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs_fu_2527_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/usr/userfs/a/az579/slam-xilinx/vivado/vivado.srcs/sources_1/bd/vivado/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:31 . Memory (MB): peak = 1717.770 ; gain = 839.934 ; free physical = 8626 ; free virtual = 27711
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:23 ; elapsed = 00:01:31 . Memory (MB): peak = 1717.770 ; gain = 839.934 ; free physical = 8626 ; free virtual = 27711

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |toplevel__GB0 |           1|     23132|
|2     |toplevel__GB1 |           1|     14472|
|3     |toplevel__GB2 |           1|     26166|
|4     |vivado__GC0   |           1|      5076|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_0/\tmp_163_cast_reg_4456_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_0/\tmp_29_cast_reg_3748_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_0/\tmp_165_cast_reg_4564_reg[0] )
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[0]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (vivado_i/toplevel_0/insti_3_0/\current_ocm_write_position_V_reg_3661_reg[0] )
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[1]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[1]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[2]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[2]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[3]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[3]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[4]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[4]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[5]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[5]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[6]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[6]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[7]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[7]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[8]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[8]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[9]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[9]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[10]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[10]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[11]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[11]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[12]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[12]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[13]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[13]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[14]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[14]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[15]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[15]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[16]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[16]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[17]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[17]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[18]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[18]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[19]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[19]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[20]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[20]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[21]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[21]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[22]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[22]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[23]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[23]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[24]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[24]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[25]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[25]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[26]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[26]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[27]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[27]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[28]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[28]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[29]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[29]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[30]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[30]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[31]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[31]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[32]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[32]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[33]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[33]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[34]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[34]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_0/man_V_5_reg_3907_reg[35]' (FDE) to 'vivado_i/toplevel_0/insti_3_0/tmp_48_reg_3922_reg[35]'
WARNING: [Synth 8-3332] Sequential element (tmp_mid2_v_reg_399_reg[1]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (Row_assign_reg_108_reg[1]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[47]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[46]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[45]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[44]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[43]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[42]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[41]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[40]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[39]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[38]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[37]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[36]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[35]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[34]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[33]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[32]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[31]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[30]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[29]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[28]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[27]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[26]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[25]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[24]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[23]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[22]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[21]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[20]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[19]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[18]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff1_reg[17]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[47]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[46]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[45]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[44]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[43]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[42]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[41]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[40]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[39]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[38]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[37]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[36]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[35]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[34]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[33]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[32]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[31]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[30]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[29]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[28]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[27]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[26]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[25]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[24]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[23]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[22]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[21]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[20]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[19]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[18]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff2_reg[17]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[47]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[46]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[45]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[44]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[43]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[42]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[41]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[40]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[39]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[38]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[37]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[36]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[35]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[34]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[33]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[32]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[31]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[30]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[29]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[28]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[27]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[26]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[25]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[24]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[23]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[22]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[21]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[20]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[19]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[18]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff3_reg[17]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff4_reg[47]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff4_reg[46]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff4_reg[45]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff4_reg[44]) is unused and will be removed from module toplevel_matrix_multiply_default.
WARNING: [Synth 8-3332] Sequential element (toplevel_mul_36s_36s_72_7_U5/toplevel_mul_36s_36s_72_7_MulnS_0_U/buff4_reg[43]) is unused and will be removed from module toplevel_matrix_multiply_default.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff0_reg[17]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff0_reg[17]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff0_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff0_reg[17]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff0_reg[17]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff0_reg[17]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff0_reg[13]__5 )
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/toplevel_ocm_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'vivado_i/toplevel_0/insti_3_1/toplevel_ocm_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_ocm_m_axi_U/bus_read/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/toplevel_ocm_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'vivado_i/toplevel_0/insti_3_1/toplevel_ocm_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_ocm_m_axi_U/bus_write/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/toplevel_ocm_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'vivado_i/toplevel_0/insti_3_1/toplevel_ocm_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/toplevel_ocm_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'vivado_i/toplevel_0/insti_3_1/toplevel_ocm_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/toplevel_ocm_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'vivado_i/toplevel_0/insti_3_1/toplevel_ocm_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[0]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[91]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[1]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[92]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[2]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[93]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[3]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[94]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[4]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[95]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[5]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[96]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[6]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[97]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[7]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[98]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[8]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[99]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[9]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[100]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[10]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[101]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[11]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[102]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[12]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[103]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[13]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[104]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[14]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[105]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[15]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[106]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[16]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[107]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[17]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[108]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[18]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[109]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[19]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[110]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[20]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[111]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[21]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[112]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[22]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[113]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[23]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[114]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[24]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[115]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[25]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[116]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[26]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[117]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[27]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[118]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[28]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[119]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[29]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[120]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[30]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[121]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[31]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[122]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[32]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[123]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/mul_reg_4132_reg[124]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/tmp_127_reg_4137_reg[33]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/toplevel_sitofp_64s_32_4_U15/din0_buf1_reg[36]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/toplevel_sitofp_64s_32_4_U15/din0_buf1_reg[37]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/toplevel_sitofp_64s_32_4_U15/din0_buf1_reg[37]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/toplevel_sitofp_64s_32_4_U15/din0_buf1_reg[38]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[61]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[34]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[34]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[35]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[35]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[36]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[36]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[37]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[37]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[38]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[38]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[39]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[39]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[40]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[40]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[41]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[41]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[42]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[42]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[43]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[43]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[44]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[44]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[45]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[45]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[46]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[46]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[47]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[47]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[48]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[48]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[49]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[49]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[50]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[50]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[51]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[51]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[52]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[52]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[53]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[53]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[54]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[54]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[55]'
INFO: [Synth 8-3886] merging instance 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[55]' (FDE) to 'vivado_i/toplevel_0/insti_3_1/neg_ti_reg_4152_reg[56]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_ocm_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_ocm_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_ocm_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff1_reg[17]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff1_reg[17]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff1_reg[17]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff1_reg[17]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff1_reg[17]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff1_reg[17]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff1_reg[13]__6 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff2_reg[17]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff2_reg[17]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff2_reg[17]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff2_reg[17]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff2_reg[17]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff2_reg[17]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff2_reg[13]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff3_reg[17]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff3_reg[17]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff3_reg[17]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff3_reg[17]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff3_reg[17]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff3_reg[13]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff4_reg[17]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff4_reg[17]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff4_reg[17]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff4_reg[17]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff4_reg[17]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff4_reg[13]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff5_reg[17]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff5_reg[17]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff5_reg[17]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff5_reg[17]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff5_reg[17]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff5_reg[13]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff6_reg[17]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff6_reg[17]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff6_reg[17]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff6_reg[17]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff6_reg[13]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff7_reg[17]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff7_reg[17]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff7_reg[17]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff7_reg[13]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff8_reg[17]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff8_reg[17]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff8_reg[17]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff8_reg[13]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff9_reg[17]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff9_reg[17]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff9_reg[13]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff10_reg[17]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff10_reg[13]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_mul_64ns_62s_125_18_U22/toplevel_mul_64ns_62s_125_18_MulnS_2_U/buff11_reg[13]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_1/\toplevel_sitofp_64s_32_4_U15/toplevel_ap_sitofp_2_no_dsp_64_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_2/toplevel_sdiv_59ns_31ns_59_63_seq_U25/\toplevel_sdiv_59ns_31ns_59_63_seq_div_U/divisor0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_2/toplevel_sdiv_60ns_37ns_60_64_seq_U26/\toplevel_sdiv_60ns_37ns_60_64_seq_div_U/divisor0_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_2/toplevel_sdiv_59ns_31ns_59_63_seq_U24/\toplevel_sdiv_59ns_31ns_59_63_seq_div_U/divisor0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_2/toplevel_sdiv_59ns_37ns_59_63_seq_U27/\toplevel_sdiv_59ns_37ns_59_63_seq_div_U/divisor0_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_2/\p_2_i_reg_500_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_2/toplevel_sdiv_59ns_31ns_59_63_seq_U25/\toplevel_sdiv_59ns_31ns_59_63_seq_div_U/toplevel_sdiv_59ns_31ns_59_63_seq_div_u_0/dividend0_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_2/toplevel_sdiv_60ns_37ns_60_64_seq_U26/\toplevel_sdiv_60ns_37ns_60_64_seq_div_U/toplevel_sdiv_60ns_37ns_60_64_seq_div_u_0/dividend0_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_2/toplevel_sdiv_59ns_31ns_59_63_seq_U24/\toplevel_sdiv_59ns_31ns_59_63_seq_div_U/toplevel_sdiv_59ns_31ns_59_63_seq_div_u_0/dividend0_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_2/toplevel_sdiv_59ns_37ns_59_63_seq_U27/\toplevel_sdiv_59ns_37ns_59_63_seq_div_U/toplevel_sdiv_59ns_37ns_59_63_seq_div_u_0/dividend0_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_2/\toplevel_sitofp_64s_32_4_U14/toplevel_ap_sitofp_2_no_dsp_64_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_2/\toplevel_uitofp_32ns_32_4_U13/toplevel_ap_uitofp_2_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/i_3_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/i_3_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/i_3_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AID_Q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (vivado_i/i_3_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/NO_B_CHANNEL.cmd_b_empty_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/i_3_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/i_3_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AID_Q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/i_3_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/i_3_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/multiple_id_non_split_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/i_3_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/multiple_id_non_split_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_2/toplevel_sdiv_59ns_31ns_59_63_seq_U25/\toplevel_sdiv_59ns_31ns_59_63_seq_div_U/toplevel_sdiv_59ns_31ns_59_63_seq_div_u_0/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_2/toplevel_sdiv_60ns_37ns_60_64_seq_U26/\toplevel_sdiv_60ns_37ns_60_64_seq_div_U/toplevel_sdiv_60ns_37ns_60_64_seq_div_u_0/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_2/toplevel_sdiv_59ns_31ns_59_63_seq_U24/\toplevel_sdiv_59ns_31ns_59_63_seq_div_U/toplevel_sdiv_59ns_31ns_59_63_seq_div_u_0/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vivado_i/toplevel_0/insti_3_2/toplevel_sdiv_59ns_37ns_59_63_seq_U27/\toplevel_sdiv_59ns_37ns_59_63_seq_div_U/toplevel_sdiv_59ns_37ns_59_63_seq_div_u_0/dividend0_reg[0] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:01:54 . Memory (MB): peak = 1717.770 ; gain = 839.934 ; free physical = 8593 ; free virtual = 27678
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:46 ; elapsed = 00:01:54 . Memory (MB): peak = 1717.770 ; gain = 839.934 ; free physical = 8593 ; free virtual = 27678

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |toplevel__GB0 |           1|     17228|
|2     |toplevel__GB1 |           1|      7960|
|3     |toplevel__GB2 |           1|     15907|
|4     |vivado__GC0   |           1|      3376|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:54 ; elapsed = 00:02:02 . Memory (MB): peak = 1937.754 ; gain = 1059.918 ; free physical = 8320 ; free virtual = 27413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:03 ; elapsed = 00:02:11 . Memory (MB): peak = 2008.348 ; gain = 1130.512 ; free physical = 8248 ; free virtual = 27341
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |toplevel__GB2           |           1|     15907|
|2     |vivado__GC0             |           1|      3376|
|3     |vivado_toplevel_0_0_GT0 |           1|     25188|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/toplevel_ocm_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/toplevel_ocm_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:13 ; elapsed = 00:02:21 . Memory (MB): peak = 2040.699 ; gain = 1162.863 ; free physical = 8218 ; free virtual = 27310
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:02:13 ; elapsed = 00:02:21 . Memory (MB): peak = 2040.699 ; gain = 1162.863 ; free physical = 8218 ; free virtual = 27310

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:13 ; elapsed = 00:02:21 . Memory (MB): peak = 2040.699 ; gain = 1162.863 ; free physical = 8218 ; free virtual = 27310
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 24 to 12 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:15 ; elapsed = 00:02:23 . Memory (MB): peak = 2040.699 ; gain = 1162.863 ; free physical = 8217 ; free virtual = 27310
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:15 ; elapsed = 00:02:23 . Memory (MB): peak = 2040.699 ; gain = 1162.863 ; free physical = 8217 ; free virtual = 27310
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:17 ; elapsed = 00:02:25 . Memory (MB): peak = 2040.699 ; gain = 1162.863 ; free physical = 8217 ; free virtual = 27310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:17 ; elapsed = 00:02:25 . Memory (MB): peak = 2040.699 ; gain = 1162.863 ; free physical = 8217 ; free virtual = 27310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:17 ; elapsed = 00:02:25 . Memory (MB): peak = 2040.699 ; gain = 1162.863 ; free physical = 8217 ; free virtual = 27310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:17 ; elapsed = 00:02:26 . Memory (MB): peak = 2040.699 ; gain = 1162.863 ; free physical = 8217 ; free virtual = 27310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BIBUF     |   130|
|2     |BUFG      |     1|
|3     |CARRY4    |   710|
|4     |DSP48E1   |     5|
|5     |DSP48E1_2 |     2|
|6     |DSP48E1_3 |    19|
|7     |DSP48E1_4 |     1|
|8     |DSP48E1_5 |     3|
|9     |DSP48E1_7 |     3|
|10    |DSP48E1_8 |     2|
|11    |DSP48E1_9 |     1|
|12    |LUT1      |  1835|
|13    |LUT2      |  1531|
|14    |LUT3      |  2100|
|15    |LUT4      |  1099|
|16    |LUT5      |  1175|
|17    |LUT6      |  3494|
|18    |MUXCY     |   745|
|19    |MUXF7     |    24|
|20    |PS7       |     1|
|21    |RAM16X1D  |    36|
|22    |RAM16X1S  |   180|
|23    |RAM32M    |     2|
|24    |RAM32X1D  |     1|
|25    |RAMB18E1  |     2|
|26    |SRL16     |     1|
|27    |SRL16E    |   628|
|28    |SRLC32E   |    51|
|29    |XORCY     |   381|
|30    |FDCE      |    66|
|31    |FDPE      |    45|
|32    |FDR       |     8|
|33    |FDRE      |  8285|
|34    |FDSE      |    65|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:17 ; elapsed = 00:02:26 . Memory (MB): peak = 2040.699 ; gain = 1162.863 ; free physical = 8217 ; free virtual = 27310
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1076 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:06 ; elapsed = 00:02:09 . Memory (MB): peak = 2040.699 ; gain = 659.992 ; free physical = 8217 ; free virtual = 27310
Synthesis Optimization Complete : Time (s): cpu = 00:02:17 ; elapsed = 00:02:26 . Memory (MB): peak = 2040.707 ; gain = 1162.871 ; free physical = 8218 ; free virtual = 27311
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 418 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 190 instances
  FDR => FDRE: 8 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 36 instances
  RAM16X1S => RAM32X1S (RAMS32): 180 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
673 Infos, 302 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:19 ; elapsed = 00:02:23 . Memory (MB): peak = 2072.715 ; gain = 1086.262 ; free physical = 8219 ; free virtual = 27311
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2104.730 ; gain = 0.000 ; free physical = 8217 ; free virtual = 27310
INFO: [Common 17-206] Exiting Vivado at Thu Feb 23 18:24:19 2017...
