define internal fastcc void @_ZN6soplexL11patch_fieldEPcii(i8* nocapture %buf, i32 %beg, i32 %end) #3 {
  tail call void @llvm.dbg.value(metadata i8* %buf, i64 0, metadata !3834, metadata !4682), !dbg !4927
  tail call void @llvm.dbg.value(metadata i32 %beg, i64 0, metadata !3835, metadata !4682), !dbg !4928
  tail call void @llvm.dbg.value(metadata i32 %end, i64 0, metadata !3836, metadata !4682), !dbg !4929
  %1 = icmp slt i32 %end, %beg, !dbg !4930
  br i1 %1, label %.critedge.preheader, label %.lr.ph8, !dbg !4931

.lr.ph8:                                          ; preds = %0
  %2 = sext i32 %end to i64
  %3 = sext i32 %beg to i64, !dbg !4931
  br label %8, !dbg !4931

..critedge.preheader_crit_edge:                   ; preds = %8
  %4 = trunc i64 %indvars.iv17 to i32, !dbg !4932
  br label %.critedge.preheader, !dbg !4932

.critedge.preheader:                              ; preds = %12, %..critedge.preheader_crit_edge, %0
  %.0.lcssa = phi i32 [ %4, %..critedge.preheader_crit_edge ], [ %end, %0 ], [ %13, %12 ]
  %5 = icmp slt i32 %.0.lcssa, %beg, !dbg !4933
  br i1 %5, label %.critedge2.preheader, label %.lr.ph5, !dbg !4934

.lr.ph5:                                          ; preds = %.critedge.preheader
  %6 = sext i32 %beg to i64
  %7 = sext i32 %.0.lcssa to i64, !dbg !4934
  br label %15, !dbg !4934

; <label>:8                                       ; preds = %12, %.lr.ph8
  %indvars.iv17 = phi i64 [ %indvars.iv.next18, %12 ], [ %2, %.lr.ph8 ]
  %.07 = phi i32 [ %13, %12 ], [ %end, %.lr.ph8 ]
  %9 = getelementptr inbounds i8* %buf, i64 %indvars.iv17, !dbg !4935
  %10 = load i8* %9, align 1, !dbg !4935, !tbaa !4726
  %11 = icmp eq i8 %10, 32, !dbg !4936
  br i1 %11, label %12, label %..critedge.preheader_crit_edge, !dbg !4932

; <label>:12                                      ; preds = %8
  %13 = add nsw i32 %.07, -1, !dbg !4937
  tail call void @llvm.dbg.value(metadata i32 %13, i64 0, metadata !3836, metadata !4682), !dbg !4929
  %14 = icmp sgt i64 %indvars.iv17, %3, !dbg !4930
  %indvars.iv.next18 = add nsw i64 %indvars.iv17, -1, !dbg !4931
  br i1 %14, label %8, label %.critedge.preheader, !dbg !4931

; <label>:15                                      ; preds = %.critedge, %.lr.ph5
  %indvars.iv15 = phi i64 [ %indvars.iv.next16, %.critedge ], [ %6, %.lr.ph5 ]
  %.014 = phi i32 [ %23, %.critedge ], [ %beg, %.lr.ph5 ]
  %16 = getelementptr inbounds i8* %buf, i64 %indvars.iv15, !dbg !4938
  %17 = load i8* %16, align 1, !dbg !4938, !tbaa !4726
  %18 = icmp eq i8 %17, 32, !dbg !4939
  br i1 %18, label %.critedge, label %..critedge2.preheader_crit_edge, !dbg !4940

..critedge2.preheader_crit_edge:                  ; preds = %15
  %19 = trunc i64 %indvars.iv15 to i32, !dbg !4940
  br label %.critedge2.preheader, !dbg !4940

.critedge2.preheader:                             ; preds = %.critedge, %..critedge2.preheader_crit_edge, %.critedge.preheader
  %.01.lcssa = phi i32 [ %19, %..critedge2.preheader_crit_edge ], [ %beg, %.critedge.preheader ], [ %23, %.critedge ]
  %20 = icmp sgt i32 %.01.lcssa, %.0.lcssa, !dbg !4941
  br i1 %20, label %.critedge2._crit_edge, label %.lr.ph, !dbg !4943

.lr.ph:                                           ; preds = %.critedge2.preheader
  %21 = sext i32 %.01.lcssa to i64
  %22 = sext i32 %.0.lcssa to i64, !dbg !4943
  br label %25, !dbg !4943

.critedge:                                        ; preds = %15
  %23 = add nsw i32 %.014, 1, !dbg !4944
  tail call void @llvm.dbg.value(metadata i32 %23, i64 0, metadata !3835, metadata !4682), !dbg !4928
  %24 = icmp slt i64 %indvars.iv15, %7, !dbg !4933
  %indvars.iv.next16 = add nsw i64 %indvars.iv15, 1, !dbg !4934
  br i1 %24, label %15, label %.critedge2.preheader, !dbg !4934

; <label>:25                                      ; preds = %.critedge2, %.lr.ph
  %indvars.iv = phi i64 [ %indvars.iv.next, %.critedge2 ], [ %21, %.lr.ph ]
  %26 = getelementptr inbounds i8* %buf, i64 %indvars.iv, !dbg !4945
  %27 = load i8* %26, align 1, !dbg !4945, !tbaa !4726
  %28 = icmp eq i8 %27, 32, !dbg !4947
  br i1 %28, label %29, label %.critedge2, !dbg !4948

; <label>:29                                      ; preds = %25
  store i8 95, i8* %26, align 1, !dbg !4949, !tbaa !4726
  br label %.critedge2, !dbg !4950

.critedge2:                                       ; preds = %25, %29
  %indvars.iv.next = add nsw i64 %indvars.iv, 1, !dbg !4943
  %30 = icmp slt i64 %indvars.iv, %22, !dbg !4941
  br i1 %30, label %25, label %.critedge2._crit_edge, !dbg !4943

.critedge2._crit_edge:                            ; preds = %.critedge2, %.critedge2.preheader
  ret void, !dbg !4951
}
