# TCL File Generated by Component Editor 19.2
# Wed Nov 24 14:14:37 GMT 2021
# DO NOT MODIFY


#
# Tinsel "Tinsel" v1.0
#  2021.11.24.14:14:37
#
#

#
# request TCL package from ACDS 19.4
#
package require -exact qsys 19.4


#
# module Tinsel
#
set_module_property DESCRIPTION ""
set_module_property NAME Tinsel
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME Tinsel
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0


#
# file sets
#
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL mkDE10Top
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file de10Top.v VERILOG PATH ../rtl/mkDE10Top.v TOP_LEVEL_FILE


#
# parameters
#


#
# display items
#


#
# connection point clock
#
add_interface clock clock end
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""
set_interface_property clock IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port clock CLK clk Input 1


#
# connection point reset_sink
#
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""
set_interface_property reset_sink IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port reset_sink RST_N reset_n Input 1

#
# connection point temperature
#
add_interface temperature conduit end
set_interface_property temperature associatedClock clock
set_interface_property temperature associatedReset ""
set_interface_property temperature ENABLED true
set_interface_property temperature EXPORT_OF ""
set_interface_property temperature PORT_NAME_MAP ""
set_interface_property temperature CMSIS_SVD_VARIABLES ""
set_interface_property temperature SVD_ADDRESS_GROUP ""
set_interface_property temperature IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port temperature setTemperature_temp val Input 8


#
# connection point jtag_master
#
add_interface jtag_master avalon start
set_interface_property jtag_master addressGroup 0
set_interface_property jtag_master addressUnits SYMBOLS
set_interface_property jtag_master associatedClock clock
set_interface_property jtag_master associatedReset reset_sink
set_interface_property jtag_master bitsPerSymbol 8
set_interface_property jtag_master burstOnBurstBoundariesOnly false
set_interface_property jtag_master burstcountUnits WORDS
set_interface_property jtag_master doStreamReads false
set_interface_property jtag_master doStreamWrites false
set_interface_property jtag_master holdTime 0
set_interface_property jtag_master linewrapBursts false
set_interface_property jtag_master maximumPendingReadTransactions 0
set_interface_property jtag_master maximumPendingWriteTransactions 0
set_interface_property jtag_master minimumResponseLatency 1
set_interface_property jtag_master readLatency 0
set_interface_property jtag_master readWaitTime 1
set_interface_property jtag_master setupTime 0
set_interface_property jtag_master timingUnits Cycles
set_interface_property jtag_master waitrequestAllowance 0
set_interface_property jtag_master writeWaitTime 0
set_interface_property jtag_master ENABLED true
set_interface_property jtag_master EXPORT_OF ""
set_interface_property jtag_master PORT_NAME_MAP ""
set_interface_property jtag_master CMSIS_SVD_VARIABLES ""
set_interface_property jtag_master SVD_ADDRESS_GROUP ""
set_interface_property jtag_master IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port jtag_master jtagIfc_uart_address address Output 3
add_interface_port jtag_master jtagIfc_uart_writedata writedata Output 32
add_interface_port jtag_master jtagIfc_uart_write write Output 1
add_interface_port jtag_master jtagIfc_uart_read read Output 1
add_interface_port jtag_master jtagIfc_uart_uart_waitrequest waitrequest Input 1
add_interface_port jtag_master jtagIfc_uart_uart_readdata readdata Input 32



#
# connection point northmac_source
#
add_interface northmac_source avalon_streaming start
set_interface_property northmac_source associatedClock northmac_source_clk
set_interface_property northmac_source associatedReset northmac_source_reset_sink
set_interface_property northmac_source dataBitsPerSymbol 8
set_interface_property northmac_source errorDescriptor ""
set_interface_property northmac_source firstSymbolInHighOrderBits true
set_interface_property northmac_source maxChannel 0
set_interface_property northmac_source readyLatency 0
set_interface_property northmac_source ENABLED true
set_interface_property northmac_source EXPORT_OF ""
set_interface_property northmac_source PORT_NAME_MAP ""
set_interface_property northmac_source CMSIS_SVD_VARIABLES ""
set_interface_property northmac_source SVD_ADDRESS_GROUP ""

add_interface_port northmac_source northMac_0_source_endofpacket endofpacket Output 1
add_interface_port northmac_source northMac_0_source_data data Output 512
add_interface_port northmac_source northMac_0_source_source_ready ready Input 1
add_interface_port northmac_source northMac_0_source_startofpacket startofpacket Output 1
add_interface_port northmac_source northMac_0_source_valid valid Output 1
add_interface_port northmac_source northMac_0_source_empty empty Output 6
add_interface_port northmac_source northMac_0_source_error error Output 1

#
# connection point northmac_source_clk
#
add_interface northmac_source_clk clock end
set_interface_property northmac_source_clk ENABLED true
set_interface_property northmac_source_clk EXPORT_OF ""
set_interface_property northmac_source_clk PORT_NAME_MAP ""
set_interface_property northmac_source_clk CMSIS_SVD_VARIABLES ""
set_interface_property northmac_source_clk SVD_ADDRESS_GROUP ""
set_interface_property northmac_source_clk IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port northmac_source_clk CLK_northTxClk clk Input 1

#
# connection point northmac_source_reset_sink
#
add_interface northmac_source_reset_sink reset end
set_interface_property northmac_source_reset_sink associatedClock northmac_source_clk
set_interface_property northmac_source_reset_sink synchronousEdges DEASSERT
set_interface_property northmac_source_reset_sink ENABLED true
set_interface_property northmac_source_reset_sink EXPORT_OF ""
set_interface_property northmac_source_reset_sink PORT_NAME_MAP ""
set_interface_property northmac_source_reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property northmac_source_reset_sink SVD_ADDRESS_GROUP ""
set_interface_property northmac_source_reset_sink IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port northmac_source_reset_sink RST_N_northTxRst reset_n Input 1


#
# connection point southmac_source
#
add_interface southmac_source avalon_streaming start
set_interface_property southmac_source associatedClock southmac_source_clk
set_interface_property southmac_source associatedReset southmac_source_reset_sink
set_interface_property southmac_source dataBitsPerSymbol 8
set_interface_property southmac_source errorDescriptor ""
set_interface_property southmac_source firstSymbolInHighOrderBits true
set_interface_property southmac_source maxChannel 0
set_interface_property southmac_source readyLatency 0
set_interface_property southmac_source ENABLED true
set_interface_property southmac_source EXPORT_OF ""
set_interface_property southmac_source PORT_NAME_MAP ""
set_interface_property southmac_source CMSIS_SVD_VARIABLES ""
set_interface_property southmac_source SVD_ADDRESS_GROUP ""

add_interface_port southmac_source southMac_0_source_endofpacket endofpacket Output 1
add_interface_port southmac_source southMac_0_source_data data Output 512
add_interface_port southmac_source southMac_0_source_source_ready ready Input 1
add_interface_port southmac_source southMac_0_source_startofpacket startofpacket Output 1
add_interface_port southmac_source southMac_0_source_valid valid Output 1
add_interface_port southmac_source southMac_0_source_empty empty Output 6
add_interface_port southmac_source southMac_0_source_error error Output 1

#
# connection point southmac_source_clk
#
add_interface southmac_source_clk clock end
set_interface_property southmac_source_clk ENABLED true
set_interface_property southmac_source_clk EXPORT_OF ""
set_interface_property southmac_source_clk PORT_NAME_MAP ""
set_interface_property southmac_source_clk CMSIS_SVD_VARIABLES ""
set_interface_property southmac_source_clk SVD_ADDRESS_GROUP ""
set_interface_property southmac_source_clk IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port southmac_source_clk CLK_southTxClk clk Input 1

#
# connection point southmac_source_reset_sink
#
add_interface southmac_source_reset_sink reset end
set_interface_property southmac_source_reset_sink associatedClock southmac_source_clk
set_interface_property southmac_source_reset_sink synchronousEdges DEASSERT
set_interface_property southmac_source_reset_sink ENABLED true
set_interface_property southmac_source_reset_sink EXPORT_OF ""
set_interface_property southmac_source_reset_sink PORT_NAME_MAP ""
set_interface_property southmac_source_reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property southmac_source_reset_sink SVD_ADDRESS_GROUP ""
set_interface_property southmac_source_reset_sink IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port southmac_source_reset_sink RST_N_southTxRst reset_n Input 1




#
# connection point northmac_sink
#
add_interface northmac_sink avalon_streaming end
set_interface_property northmac_sink associatedClock northmac_sink_clk
set_interface_property northmac_sink associatedReset northmac_sink_reset_sink
set_interface_property northmac_sink dataBitsPerSymbol 8
set_interface_property northmac_sink errorDescriptor ""
set_interface_property northmac_sink firstSymbolInHighOrderBits true
set_interface_property northmac_sink maxChannel 0
set_interface_property northmac_sink readyLatency 0
set_interface_property northmac_sink ENABLED true
set_interface_property northmac_sink EXPORT_OF ""
set_interface_property northmac_sink PORT_NAME_MAP ""
set_interface_property northmac_sink CMSIS_SVD_VARIABLES ""
set_interface_property northmac_sink SVD_ADDRESS_GROUP ""

add_interface_port northmac_sink northMac_0_sink_ready ready Output 1
add_interface_port northmac_sink northMac_0_sink_sink_data data Input 512
add_interface_port northmac_sink northMac_0_sink_sink_endofpacket endofpacket Input 1
add_interface_port northmac_sink northMac_0_sink_sink_error error Input 6
add_interface_port northmac_sink northMac_0_sink_sink_startofpacket startofpacket Input 1
add_interface_port northmac_sink northMac_0_sink_sink_valid valid Input 1
add_interface_port northmac_sink northMac_0_sink_sink_empty empty Input 6

#
# connection point northmac_sink_clk
#
add_interface northmac_sink_clk clock end
set_interface_property northmac_sink_clk ENABLED true
set_interface_property northmac_sink_clk EXPORT_OF ""
set_interface_property northmac_sink_clk PORT_NAME_MAP ""
set_interface_property northmac_sink_clk CMSIS_SVD_VARIABLES ""
set_interface_property northmac_sink_clk SVD_ADDRESS_GROUP ""
set_interface_property northmac_sink_clk IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port northmac_sink_clk CLK_northRxClk clk Input 1

#
# connection point northmac_sink_reset_sink
#
add_interface northmac_sink_reset_sink reset end
set_interface_property northmac_sink_reset_sink associatedClock northmac_sink_clk
set_interface_property northmac_sink_reset_sink synchronousEdges DEASSERT
set_interface_property northmac_sink_reset_sink ENABLED true
set_interface_property northmac_sink_reset_sink EXPORT_OF ""
set_interface_property northmac_sink_reset_sink PORT_NAME_MAP ""
set_interface_property northmac_sink_reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property northmac_sink_reset_sink SVD_ADDRESS_GROUP ""
set_interface_property northmac_sink_reset_sink IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port northmac_sink_reset_sink RST_N_northRxRst reset_n Input 1


#
# connection point southmac_sink
#
add_interface southmac_sink avalon_streaming end
set_interface_property southmac_sink associatedClock southmac_sink_clk
set_interface_property southmac_sink associatedReset southmac_sink_reset_sink
set_interface_property southmac_sink dataBitsPerSymbol 8
set_interface_property southmac_sink errorDescriptor ""
set_interface_property southmac_sink firstSymbolInHighOrderBits true
set_interface_property southmac_sink maxChannel 0
set_interface_property southmac_sink readyLatency 0
set_interface_property southmac_sink ENABLED true
set_interface_property southmac_sink EXPORT_OF ""
set_interface_property southmac_sink PORT_NAME_MAP ""
set_interface_property southmac_sink CMSIS_SVD_VARIABLES ""
set_interface_property southmac_sink SVD_ADDRESS_GROUP ""

add_interface_port southmac_sink southMac_0_sink_ready ready Output 1
add_interface_port southmac_sink southMac_0_sink_sink_data data Input 512
add_interface_port southmac_sink southMac_0_sink_sink_endofpacket endofpacket Input 1
add_interface_port southmac_sink southMac_0_sink_sink_error error Input 6
add_interface_port southmac_sink southMac_0_sink_sink_startofpacket startofpacket Input 1
add_interface_port southmac_sink southMac_0_sink_sink_valid valid Input 1
add_interface_port southmac_sink southMac_0_sink_sink_empty empty Input 6

#
# connection point southmac_sink_clk
#
add_interface southmac_sink_clk clock end
set_interface_property southmac_sink_clk ENABLED true
set_interface_property southmac_sink_clk EXPORT_OF ""
set_interface_property southmac_sink_clk PORT_NAME_MAP ""
set_interface_property southmac_sink_clk CMSIS_SVD_VARIABLES ""
set_interface_property southmac_sink_clk SVD_ADDRESS_GROUP ""
set_interface_property southmac_sink_clk IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port southmac_sink_clk CLK_southRxClk clk Input 1

#
# connection point southmac_sink_reset_sink
#
add_interface southmac_sink_reset_sink reset end
set_interface_property southmac_sink_reset_sink associatedClock southmac_sink_clk
set_interface_property southmac_sink_reset_sink synchronousEdges DEASSERT
set_interface_property southmac_sink_reset_sink ENABLED true
set_interface_property southmac_sink_reset_sink EXPORT_OF ""
set_interface_property southmac_sink_reset_sink PORT_NAME_MAP ""
set_interface_property southmac_sink_reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property southmac_sink_reset_sink SVD_ADDRESS_GROUP ""
set_interface_property southmac_sink_reset_sink IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port southmac_sink_reset_sink RST_N_southRxRst reset_n Input 1
