%Warning-DECLFILENAME: testcases/alwayslatch_arrayofSVI_port_noUnusedSignals.sv:16:11: Filename 'alwayslatch_arrayofSVI_port_noUnusedSignals' does not match IFACE name: 'I'
   16 | interface I;
      |           ^
                       ... For warning description see https://verilator.org/warn/DECLFILENAME?v=5.008
                       ... Use "/* verilator lint_off DECLFILENAME */" and lint_on around source to disable this message.
%Warning-UNUSEDSIGNAL: testcases/alwayslatch_arrayofSVI_port_noUnusedSignals.sv:70:17: Signal is not used: 'i_clk'
                                                                                     : ... In instance top
   70 |   , input logic i_clk
      |                 ^~~~~
%Warning-COMBDLY: testcases/alwayslatch_arrayofSVI_port_noUnusedSignals.sv:43:17: Non-blocking assignment '<=' in combinational logic process
                                                                                : ... This will be executed as a blocking assignment '='!
   43 |         p1[i].y <= 1'b1;
      |                 ^~
                  *** See https://verilator.org/warn/COMBDLY before disabling this,
                  else you may end up with different sim results.
%Warning-COMBDLY: testcases/alwayslatch_arrayofSVI_port_noUnusedSignals.sv:41:17: Non-blocking assignment '<=' in combinational logic process
                                                                                : ... This will be executed as a blocking assignment '='!
   41 |         p1[i].y <= 1'b0;
      |                 ^~
%Warning-COMBDLY: testcases/alwayslatch_arrayofSVI_port_noUnusedSignals.sv:62:16: Non-blocking assignment '<=' in combinational logic process
                                                                                : ... This will be executed as a blocking assignment '='!
   62 |         o_b[i] <= p2[i].y;
      |                ^~
%Error: Exiting due to 5 warning(s)
