#ifndef _isp_raven_OFFSET_HEADER
#define _isp_raven_OFFSET_HEADER
/*
 *chip_offset_byte.h
 *
 *Register Spec Release:<unknown>
 *
 *
 *(c) 2000 ATI Technologies Inc.(unpublished)
 *
 *All rights reserved.This notice is intended as a precaution against
 *inadvertent publication and does not imply publication or any waiver
 *of confidentiality.The year included in the foregoing notice is the
 *year of creation of the work.
 *
 */

// Registers from ISP_I2C1 block

#define mmI2C1_IC_CON					0x60D00
#define mmI2C1_IC_TAR					0x60D04
#define mmI2C1_IC_SAR					0x60D08
#define mmI2C1_IC_HS_MAR				0x60D0C
#define mmI2C1_IC_DATA_CMD				0x60D10
#define mmI2C1_IC_SS_SCL_HCNT				0x60D14
#define mmI2C1_IC_SS_SCL_LCNT				0x60D18
#define mmI2C1_IC_FS_SCL_HCNT				0x60D1C
#define mmI2C1_IC_FS_SCL_LCNT				0x60D20
#define mmI2C1_IC_HS_SCL_HCNT				0x60D24
#define mmI2C1_IC_HS_SCL_LCNT				0x60D28
#define mmI2C1_IC_INTR_STAT				0x60D2C
#define mmI2C1_IC_INTR_MASK				0x60D30
#define mmI2C1_IC_RAW_INTR_STAT				0x60D34
#define mmI2C1_IC_RX_TL					0x60D38
#define mmI2C1_IC_TX_TL					0x60D3C
#define mmI2C1_IC_CLR_INTR				0x60D40
#define mmI2C1_IC_CLR_RX_UNDER				0x60D44
#define mmI2C1_IC_CLR_RX_OVER				0x60D48
#define mmI2C1_IC_CLR_TX_OVER				0x60D4C
#define mmI2C1_IC_CLR_RD_REQ				0x60D50
#define mmI2C1_IC_CLR_TX_ABRT				0x60D54
#define mmI2C1_IC_CLR_RX_DONE				0x60D58
#define mmI2C1_IC_CLR_ACTIVITY				0x60D5C
#define mmI2C1_IC_CLR_STOP_DET				0x60D60
#define mmI2C1_IC_CLR_START_DET				0x60D64
#define mmI2C1_IC_CLR_GEN_CALL				0x60D68
#define mmI2C1_IC_ENABLE				0x60D6C
#define mmI2C1_IC_STATUS				0x60D70
#define mmI2C1_IC_TXFLR					0x60D74
#define mmI2C1_IC_RXFLR					0x60D78
#define mmI2C1_SDA_HOLD					0x60D7C
#define mmI2C1_IC_TX_ABRT_SOURCE			0x60D80
#define mmI2C1_IC_SDA_SETUP				0x60D94
#define mmI2C1_IC_ACK_GENERAL_CALL			0x60D98
#define mmI2C1_IC_ENABLE_STATUS				0x60D9C
#define mmI2C1_FS_SPKLEN				0x60DA0
#define mmI2C1_HS_SPKLEN				0x60DA4
#define mmI2C1_IC_COMP_PARAM_1				0x60DF4
#define mmI2C1_IC_COMP_VERSION				0x60DF8
#define mmI2C1_IC_COMP_TYPE				0x60DFC

// Registers from ISP_I2C2 block

#define mmI2C2_IC_CON					0x60C00
#define mmI2C2_IC_TAR					0x60C04
#define mmI2C2_IC_SAR					0x60C08
#define mmI2C2_IC_HS_MAR				0x60C0C
#define mmI2C2_IC_DATA_CMD				0x60C10
#define mmI2C2_IC_SS_SCL_HCNT				0x60C14
#define mmI2C2_IC_SS_SCL_LCNT				0x60C18
#define mmI2C2_IC_FS_SCL_HCNT				0x60C1C
#define mmI2C2_IC_FS_SCL_LCNT				0x60C20
#define mmI2C2_IC_HS_SCL_HCNT				0x60C24
#define mmI2C2_IC_HS_SCL_LCNT				0x60C28
#define mmI2C2_IC_INTR_STAT				0x60C2C
#define mmI2C2_IC_INTR_MASK				0x60C30
#define mmI2C2_IC_RAW_INTR_STAT				0x60C34
#define mmI2C2_IC_RX_TL					0x60C38
#define mmI2C2_IC_TX_TL					0x60C3C
#define mmI2C2_IC_CLR_INTR				0x60C40
#define mmI2C2_IC_CLR_RX_UNDER				0x60C44
#define mmI2C2_IC_CLR_RX_OVER				0x60C48
#define mmI2C2_IC_CLR_TX_OVER				0x60C4C
#define mmI2C2_IC_CLR_RD_REQ				0x60C50
#define mmI2C2_IC_CLR_TX_ABRT				0x60C54
#define mmI2C2_IC_CLR_RX_DONE				0x60C58
#define mmI2C2_IC_CLR_ACTIVITY				0x60C5C
#define mmI2C2_IC_CLR_STOP_DET				0x60C60
#define mmI2C2_IC_CLR_START_DET				0x60C64
#define mmI2C2_IC_CLR_GEN_CALL				0x60C68
#define mmI2C2_IC_ENABLE				0x60C6C
#define mmI2C2_IC_STATUS				0x60C70
#define mmI2C2_IC_TXFLR					0x60C74
#define mmI2C2_IC_RXFLR					0x60C78
#define mmI2C2_SDA_HOLD					0x60C7C
#define mmI2C2_IC_TX_ABRT_SOURCE			0x60C80
#define mmI2C2_IC_SDA_SETUP				0x60C94
#define mmI2C2_IC_ACK_GENERAL_CALL			0x60C98
#define mmI2C2_IC_ENABLE_STATUS				0x60C9C
#define mmI2C2_FS_SPKLEN				0x60CA0
#define mmI2C2_HS_SPKLEN				0x60CA4
#define mmI2C2_IC_COMP_PARAM_1				0x60CF4
#define mmI2C2_IC_COMP_VERSION				0x60CF8
#define mmI2C2_IC_COMP_TYPE				0x60CFC

// Registers from ISP_IREG block

#define mmISP_STATUS					0x61000
#define mmISP_VERSION					0x61004
#define mmISP_CCPU_CNTL					0x61008
#define mmISP_CCPU_PDEBUG_DATA				0x61010
#define mmISP_FW_DBG_DATA0				0x61014
#define mmISP_FW_DBG_DATA1				0x61018
#define mmISP_CCPU_CACHE_OFFSET0_HI			0x61020
#define mmISP_CCPU_CACHE_OFFSET0_LO			0x61024
#define mmISP_CCPU_CACHE_SIZE0				0x61028
#define mmISP_CCPU_CACHE_OFFSET1_HI			0x6102C
#define mmISP_CCPU_CACHE_OFFSET1_LO			0x61030
#define mmISP_CCPU_CACHE_SIZE1				0x61034
#define mmISP_CCPU_CACHE_OFFSET2_HI			0x61038
#define mmISP_CCPU_CACHE_OFFSET2_LO			0x6103C
#define mmISP_CCPU_CACHE_SIZE2				0x61040
#define mmISP_CCPU_CACHE_OFFSET3_HI			0x61044
#define mmISP_CCPU_CACHE_OFFSET3_LO			0x61048
#define mmISP_CCPU_CACHE_SIZE3				0x6104C
#define mmISP_CCPU_CACHE_OFFSET4_HI			0x61050
#define mmISP_CCPU_CACHE_OFFSET4_LO			0x61054
#define mmISP_CCPU_CACHE_SIZE4				0x61058
#define mmISP_CCPU_CACHE_OFFSET5_HI			0x6105C
#define mmISP_CCPU_CACHE_OFFSET5_LO			0x61060
#define mmISP_CCPU_CACHE_SIZE5				0x61064
#define mmISP_CCPU_CACHE_OFFSET6_HI			0x61068
#define mmISP_CCPU_CACHE_OFFSET6_LO			0x6106C
#define mmISP_CCPU_CACHE_SIZE6				0x61070
#define mmISP_CCPU_CACHE_OFFSET7_HI			0x61074
#define mmISP_CCPU_CACHE_OFFSET7_LO			0x61078
#define mmISP_CCPU_CACHE_SIZE7				0x6107C
#define mmISP_CCPU_NONCACHE_OFFSET00_HI			0x61080
#define mmISP_CCPU_NONCACHE_OFFSET00_LO			0x61084
#define mmISP_CCPU_NONCACHE_SIZE00			0x61088
#define mmISP_CCPU_NONCACHE_OFFSET01_HI			0x6108C
#define mmISP_CCPU_NONCACHE_OFFSET01_LO			0x61090
#define mmISP_CCPU_NONCACHE_SIZE01			0x61094
#define mmISP_CCPU_NONCACHE_OFFSET02_HI			0x61098
#define mmISP_CCPU_NONCACHE_OFFSET02_LO			0x6109C
#define mmISP_CCPU_NONCACHE_SIZE02			0x610A0
#define mmISP_CCPU_NONCACHE_OFFSET03_HI			0x610A4
#define mmISP_CCPU_NONCACHE_OFFSET03_LO			0x610A8
#define mmISP_CCPU_NONCACHE_SIZE03			0x610AC
#define mmISP_CCPU_NONCACHE_OFFSET10_HI			0x610B0
#define mmISP_CCPU_NONCACHE_OFFSET10_LO			0x610B4
#define mmISP_CCPU_NONCACHE_SIZE10			0x610B8
#define mmISP_CCPU_NONCACHE_OFFSET11_HI			0x610BC
#define mmISP_CCPU_NONCACHE_OFFSET11_LO			0x610C0
#define mmISP_CCPU_NONCACHE_SIZE11			0x610C4
#define mmISP_CCPU_NONCACHE_OFFSET12_HI			0x610C8
#define mmISP_CCPU_NONCACHE_OFFSET12_LO			0x610CC
#define mmISP_CCPU_NONCACHE_SIZE12			0x610D0
#define mmISP_CCPU_NONCACHE_OFFSET13_HI			0x610D4
#define mmISP_CCPU_NONCACHE_OFFSET13_LO			0x610D8
#define mmISP_CCPU_NONCACHE_SIZE13			0x610DC
#define mmISP_CCPU_SCRATCH0				0x610E0
#define mmISP_CCPU_SCRATCH1				0x610E4
#define mmISP_CCPU_SCRATCH2				0x610E8
#define mmISP_CCPU_SCRATCH3				0x610EC
#define mmISP_CCPU_SCRATCH4				0x610F0
#define mmISP_CCPU_SCRATCH5				0x610F4
#define mmISP_CCPU_SCRATCH6				0x610F8
#define mmISP_CCPU_SCRATCH7				0x610FC
#define mmISP_CCPU_SCRATCH8				0x61100
#define mmISP_CCPU_SCRATCH9				0x61104
#define mmISP_CCPU_SCRATCHA				0x61108
#define mmISP_CCPU_SCRATCHB				0x6110C
#define mmISP_CCPU_SCRATCHC				0x61110
#define mmISP_CCPU_SCRATCHD				0x61114
#define mmISP_CCPU_SCRATCHE				0x61118
#define mmISP_CCPU_SCRATCHF				0x6111C
#define mmISP_CCPU_PDEBUG_STATUS			0x61120
#define mmISP_CCPU_PDEBUG_LS0_32UPPERBITS		0x61124
#define mmISP_CCPU_PDEBUG_LS0_32LOWERBITS		0x61128
#define mmISP_CCPU_PDEBUG_LS0_ADDR			0x6112C
#define mmISP_CCPU_PDEBUG_PC				0x61130
#define mmISP_SOFT_RESET				0x61134
#define mmISP_CCPU_PMB_RD_BAR_SIZE_ERR_ADDR_HI		0x61140
#define mmISP_CCPU_PMB_RD_BAR_SIZE_ERR_ADDR_LO		0x61144
#define mmISP_CCPU_PMB_WR_BAR_SIZE_ERR_ADDR_HI		0x61148
#define mmISP_CCPU_PMB_WR_BAR_SIZE_ERR_ADDR_LO		0x6114C
#define mmISP_CCPU_AXI4_AXUSER				0x61150
#define mmISP_CCPU_AXI4_WUSER				0x61154
#define mmISP_CCPU_AXI4_WR_GENERAL			0x61158
#define mmISP_CCPU_AXI4_RD_GENERAL			0x6115C
#define mmISP_RB_BASE_LO1				0x61160
#define mmISP_RB_BASE_HI1				0x61164
#define mmISP_RB_SIZE1					0x61168
#define mmISP_RB_RPTR1					0x6116C
#define mmISP_RB_WPTR1					0x61170
#define mmISP_RB_BASE_LO2				0x61174
#define mmISP_RB_BASE_HI2				0x61178
#define mmISP_RB_SIZE2					0x6117C
#define mmISP_RB_RPTR2					0x61180
#define mmISP_RB_WPTR2					0x61184
#define mmISP_RB_BASE_LO3				0x61188
#define mmISP_RB_BASE_HI3				0x6118C
#define mmISP_RB_SIZE3					0x61190
#define mmISP_RB_RPTR3					0x61194
#define mmISP_RB_WPTR3					0x61198
#define mmISP_RB_BASE_LO4				0x6119C
#define mmISP_RB_BASE_HI4				0x611A0
#define mmISP_RB_SIZE4					0x611A4
#define mmISP_RB_RPTR4					0x611A8
#define mmISP_RB_WPTR4					0x611AC
#define mmISP_RB_BASE_LO5				0x611B0
#define mmISP_RB_BASE_HI5				0x611B4
#define mmISP_RB_SIZE5					0x611B8
#define mmISP_RB_RPTR5					0x611BC
#define mmISP_RB_WPTR5					0x611C0
#define mmISP_RB_BASE_LO6				0x611C4
#define mmISP_RB_BASE_HI6				0x611C8
#define mmISP_RB_SIZE6					0x611CC
#define mmISP_RB_RPTR6					0x611D0
#define mmISP_RB_WPTR6					0x611D4
#define mmISP_RB_BASE_LO7				0x611D8
#define mmISP_RB_BASE_HI7				0x611DC
#define mmISP_RB_SIZE7					0x611E0
#define mmISP_RB_RPTR7					0x611E4
#define mmISP_RB_WPTR7					0x611E8
#define mmISP_RB_BASE_LO8				0x611EC
#define mmISP_RB_BASE_HI8				0x611F0
#define mmISP_RB_SIZE8					0x611F4
#define mmISP_RB_RPTR8					0x611F8
#define mmISP_RB_WPTR8					0x611FC
#define mmISP_LOG_RB_BASE_LO				0x61200
#define mmISP_LOG_RB_BASE_HI				0x61204
#define mmISP_LOG_RB_SIZE				0x61208
#define mmISP_LOG_RB_RPTR				0x6120C
#define mmISP_LOG_RB_WPTR				0x61210
#define mmISP_GPIO_SENSOR0_CLK				0x61228
#define mmISP_GPIO_SENSOR1_CLK				0x61224
#define mmISP_GPIO_SHUTDOWN_SENSOR0			0x6122C
#define mmISP_GPIO_SHUTDOWN_SENSOR1			0x61230
#define mmISP_GPIO_PRIV_LED				0x61240
#define mmISP_GPIO_IR_ILLU				0x61244
#define mmISP_SENSOR0_I2C_CTRL				0x61274
#define mmISP_SENSOR1_I2C_CTRL				0x61270
#define mmISP_CGC_STATUS				0x612E4
#define mmISP_CLOCK_GATING_A				0x612F8
#define mmISP_CLOCK_GATING_B				0x612FC
#define mmISP_CCPU_INT0_EN				0x61300
#define mmISP_CCPU_INT0_STATUS				0x61304
#define mmISP_CCPU_INT0_ACK				0x61304
#define mmISP_CCPU_INT1_EN				0x61308
#define mmISP_CCPU_INT1_STATUS				0x6130C
#define mmISP_CCPU_INT1_ACK				0x6130C
#define mmISP_CCPU_INT2_EN				0x61310
#define mmISP_CCPU_INT2_STATUS				0x61314
#define mmISP_CCPU_INT2_ACK				0x61314
#define mmISP_SYS_INT0_EN				0x61340
#define mmISP_SYS_INT0_STATUS				0x61344
#define mmISP_SYS_INT0_ACK				0x61344
#define mmISP_SYS_INT1_EN				0x61348
#define mmISP_SYS_INT1_STATUS				0x6134C
#define mmISP_SYS_INT1_ACK				0x6134C
#define mmISP_SYS_INT2_EN				0x61350
#define mmISP_SYS_INT2_STATUS				0x61354
#define mmISP_SYS_INT2_ACK				0x61354
#define mmISP_IH_OVERRUN				0x6135C
#define mmISP_IH_CTX					0x61360
#define mmISP_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL		0x61370
#define mmISP_SEMA_WAIT_FAIL_TIMEOUT_CNTL		0x61374
#define mmISP_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL	0x61378
#define mmISP_SEMA_ADDR_LOW				0x6137C
#define mmISP_SEMA_ADDR_HIGH				0x61380
#define mmISP_SEMA_CTL					0x61384
#define mmISP_SEMA_STATUS				0x61388
#define mmISP_MIPI0_TIMESTAMP_LO			0x613D0
#define mmISP_MIPI0_TIMESTAMP_HI			0x613D4
#define mmISP_MIPI1_TIMESTAMP_LO			0x613D8
#define mmISP_MIPI1_TIMESTAMP_HI			0x613DC
#define mmISP_CCPU_CACHE_OFFSET8_HI			0x61400
#define mmISP_CCPU_CACHE_OFFSET8_LO			0x61404
#define mmISP_CCPU_CACHE_SIZE8				0x61408
#define mmISP_CCPU_CACHE_OFFSET9_HI			0x6140C
#define mmISP_CCPU_CACHE_OFFSET9_LO			0x61410
#define mmISP_CCPU_CACHE_SIZE9				0x61414
#define mmISP_CCPU_CACHE_OFFSETA_HI			0x61418
#define mmISP_CCPU_CACHE_OFFSETA_LO			0x6141C
#define mmISP_CCPU_CACHE_SIZEA				0x61420
#define mmISP_CCPU_CACHE_OFFSETB_HI			0x61424
#define mmISP_CCPU_CACHE_OFFSETB_LO			0x61428
#define mmISP_CCPU_CACHE_SIZEB				0x6142C
#define mmISP_CCPU_CACHE_OFFSETC_HI			0x61430
#define mmISP_CCPU_CACHE_OFFSETC_LO			0x61434
#define mmISP_CCPU_CACHE_SIZEC				0x61438
#define mmISP_CCPU_CACHE_OFFSETD_HI			0x6143C
#define mmISP_CCPU_CACHE_OFFSETD_LO			0x61440
#define mmISP_CCPU_CACHE_SIZED				0x61444
#define mmISP_CCPU_CACHE_OFFSETE_HI			0x61448
#define mmISP_CCPU_CACHE_OFFSETE_LO			0x6144C
#define mmISP_CCPU_CACHE_SIZEE				0x61450
#define mmISP_CCPU_CACHE_OFFSETF_HI			0x61454
#define mmISP_CCPU_CACHE_OFFSETF_LO			0x61458
#define mmISP_CCPU_CACHE_SIZEF				0x6145C
#define mmISP_CCPU_NONCACHE_OFFSET04_HI			0x61460
#define mmISP_CCPU_NONCACHE_OFFSET04_LO			0x61464
#define mmISP_CCPU_NONCACHE_SIZE04			0x61468
#define mmISP_CCPU_NONCACHE_OFFSET05_HI			0x6146C
#define mmISP_CCPU_NONCACHE_OFFSET05_LO			0x61470
#define mmISP_CCPU_NONCACHE_SIZE05			0x61474
#define mmISP_CCPU_NONCACHE_OFFSET06_HI			0x61478
#define mmISP_CCPU_NONCACHE_OFFSET06_LO			0x6147C
#define mmISP_CCPU_NONCACHE_SIZE06			0x61480
#define mmISP_CCPU_NONCACHE_OFFSET07_HI			0x61484
#define mmISP_CCPU_NONCACHE_OFFSET07_LO			0x61488
#define mmISP_CCPU_NONCACHE_SIZE07			0x6148C
#define mmISP_CCPU_NONCACHE_OFFSET14_HI			0x61490
#define mmISP_CCPU_NONCACHE_OFFSET14_LO			0x61494
#define mmISP_CCPU_NONCACHE_SIZE14			0x61498
#define mmISP_CCPU_NONCACHE_OFFSET15_HI			0x6149C
#define mmISP_CCPU_NONCACHE_OFFSET15_LO			0x614A0
#define mmISP_CCPU_NONCACHE_SIZE15			0x614A4
#define mmISP_CCPU_NONCACHE_OFFSET16_HI			0x614A8
#define mmISP_CCPU_NONCACHE_OFFSET16_LO			0x614AC
#define mmISP_CCPU_NONCACHE_SIZE16			0x614B0
#define mmISP_CCPU_NONCACHE_OFFSET17_HI			0x614B4
#define mmISP_CCPU_NONCACHE_OFFSET17_LO			0x614B8
#define mmISP_CCPU_NONCACHE_SIZE17			0x614BC
#define mmISP_CCPU_CACHE_OFFSET_0_RD_CNT		0x61500
#define mmISP_CCPU_CACHE_OFFSET_1_RD_CNT		0x61504
#define mmISP_CCPU_CACHE_OFFSET_2_RD_CNT		0x61508
#define mmISP_CCPU_CACHE_OFFSET_3_RD_CNT		0x6150C
#define mmISP_CCPU_CACHE_OFFSET_4_RD_CNT		0x61510
#define mmISP_CCPU_CACHE_OFFSET_5_RD_CNT		0x61514
#define mmISP_CCPU_CACHE_OFFSET_6_RD_CNT		0x61518
#define mmISP_CCPU_CACHE_OFFSET_7_RD_CNT		0x6151C
#define mmISP_CCPU_CACHE_OFFSET_8_RD_CNT		0x61520
#define mmISP_CCPU_CACHE_OFFSET_9_RD_CNT		0x61524
#define mmISP_CCPU_CACHE_OFFSET_A_RD_CNT		0x61528
#define mmISP_CCPU_CACHE_OFFSET_B_RD_CNT		0x6152C
#define mmISP_CCPU_CACHE_OFFSET_C_RD_CNT		0x61530
#define mmISP_CCPU_CACHE_OFFSET_D_RD_CNT		0x61534
#define mmISP_CCPU_CACHE_OFFSET_E_RD_CNT		0x61538
#define mmISP_CCPU_CACHE_OFFSET_F_RD_CNT		0x6153C
#define mmISP_CCPU_CACHE_OFFSET_0_WR_CNT		0x61540
#define mmISP_CCPU_CACHE_OFFSET_1_WR_CNT		0x61544
#define mmISP_CCPU_CACHE_OFFSET_2_WR_CNT		0x61548
#define mmISP_CCPU_CACHE_OFFSET_3_WR_CNT		0x6154C
#define mmISP_CCPU_CACHE_OFFSET_4_WR_CNT		0x61550
#define mmISP_CCPU_CACHE_OFFSET_5_WR_CNT		0x61554
#define mmISP_CCPU_CACHE_OFFSET_6_WR_CNT		0x61558
#define mmISP_CCPU_CACHE_OFFSET_7_WR_CNT		0x6155C
#define mmISP_CCPU_CACHE_OFFSET_8_WR_CNT		0x61560
#define mmISP_CCPU_CACHE_OFFSET_9_WR_CNT		0x61564
#define mmISP_CCPU_CACHE_OFFSET_A_WR_CNT		0x61568
#define mmISP_CCPU_CACHE_OFFSET_B_WR_CNT		0x6156C
#define mmISP_CCPU_CACHE_OFFSET_C_WR_CNT		0x61570
#define mmISP_CCPU_CACHE_OFFSET_D_WR_CNT		0x61574
#define mmISP_CCPU_CACHE_OFFSET_E_WR_CNT		0x61578
#define mmISP_CCPU_CACHE_OFFSET_F_WR_CNT		0x6157C
#define mmISP_CCPU_NONCACHE_OFFSET_00_RD_CNT		0x61580
#define mmISP_CCPU_NONCACHE_OFFSET_01_RD_CNT		0x61584
#define mmISP_CCPU_NONCACHE_OFFSET_02_RD_CNT		0x61588
#define mmISP_CCPU_NONCACHE_OFFSET_03_RD_CNT		0x6158C
#define mmISP_CCPU_NONCACHE_OFFSET_04_RD_CNT		0x61590
#define mmISP_CCPU_NONCACHE_OFFSET_05_RD_CNT		0x61594
#define mmISP_CCPU_NONCACHE_OFFSET_06_RD_CNT		0x61598
#define mmISP_CCPU_NONCACHE_OFFSET_07_RD_CNT		0x6159C
#define mmISP_CCPU_NONCACHE_OFFSET_10_RD_CNT		0x615A0
#define mmISP_CCPU_NONCACHE_OFFSET_11_RD_CNT		0x615A4
#define mmISP_CCPU_NONCACHE_OFFSET_12_RD_CNT		0x615A8
#define mmISP_CCPU_NONCACHE_OFFSET_13_RD_CNT		0x615AC
#define mmISP_CCPU_NONCACHE_OFFSET_14_RD_CNT		0x615B0
#define mmISP_CCPU_NONCACHE_OFFSET_15_RD_CNT		0x615B4
#define mmISP_CCPU_NONCACHE_OFFSET_16_RD_CNT		0x615B8
#define mmISP_CCPU_NONCACHE_OFFSET_17_RD_CNT		0x615BC
#define mmISP_CCPU_NONCACHE_OFFSET_00_WR_CNT		0x615C0
#define mmISP_CCPU_NONCACHE_OFFSET_01_WR_CNT		0x615C4
#define mmISP_CCPU_NONCACHE_OFFSET_02_WR_CNT		0x615C8
#define mmISP_CCPU_NONCACHE_OFFSET_03_WR_CNT		0x615CC
#define mmISP_CCPU_NONCACHE_OFFSET_04_WR_CNT		0x615D0
#define mmISP_CCPU_NONCACHE_OFFSET_05_WR_CNT		0x615D4
#define mmISP_CCPU_NONCACHE_OFFSET_06_WR_CNT		0x615D8
#define mmISP_CCPU_NONCACHE_OFFSET_07_WR_CNT		0x615DC
#define mmISP_CCPU_NONCACHE_OFFSET_10_WR_CNT		0x615E0
#define mmISP_CCPU_NONCACHE_OFFSET_11_WR_CNT		0x615E4
#define mmISP_CCPU_NONCACHE_OFFSET_12_WR_CNT		0x615E8
#define mmISP_CCPU_NONCACHE_OFFSET_13_WR_CNT		0x615EC
#define mmISP_CCPU_NONCACHE_OFFSET_14_WR_CNT		0x615F0
#define mmISP_CCPU_NONCACHE_OFFSET_15_WR_CNT		0x615F4
#define mmISP_CCPU_NONCACHE_OFFSET_16_WR_CNT		0x615F8
#define mmISP_CCPU_NONCACHE_OFFSET_17_WR_CNT		0x615FC
#define mmISP_RSMU_MASTER_CTRL				0x61600
#define mmISP_RSMU_MASTER_CTRL2				0x61604
#define mmISP_CCPU_PFM_CTRL				0x61608
#define mmISP_CCPU_PFM_REGION_SET0			0x6160C
#define mmISP_CCPU_PFM_REGION_SET1			0x61610
#define mmISP_CCPU_PFM_REGION_SET2			0x61614
#define mmISP_CCPU_PFM_REGION_SET3			0x61618
#define mmISP_CCPU_PFM_REGION_SET4			0x6161C
#define mmISP_CCPU_PFM_REGION_SET5			0x61620
#define mmISP_CCPU_PFM_REGION_SET6			0x61624
#define mmISP_CCPU_PFM_REGION_SET7			0x61628
#define mmISP_CCPU_PFM_STAT0_CNT			0x61630
#define mmISP_CCPU_PFM_STAT1_CNT			0x61634
#define mmISP_CCPU_PFM_STAT2_CNT			0x61638
#define mmISP_CCPU_PFM_STAT3_CNT			0x6163C
#define mmISP_CCPU_PFM_STAT4_CNT			0x61640
#define mmISP_CCPU_PFM_STAT5_CNT			0x61644
#define mmISP_CCPU_PFM_STAT6_CNT			0x61648
#define mmISP_CCPU_PFM_STAT7_CNT			0x6164C

// Registers from ISP_CORE block

#define mmISP_CORE_VI_ID				0x63000
#define mmISP_CORE_VI_CCL				0x63004
#define mmISP_CORE_VI_ICCL				0x63008
#define mmISP_CORE_VI_IRCL				0x6300C
#define mmISP_CORE_VI_DPCL				0x63010
#define mmISP_CORE_VI_CFG_UPD				0x63014
#define mmISP_CORE_RMC_LSC_CTRL				0x63080
#define mmISP_CORE_RMC_LSC_R_START			0x63084
#define mmISP_CORE_RMC_LSC_R_DAT			0x63088
#define mmISP_CORE_RMC_LSC_GR_START			0x6308C
#define mmISP_CORE_RMC_LSC_GR_DAT			0x63090
#define mmISP_CORE_RMC_LSC_B_START			0x63094
#define mmISP_CORE_RMC_LSC_B_DAT			0x63098
#define mmISP_CORE_RMC_LSC_GB_START			0x6309C
#define mmISP_CORE_RMC_LSC_GB_DAT			0x630A0
#define mmISP_CORE_RMC_DPCC_BP_CTRL			0x630A4
#define mmISP_CORE_RMC_DPCC_BP_NUM			0x630A8
#define mmISP_CORE_RMC_DPCC_BP_START			0x630AC
#define mmISP_CORE_RMC_DPCC_BP_DAT			0x630B0
#define mmISP_CORE_ISP_CTRL				0x63400
#define mmISP_CORE_ISP_ACQ_PROP				0x63404
#define mmISP_CORE_ISP_ACQ_H_OFFS			0x63408
#define mmISP_CORE_ISP_ACQ_V_OFFS			0x6340C
#define mmISP_CORE_ISP_ACQ_H_SIZE			0x63410
#define mmISP_CORE_ISP_ACQ_V_SIZE			0x63414
#define mmISP_CORE_ISP_ACQ_NR_FRAMES			0x63418
#define mmISP_CORE_ISP_GAMMA_DX_LO			0x6341C
#define mmISP_CORE_ISP_GAMMA_DX_HI			0x63420
#define mmISP_CORE_ISP_GAMMA_R_Y_0			0x63424
#define mmISP_CORE_ISP_GAMMA_R_Y_1			0x63428
#define mmISP_CORE_ISP_GAMMA_R_Y_2			0x6342C
#define mmISP_CORE_ISP_GAMMA_R_Y_3			0x63430
#define mmISP_CORE_ISP_GAMMA_R_Y_4			0x63434
#define mmISP_CORE_ISP_GAMMA_R_Y_5			0x63438
#define mmISP_CORE_ISP_GAMMA_R_Y_6			0x6343C
#define mmISP_CORE_ISP_GAMMA_R_Y_7			0x63440
#define mmISP_CORE_ISP_GAMMA_R_Y_8			0x63444
#define mmISP_CORE_ISP_GAMMA_R_Y_9			0x63448
#define mmISP_CORE_ISP_GAMMA_R_Y_10			0x6344C
#define mmISP_CORE_ISP_GAMMA_R_Y_11			0x63450
#define mmISP_CORE_ISP_GAMMA_R_Y_12			0x63454
#define mmISP_CORE_ISP_GAMMA_R_Y_13			0x63458
#define mmISP_CORE_ISP_GAMMA_R_Y_14			0x6345C
#define mmISP_CORE_ISP_GAMMA_R_Y_15			0x63460
#define mmISP_CORE_ISP_GAMMA_R_Y_16			0x63464
#define mmISP_CORE_ISP_GAMMA_G_Y_0			0x63468
#define mmISP_CORE_ISP_GAMMA_G_Y_1			0x6346C
#define mmISP_CORE_ISP_GAMMA_G_Y_2			0x63470
#define mmISP_CORE_ISP_GAMMA_G_Y_3			0x63474
#define mmISP_CORE_ISP_GAMMA_G_Y_4			0x63478
#define mmISP_CORE_ISP_GAMMA_G_Y_5			0x6347C
#define mmISP_CORE_ISP_GAMMA_G_Y_6			0x63480
#define mmISP_CORE_ISP_GAMMA_G_Y_7			0x63484
#define mmISP_CORE_ISP_GAMMA_G_Y_8			0x63488
#define mmISP_CORE_ISP_GAMMA_G_Y_9			0x6348C
#define mmISP_CORE_ISP_GAMMA_G_Y_10			0x63490
#define mmISP_CORE_ISP_GAMMA_G_Y_11			0x63494
#define mmISP_CORE_ISP_GAMMA_G_Y_12			0x63498
#define mmISP_CORE_ISP_GAMMA_G_Y_13			0x6349C
#define mmISP_CORE_ISP_GAMMA_G_Y_14			0x634A0
#define mmISP_CORE_ISP_GAMMA_G_Y_15			0x634A4
#define mmISP_CORE_ISP_GAMMA_G_Y_16			0x634A8
#define mmISP_CORE_ISP_GAMMA_B_Y_0			0x634AC
#define mmISP_CORE_ISP_GAMMA_B_Y_1			0x634B0
#define mmISP_CORE_ISP_GAMMA_B_Y_2			0x634B4
#define mmISP_CORE_ISP_GAMMA_B_Y_3			0x634B8
#define mmISP_CORE_ISP_GAMMA_B_Y_4			0x634BC
#define mmISP_CORE_ISP_GAMMA_B_Y_5			0x634C0
#define mmISP_CORE_ISP_GAMMA_B_Y_6			0x634C4
#define mmISP_CORE_ISP_GAMMA_B_Y_7			0x634C8
#define mmISP_CORE_ISP_GAMMA_B_Y_8			0x634CC
#define mmISP_CORE_ISP_GAMMA_B_Y_9			0x634D0
#define mmISP_CORE_ISP_GAMMA_B_Y_10			0x634D4
#define mmISP_CORE_ISP_GAMMA_B_Y_11			0x634D8
#define mmISP_CORE_ISP_GAMMA_B_Y_12			0x634DC
#define mmISP_CORE_ISP_GAMMA_B_Y_13			0x634E0
#define mmISP_CORE_ISP_GAMMA_B_Y_14			0x634E4
#define mmISP_CORE_ISP_GAMMA_B_Y_15			0x634E8
#define mmISP_CORE_ISP_GAMMA_B_Y_16			0x634EC
#define mmISP_CORE_ISP_AWB_PROP				0x63510
#define mmISP_CORE_ISP_AWB_H_OFFS			0x63514
#define mmISP_CORE_ISP_AWB_V_OFFS			0x63518
#define mmISP_CORE_ISP_AWB_H_SIZE			0x6351C
#define mmISP_CORE_ISP_AWB_V_SIZE			0x63520
#define mmISP_CORE_ISP_AWB_FRAMES			0x63524
#define mmISP_CORE_ISP_AWB_REF				0x63528
#define mmISP_CORE_ISP_AWB_THRESH			0x6352C
#define mmISP_CORE_ISP_AWB_GAIN_G			0x63538
#define mmISP_CORE_ISP_AWB_GAIN_RB			0x6353C
#define mmISP_CORE_ISP_AWB_WHITE_CNT			0x63540
#define mmISP_CORE_ISP_AWB_MEAN				0x63544
#define mmISP_CORE_ISP_CC_COEFF_0			0x63570
#define mmISP_CORE_ISP_CC_COEFF_1			0x63574
#define mmISP_CORE_ISP_CC_COEFF_2			0x63578
#define mmISP_CORE_ISP_CC_COEFF_3			0x6357C
#define mmISP_CORE_ISP_CC_COEFF_4			0x63580
#define mmISP_CORE_ISP_CC_COEFF_5			0x63584
#define mmISP_CORE_ISP_CC_COEFF_6			0x63588
#define mmISP_CORE_ISP_CC_COEFF_7			0x6358C
#define mmISP_CORE_ISP_CC_COEFF_8			0x63590
#define mmISP_CORE_ISP_OUT_H_OFFS			0x63594
#define mmISP_CORE_ISP_OUT_V_OFFS			0x63598
#define mmISP_CORE_ISP_OUT_H_SIZE			0x6359C
#define mmISP_CORE_ISP_OUT_V_SIZE			0x635A0
#define mmISP_CORE_ISP_DEMOSAIC				0x635A4
#define mmISP_CORE_ISP_FLAGS_SHD			0x635A8
#define mmISP_CORE_ISP_OUT_H_OFFS_SHD			0x635AC
#define mmISP_CORE_ISP_OUT_V_OFFS_SHD			0x635B0
#define mmISP_CORE_ISP_OUT_H_SIZE_SHD			0x635B4
#define mmISP_CORE_ISP_OUT_V_SIZE_SHD			0x635B8
#define mmISP_CORE_ISP_IMSC				0x635BC
#define mmISP_CORE_ISP_RIS				0x635C0
#define mmISP_CORE_ISP_MIS				0x635C4
#define mmISP_CORE_ISP_ICR				0x635C8
#define mmISP_CORE_ISP_ISR				0x635CC
#define mmISP_CORE_ISP_CT_COEFF_0			0x635D0
#define mmISP_CORE_ISP_CT_COEFF_1			0x635D4
#define mmISP_CORE_ISP_CT_COEFF_2			0x635D8
#define mmISP_CORE_ISP_CT_COEFF_3			0x635DC
#define mmISP_CORE_ISP_CT_COEFF_4			0x635E0
#define mmISP_CORE_ISP_CT_COEFF_5			0x635E4
#define mmISP_CORE_ISP_CT_COEFF_6			0x635E8
#define mmISP_CORE_ISP_CT_COEFF_7			0x635EC
#define mmISP_CORE_ISP_CT_COEFF_8			0x635F0
#define mmISP_CORE_ISP_GAMMA_OUT_MODE			0x635F4
#define mmISP_CORE_ISP_GAMMA_OUT_Y_0			0x635F8
#define mmISP_CORE_ISP_GAMMA_OUT_Y_1			0x635FC
#define mmISP_CORE_ISP_GAMMA_OUT_Y_2			0x63600
#define mmISP_CORE_ISP_GAMMA_OUT_Y_3			0x63604
#define mmISP_CORE_ISP_GAMMA_OUT_Y_4			0x63608
#define mmISP_CORE_ISP_GAMMA_OUT_Y_5			0x6360C
#define mmISP_CORE_ISP_GAMMA_OUT_Y_6			0x63610
#define mmISP_CORE_ISP_GAMMA_OUT_Y_7			0x63614
#define mmISP_CORE_ISP_GAMMA_OUT_Y_8			0x63618
#define mmISP_CORE_ISP_GAMMA_OUT_Y_9			0x6361C
#define mmISP_CORE_ISP_GAMMA_OUT_Y_10			0x63620
#define mmISP_CORE_ISP_GAMMA_OUT_Y_11			0x63624
#define mmISP_CORE_ISP_GAMMA_OUT_Y_12			0x63628
#define mmISP_CORE_ISP_GAMMA_OUT_Y_13			0x6362C
#define mmISP_CORE_ISP_GAMMA_OUT_Y_14			0x63630
#define mmISP_CORE_ISP_GAMMA_OUT_Y_15			0x63634
#define mmISP_CORE_ISP_GAMMA_OUT_Y_16			0x63638
#define mmISP_CORE_ISP_ERR				0x6363C
#define mmISP_CORE_ISP_ERR_CLR				0x63640
#define mmISP_CORE_ISP_FRAME_COUNT			0x63644
#define mmISP_CORE_ISP_CT_OFFSET_R			0x63648
#define mmISP_CORE_ISP_CT_OFFSET_G			0x6364C
#define mmISP_CORE_ISP_CT_OFFSET_B			0x63650
#define mmISP_CORE_ISP_CNR_LINESIZE			0x63654
#define mmISP_CORE_ISP_CNR_THRESHOLD_C1			0x63658
#define mmISP_CORE_ISP_CNR_THRESHOLD_C2			0x6365C
#define mmISP_CORE_ISP_FLASH_CMD			0x63660
#define mmISP_CORE_ISP_FLASH_CONFIG			0x63664
#define mmISP_CORE_ISP_FLASH_PREDIV			0x63668
#define mmISP_CORE_ISP_FLASH_DELAY			0x6366C
#define mmISP_CORE_ISP_FLASH_TIME			0x63670
#define mmISP_CORE_ISP_FLASH_MAXP			0x63674
#define mmISP_CORE_ISP_SH_CTRL				0x63680
#define mmISP_CORE_ISP_SH_PREDIV			0x63684
#define mmISP_CORE_ISP_SH_DELAY				0x63688
#define mmISP_CORE_ISP_SH_TIME				0x6368C
#define mmISP_CORE_ISP_AFM_CTRL				0x65000
#define mmISP_CORE_ISP_AFM_LT_A				0x65004
#define mmISP_CORE_ISP_AFM_RB_A				0x65008
#define mmISP_CORE_ISP_AFM_LT_B				0x6500C
#define mmISP_CORE_ISP_AFM_RB_B				0x65010
#define mmISP_CORE_ISP_AFM_LT_C				0x65014
#define mmISP_CORE_ISP_AFM_RB_C				0x65018
#define mmISP_CORE_ISP_AFM_THRES			0x6501C
#define mmISP_CORE_ISP_AFM_VAR_SHIFT			0x65020
#define mmISP_CORE_ISP_AFM_SUM_A			0x65024
#define mmISP_CORE_ISP_AFM_SUM_B			0x65028
#define mmISP_CORE_ISP_AFM_SUM_C			0x6502C
#define mmISP_CORE_ISP_AFM_LUM_A			0x65030
#define mmISP_CORE_ISP_AFM_LUM_B			0x65034
#define mmISP_CORE_ISP_AFM_LUM_C			0x65038
#define mmISP_CORE_ISP_VSM_MODE				0x65100
#define mmISP_CORE_ISP_VSM_H_OFFS			0x65104
#define mmISP_CORE_ISP_VSM_V_OFFS			0x65108
#define mmISP_CORE_ISP_VSM_H_SIZE			0x6510C
#define mmISP_CORE_ISP_VSM_V_SIZE			0x65110
#define mmISP_CORE_ISP_VSM_H_SEGMENTS			0x65114
#define mmISP_CORE_ISP_VSM_V_SEGMENTS			0x65118
#define mmISP_CORE_ISP_VSM_DELTA_H			0x6511C
#define mmISP_CORE_ISP_VSM_DELTA_V			0x65120
#define mmISP_CORE_ISP_LSC_CTRL				0x65200
#define mmISP_CORE_ISP_LSC_R_TABLE_ADDR			0x65204
#define mmISP_CORE_ISP_LSC_GR_TABLE_ADDR		0x65208
#define mmISP_CORE_ISP_LSC_B_TABLE_ADDR			0x6520C
#define mmISP_CORE_ISP_LSC_GB_TABLE_ADDR		0x65210
#define mmISP_CORE_ISP_LSC_R_TABLE_DATA			0x65214
#define mmISP_CORE_ISP_LSC_GR_TABLE_DATA		0x65218
#define mmISP_CORE_ISP_LSC_B_TABLE_DATA			0x6521C
#define mmISP_CORE_ISP_LSC_GB_TABLE_DATA		0x65220
#define mmISP_CORE_ISP_LSC_XGRAD_01			0x65224
#define mmISP_CORE_ISP_LSC_XGRAD_23			0x65228
#define mmISP_CORE_ISP_LSC_XGRAD_45			0x6522C
#define mmISP_CORE_ISP_LSC_XGRAD_67			0x65230
#define mmISP_CORE_ISP_LSC_YGRAD_01			0x65234
#define mmISP_CORE_ISP_LSC_YGRAD_23			0x65238
#define mmISP_CORE_ISP_LSC_YGRAD_45			0x6523C
#define mmISP_CORE_ISP_LSC_YGRAD_67			0x65240
#define mmISP_CORE_ISP_LSC_XSIZE_01			0x65244
#define mmISP_CORE_ISP_LSC_XSIZE_23			0x65248
#define mmISP_CORE_ISP_LSC_XSIZE_45			0x6524C
#define mmISP_CORE_ISP_LSC_XSIZE_67			0x65250
#define mmISP_CORE_ISP_LSC_YSIZE_01			0x65254
#define mmISP_CORE_ISP_LSC_YSIZE_23			0x65258
#define mmISP_CORE_ISP_LSC_YSIZE_45			0x6525C
#define mmISP_CORE_ISP_LSC_YSIZE_67			0x65260
#define mmISP_CORE_ISP_LSC_TABLE_SEL			0x65264
#define mmISP_CORE_ISP_LSC_STATUS			0x65268
#define mmISP_CORE_ISP_IS_CTRL				0x65300
#define mmISP_CORE_ISP_IS_RECENTER			0x65304
#define mmISP_CORE_ISP_IS_H_OFFS			0x65308
#define mmISP_CORE_ISP_IS_V_OFFS			0x6530C
#define mmISP_CORE_ISP_IS_H_SIZE			0x65310
#define mmISP_CORE_ISP_IS_V_SIZE			0x65314
#define mmISP_CORE_ISP_IS_MAX_DX			0x65318
#define mmISP_CORE_ISP_IS_MAX_DY			0x6531C
#define mmISP_CORE_ISP_IS_DISPLACE			0x65320
#define mmISP_CORE_ISP_IS_H_OFFS_SHD			0x65324
#define mmISP_CORE_ISP_IS_V_OFFS_SHD			0x65328
#define mmISP_CORE_ISP_IS_H_SIZE_SHD			0x6532C
#define mmISP_CORE_ISP_IS_V_SIZE_SHD			0x65330
#define mmISP_CORE_ISP_HIST_PROP			0x65400
#define mmISP_CORE_ISP_HIST_H_OFFS			0x65404
#define mmISP_CORE_ISP_HIST_V_OFFS			0x65408
#define mmISP_CORE_ISP_HIST_H_SIZE			0x6540C
#define mmISP_CORE_ISP_HIST_V_SIZE			0x65410
#define mmISP_CORE_ISP_HIST_BIN_0			0x65414
#define mmISP_CORE_ISP_HIST_BIN_1			0x65418
#define mmISP_CORE_ISP_HIST_BIN_2			0x6541C
#define mmISP_CORE_ISP_HIST_BIN_3			0x65420
#define mmISP_CORE_ISP_HIST_BIN_4			0x65424
#define mmISP_CORE_ISP_HIST_BIN_5			0x65428
#define mmISP_CORE_ISP_HIST_BIN_6			0x6542C
#define mmISP_CORE_ISP_HIST_BIN_7			0x65430
#define mmISP_CORE_ISP_HIST_BIN_8			0x65434
#define mmISP_CORE_ISP_HIST_BIN_9			0x65438
#define mmISP_CORE_ISP_HIST_BIN_10			0x6543C
#define mmISP_CORE_ISP_HIST_BIN_11			0x65440
#define mmISP_CORE_ISP_HIST_BIN_12			0x65444
#define mmISP_CORE_ISP_HIST_BIN_13			0x65448
#define mmISP_CORE_ISP_HIST_BIN_14			0x6544C
#define mmISP_CORE_ISP_HIST_BIN_15			0x65450
#define mmISP_CORE_ISP_HIST_WEIGHT_00TO30		0x65454
#define mmISP_CORE_ISP_HIST_WEIGHT_40TO21		0x65458
#define mmISP_CORE_ISP_HIST_WEIGHT_31TO12		0x6545C
#define mmISP_CORE_ISP_HIST_WEIGHT_22TO03		0x65460
#define mmISP_CORE_ISP_HIST_WEIGHT_13TO43		0x65464
#define mmISP_CORE_ISP_HIST_WEIGHT_04TO34		0x65468
#define mmISP_CORE_ISP_HIST_WEIGHT_44			0x6546C
#define mmISP_CORE_ISP_FILT_MODE			0x65500
#define mmISP_CORE_ISP_FILT_THRESH_BL0			0x65528
#define mmISP_CORE_ISP_FILT_THRESH_BL1			0x6552C
#define mmISP_CORE_ISP_FILT_THRESH_SH0			0x65530
#define mmISP_CORE_ISP_FILT_THRESH_SH1			0x65534
#define mmISP_CORE_ISP_FILT_LUM_WEIGHT			0x65538
#define mmISP_CORE_ISP_FILT_FAC_SH1			0x6553C
#define mmISP_CORE_ISP_FILT_FAC_SH0			0x65540
#define mmISP_CORE_ISP_FILT_FAC_MID			0x65544
#define mmISP_CORE_ISP_FILT_FAC_BL0			0x65548
#define mmISP_CORE_ISP_FILT_FAC_BL1			0x6554C
#define mmISP_CORE_ISP_CAC_CTRL				0x65580
#define mmISP_CORE_ISP_CAC_COUNT_START			0x65584
#define mmISP_CORE_ISP_CAC_A				0x65588
#define mmISP_CORE_ISP_CAC_B				0x6558C
#define mmISP_CORE_ISP_CAC_C				0x65590
#define mmISP_CORE_ISP_CAC_X_NORM			0x65594
#define mmISP_CORE_ISP_CAC_Y_NORM			0x65598
#define mmISP_CORE_ISP_EXP_CTRL				0x65600
#define mmISP_CORE_ISP_EXP_H_OFFSET			0x65604
#define mmISP_CORE_ISP_EXP_V_OFFSET			0x65608
#define mmISP_CORE_ISP_EXP_H_SIZE			0x6560C
#define mmISP_CORE_ISP_EXP_V_SIZE			0x65610
#define mmISP_CORE_ISP_EXP_MEAN_00			0x65614
#define mmISP_CORE_ISP_EXP_MEAN_10			0x65618
#define mmISP_CORE_ISP_EXP_MEAN_20			0x6561C
#define mmISP_CORE_ISP_EXP_MEAN_30			0x65620
#define mmISP_CORE_ISP_EXP_MEAN_40			0x65624
#define mmISP_CORE_ISP_EXP_MEAN_01			0x65628
#define mmISP_CORE_ISP_EXP_MEAN_11			0x6562C
#define mmISP_CORE_ISP_EXP_MEAN_21			0x65630
#define mmISP_CORE_ISP_EXP_MEAN_31			0x65634
#define mmISP_CORE_ISP_EXP_MEAN_41			0x65638
#define mmISP_CORE_ISP_EXP_MEAN_02			0x6563C
#define mmISP_CORE_ISP_EXP_MEAN_12			0x65640
#define mmISP_CORE_ISP_EXP_MEAN_22			0x65644
#define mmISP_CORE_ISP_EXP_MEAN_32			0x65648
#define mmISP_CORE_ISP_EXP_MEAN_42			0x6564C
#define mmISP_CORE_ISP_EXP_MEAN_03			0x65650
#define mmISP_CORE_ISP_EXP_MEAN_13			0x65654
#define mmISP_CORE_ISP_EXP_MEAN_23			0x65658
#define mmISP_CORE_ISP_EXP_MEAN_33			0x6565C
#define mmISP_CORE_ISP_EXP_MEAN_43			0x65660
#define mmISP_CORE_ISP_EXP_MEAN_04			0x65664
#define mmISP_CORE_ISP_EXP_MEAN_14			0x65668
#define mmISP_CORE_ISP_EXP_MEAN_24			0x6566C
#define mmISP_CORE_ISP_EXP_MEAN_34			0x65670
#define mmISP_CORE_ISP_EXP_MEAN_44			0x65674
#define mmISP_CORE_ISP_BLS_CTRL				0x65700
#define mmISP_CORE_ISP_BLS_SAMPLES			0x65704
#define mmISP_CORE_ISP_BLS_H1_START			0x65708
#define mmISP_CORE_ISP_BLS_H1_STOP			0x6570C
#define mmISP_CORE_ISP_BLS_V1_START			0x65710
#define mmISP_CORE_ISP_BLS_V1_STOP			0x65714
#define mmISP_CORE_ISP_BLS_H2_START			0x65718
#define mmISP_CORE_ISP_BLS_H2_STOP			0x6571C
#define mmISP_CORE_ISP_BLS_V2_START			0x65720
#define mmISP_CORE_ISP_BLS_V2_STOP			0x65724
#define mmISP_CORE_ISP_BLS_A_FIXED			0x65728
#define mmISP_CORE_ISP_BLS_B_FIXED			0x6572C
#define mmISP_CORE_ISP_BLS_C_FIXED			0x65730
#define mmISP_CORE_ISP_BLS_D_FIXED			0x65734
#define mmISP_CORE_ISP_BLS_A_MEASURED			0x65738
#define mmISP_CORE_ISP_BLS_B_MEASURED			0x6573C
#define mmISP_CORE_ISP_BLS_C_MEASURED			0x65740
#define mmISP_CORE_ISP_BLS_D_MEASURED			0x65744
#define mmISP_CORE_ISP_DPF_MODE				0x65800
#define mmISP_CORE_ISP_DPF_STRENGTH_R			0x65804
#define mmISP_CORE_ISP_DPF_STRENGTH_G			0x65808
#define mmISP_CORE_ISP_DPF_STRENGTH_B			0x6580C
#define mmISP_CORE_ISP_DPF_S_WEIGHT_G_1_4		0x65810
#define mmISP_CORE_ISP_DPF_S_WEIGHT_G_5_6		0x65814
#define mmISP_CORE_ISP_DPF_S_WEIGHT_RB_1_4		0x65818
#define mmISP_CORE_ISP_DPF_S_WEIGHT_RB_5_6		0x6581C
#define mmISP_CORE_ISP_DPF_NLL_COEFF_0			0x65820
#define mmISP_CORE_ISP_DPF_NLL_COEFF_1			0x65824
#define mmISP_CORE_ISP_DPF_NLL_COEFF_2			0x65828
#define mmISP_CORE_ISP_DPF_NLL_COEFF_3			0x6582C
#define mmISP_CORE_ISP_DPF_NLL_COEFF_4			0x65830
#define mmISP_CORE_ISP_DPF_NLL_COEFF_5			0x65834
#define mmISP_CORE_ISP_DPF_NLL_COEFF_6			0x65838
#define mmISP_CORE_ISP_DPF_NLL_COEFF_7			0x6583C
#define mmISP_CORE_ISP_DPF_NLL_COEFF_8			0x65840
#define mmISP_CORE_ISP_DPF_NLL_COEFF_9			0x65844
#define mmISP_CORE_ISP_DPF_NLL_COEFF_10			0x65848
#define mmISP_CORE_ISP_DPF_NLL_COEFF_11			0x6584C
#define mmISP_CORE_ISP_DPF_NLL_COEFF_12			0x65850
#define mmISP_CORE_ISP_DPF_NLL_COEFF_13			0x65854
#define mmISP_CORE_ISP_DPF_NLL_COEFF_14			0x65858
#define mmISP_CORE_ISP_DPF_NLL_COEFF_15			0x6585C
#define mmISP_CORE_ISP_DPF_NLL_COEFF_16			0x65860
#define mmISP_CORE_ISP_DPF_NF_GAIN_R			0x65864
#define mmISP_CORE_ISP_DPF_NF_GAIN_GR			0x65868
#define mmISP_CORE_ISP_DPF_NF_GAIN_GB			0x6586C
#define mmISP_CORE_ISP_DPF_NF_GAIN_B			0x65870
#define mmISP_CORE_ISP_DPCC_MODE			0x65900
#define mmISP_CORE_ISP_DPCC_OUTPUT_MODE			0x65904
#define mmISP_CORE_ISP_DPCC_SET_USE			0x65908
#define mmISP_CORE_ISP_DPCC_METHODS_SET_1		0x6590C
#define mmISP_CORE_ISP_DPCC_METHODS_SET_2		0x65910
#define mmISP_CORE_ISP_DPCC_METHODS_SET_3		0x65914
#define mmISP_CORE_ISP_DPCC_LINE_THRESH_1		0x65918
#define mmISP_CORE_ISP_DPCC_LINE_MAD_FAC_1		0x6591C
#define mmISP_CORE_ISP_DPCC_PG_FAC_1			0x65920
#define mmISP_CORE_ISP_DPCC_RND_THRESH_1		0x65924
#define mmISP_CORE_ISP_DPCC_RG_FAC_1			0x65928
#define mmISP_CORE_ISP_DPCC_LINE_THRESH_2		0x6592C
#define mmISP_CORE_ISP_DPCC_LINE_MAD_FAC_2		0x65930
#define mmISP_CORE_ISP_DPCC_PG_FAC_2			0x65934
#define mmISP_CORE_ISP_DPCC_RND_THRESH_2		0x65938
#define mmISP_CORE_ISP_DPCC_RG_FAC_2			0x6593C
#define mmISP_CORE_ISP_DPCC_LINE_THRESH_3		0x65940
#define mmISP_CORE_ISP_DPCC_LINE_MAD_FAC_3		0x65944
#define mmISP_CORE_ISP_DPCC_PG_FAC_3			0x65948
#define mmISP_CORE_ISP_DPCC_RND_THRESH_3		0x6594C
#define mmISP_CORE_ISP_DPCC_RG_FAC_3			0x65950
#define mmISP_CORE_ISP_DPCC_RO_LIMITS			0x65954
#define mmISP_CORE_ISP_DPCC_RND_OFFS			0x65958
#define mmISP_CORE_ISP_DPCC_BPT_CTRL			0x6595C
#define mmISP_CORE_ISP_DPCC_BPT_NUMBER			0x65960
#define mmISP_CORE_ISP_DPCC_BPT_ADDR			0x65964
#define mmISP_CORE_ISP_DPCC_BPT_DATA			0x65968
#define mmISP_CORE_ISP_WDR_CTRL				0x65A00
#define mmISP_CORE_ISP_WDR_TONECURVE_1			0x65A04
#define mmISP_CORE_ISP_WDR_TONECURVE_2			0x65A08
#define mmISP_CORE_ISP_WDR_TONECURVE_3			0x65A0C
#define mmISP_CORE_ISP_WDR_TONECURVE_4			0x65A10
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_0		0x65A14
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_1		0x65A18
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_2		0x65A1C
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_3		0x65A20
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_4		0x65A24
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_5		0x65A28
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_6		0x65A2C
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_7		0x65A30
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_8		0x65A34
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_9		0x65A38
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_10		0x65A3C
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_11		0x65A40
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_12		0x65A44
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_13		0x65A48
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_14		0x65A4C
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_15		0x65A50
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_16		0x65A54
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_17		0x65A58
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_18		0x65A5C
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_19		0x65A60
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_20		0x65A64
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_21		0x65A68
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_22		0x65A6C
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_23		0x65A70
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_24		0x65A74
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_25		0x65A78
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_26		0x65A7C
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_27		0x65A80
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_28		0x65A84
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_29		0x65A88
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_30		0x65A8C
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_31		0x65A90
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_32		0x65A94
#define mmISP_CORE_ISP_WDR_OFFSET			0x65A98
#define mmISP_CORE_ISP_WDR_DELTAMIN			0x65A9C
#define mmISP_CORE_ISP_WDR_TONECURVE_1_SHD		0x65AA0
#define mmISP_CORE_ISP_WDR_TONECURVE_2_SHD		0x65AA4
#define mmISP_CORE_ISP_WDR_TONECURVE_3_SHD		0x65AA8
#define mmISP_CORE_ISP_WDR_TONECURVE_4_SHD		0x65AAC
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_0		0x65AB0
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_1		0x65AB4
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_2		0x65AB8
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_3		0x65ABC
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_4		0x65AC0
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_5		0x65AC4
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_6		0x65AC8
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_7		0x65ACC
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_8		0x65AD0
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_9		0x65AD4
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_10		0x65AD8
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_11		0x65ADC
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_12		0x65AE0
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_13		0x65AE4
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_14		0x65AE8
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_15		0x65AEC
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_16		0x65AF0
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_17		0x65AF4
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_18		0x65AF8
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_19		0x65AFC
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_20		0x65B00
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_21		0x65B04
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_22		0x65B08
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_23		0x65B0C
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_24		0x65B10
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_25		0x65B14
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_26		0x65B18
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_27		0x65B1C
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_28		0x65B20
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_29		0x65B24
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_30		0x65B28
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_31		0x65B2C
#define mmISP_CORE_ISP_WDR_TONECURVE_YM_SHD_32		0x65B30
#define mmISP_CORE_CPROC_CTRL				0x63800
#define mmISP_CORE_CPROC_CONTRAST			0x63804
#define mmISP_CORE_CPROC_BRIGHTNESS			0x63808
#define mmISP_CORE_CPROC_SATURATION			0x6380C
#define mmISP_CORE_CPROC_HUE				0x63810
#define mmISP_CORE_H_FLIP_Y_PIC_WIDTH_INIT		0x63900
#define mmISP_CORE_H_FLIP_CTRL				0x63904
#define mmISP_CORE_H_FLIP_Y_PIC_WIDTH_SHD		0x63908
#define mmISP_CORE_H_FLIP_CTRL_SHD			0x6390C
#define mmISP_CORE_MRSZ_CTRL				0x63100
#define mmISP_CORE_MRSZ_SCALE_HY			0x63104
#define mmISP_CORE_MRSZ_SCALE_HCB			0x63108
#define mmISP_CORE_MRSZ_SCALE_HCR			0x6310C
#define mmISP_CORE_MRSZ_SCALE_VY			0x63110
#define mmISP_CORE_MRSZ_SCALE_VC			0x63114
#define mmISP_CORE_MRSZ_PHASE_HY			0x63118
#define mmISP_CORE_MRSZ_PHASE_HC			0x6311C
#define mmISP_CORE_MRSZ_PHASE_VY			0x63120
#define mmISP_CORE_MRSZ_PHASE_VC			0x63124
#define mmISP_CORE_MRSZ_SCALE_LUT_ADDR			0x63128
#define mmISP_CORE_MRSZ_SCALE_LUT			0x6312C
#define mmISP_CORE_MRSZ_CTRL_SHD			0x63130
#define mmISP_CORE_MRSZ_SCALE_HY_SHD			0x63134
#define mmISP_CORE_MRSZ_SCALE_HCB_SHD			0x63138
#define mmISP_CORE_MRSZ_SCALE_HCR_SHD			0x6313C
#define mmISP_CORE_MRSZ_SCALE_VY_SHD			0x63140
#define mmISP_CORE_MRSZ_SCALE_VC_SHD			0x63144
#define mmISP_CORE_MRSZ_PHASE_HY_SHD			0x63148
#define mmISP_CORE_MRSZ_PHASE_HC_SHD			0x6314C
#define mmISP_CORE_MRSZ_PHASE_VY_SHD			0x63150
#define mmISP_CORE_MRSZ_PHASE_VC_SHD			0x63154
#define mmISP_CORE_MRSZ_HEIGHT_SRC			0x63158
#define mmISP_CORE_MRSZ_COEFF_SUM_HY			0x6315C
#define mmISP_CORE_MRSZ_COEFF_SUM_VY			0x63160
#define mmISP_CORE_MRSZ_COEFF_SUM_HC			0x63164
#define mmISP_CORE_MRSZ_COEFF_SUM_VC			0x63168
#define mmISP_CORE_MRSZ_HEIGHT_SRC_SHD			0x6316C
#define mmISP_CORE_MRSZ_COEFF_SUM_HY_SHD		0x63170
#define mmISP_CORE_MRSZ_COEFF_SUM_VY_SHD		0x63174
#define mmISP_CORE_MRSZ_COEFF_SUM_HC_SHD		0x63178
#define mmISP_CORE_MRSZ_COEFF_SUM_VC_SHD		0x6317C
#define mmISP_CORE_VRSZ_CTRL				0x63200
#define mmISP_CORE_VRSZ_SCALE_HY			0x63204
#define mmISP_CORE_VRSZ_SCALE_HCB			0x63208
#define mmISP_CORE_VRSZ_SCALE_HCR			0x6320C
#define mmISP_CORE_VRSZ_SCALE_VY			0x63210
#define mmISP_CORE_VRSZ_SCALE_VC			0x63214
#define mmISP_CORE_VRSZ_PHASE_HY			0x63218
#define mmISP_CORE_VRSZ_PHASE_HC			0x6321C
#define mmISP_CORE_VRSZ_PHASE_VY			0x63220
#define mmISP_CORE_VRSZ_PHASE_VC			0x63224
#define mmISP_CORE_VRSZ_SCALE_LUT_ADDR			0x63228
#define mmISP_CORE_VRSZ_SCALE_LUT			0x6322C
#define mmISP_CORE_VRSZ_CTRL_SHD			0x63230
#define mmISP_CORE_VRSZ_SCALE_HY_SHD			0x63234
#define mmISP_CORE_VRSZ_SCALE_HCB_SHD			0x63238
#define mmISP_CORE_VRSZ_SCALE_HCR_SHD			0x6323C
#define mmISP_CORE_VRSZ_SCALE_VY_SHD			0x63240
#define mmISP_CORE_VRSZ_SCALE_VC_SHD			0x63244
#define mmISP_CORE_VRSZ_PHASE_HY_SHD			0x63248
#define mmISP_CORE_VRSZ_PHASE_HC_SHD			0x6324C
#define mmISP_CORE_VRSZ_PHASE_VY_SHD			0x63250
#define mmISP_CORE_VRSZ_PHASE_VC_SHD			0x63254
#define mmISP_CORE_VRSZ_HEIGHT_SRC			0x63258
#define mmISP_CORE_VRSZ_COEFF_SUM_HY			0x6325C
#define mmISP_CORE_VRSZ_COEFF_SUM_VY			0x63260
#define mmISP_CORE_VRSZ_COEFF_SUM_HC			0x63264
#define mmISP_CORE_VRSZ_COEFF_SUM_VC			0x63268
#define mmISP_CORE_VRSZ_HEIGHT_SRC_SHD			0x6326C
#define mmISP_CORE_VRSZ_COEFF_SUM_HY_SHD		0x63270
#define mmISP_CORE_VRSZ_COEFF_SUM_VY_SHD		0x63274
#define mmISP_CORE_VRSZ_COEFF_SUM_HC_SHD		0x63278
#define mmISP_CORE_VRSZ_COEFF_SUM_VC_SHD		0x6327C
#define mmISP_CORE_PRSZ_CTRL				0x63300
#define mmISP_CORE_PRSZ_SCALE_HY			0x63304
#define mmISP_CORE_PRSZ_SCALE_HCB			0x63308
#define mmISP_CORE_PRSZ_SCALE_HCR			0x6330C
#define mmISP_CORE_PRSZ_SCALE_VY			0x63310
#define mmISP_CORE_PRSZ_SCALE_VC			0x63314
#define mmISP_CORE_PRSZ_PHASE_HY			0x63318
#define mmISP_CORE_PRSZ_PHASE_HC			0x6331C
#define mmISP_CORE_PRSZ_PHASE_VY			0x63320
#define mmISP_CORE_PRSZ_PHASE_VC			0x63324
#define mmISP_CORE_PRSZ_SCALE_LUT_ADDR			0x63328
#define mmISP_CORE_PRSZ_SCALE_LUT			0x6332C
#define mmISP_CORE_PRSZ_CTRL_SHD			0x63330
#define mmISP_CORE_PRSZ_SCALE_HY_SHD			0x63334
#define mmISP_CORE_PRSZ_SCALE_HCB_SHD			0x63338
#define mmISP_CORE_PRSZ_SCALE_HCR_SHD			0x6333C
#define mmISP_CORE_PRSZ_SCALE_VY_SHD			0x63340
#define mmISP_CORE_PRSZ_SCALE_VC_SHD			0x63344
#define mmISP_CORE_PRSZ_PHASE_HY_SHD			0x63348
#define mmISP_CORE_PRSZ_PHASE_HC_SHD			0x6334C
#define mmISP_CORE_PRSZ_PHASE_VY_SHD			0x63350
#define mmISP_CORE_PRSZ_PHASE_VC_SHD			0x63354
#define mmISP_CORE_PRSZ_HEIGHT_SRC			0x63358
#define mmISP_CORE_PRSZ_COEFF_SUM_HY			0x6335C
#define mmISP_CORE_PRSZ_COEFF_SUM_VY			0x63360
#define mmISP_CORE_PRSZ_COEFF_SUM_HC			0x63364
#define mmISP_CORE_PRSZ_COEFF_SUM_VC			0x63368
#define mmISP_CORE_PRSZ_HEIGHT_SRC_SHD			0x6336C
#define mmISP_CORE_PRSZ_COEFF_SUM_HY_SHD		0x63370
#define mmISP_CORE_PRSZ_COEFF_SUM_VY_SHD		0x63374
#define mmISP_CORE_PRSZ_COEFF_SUM_HC_SHD		0x63378
#define mmISP_CORE_PRSZ_COEFF_SUM_VC_SHD		0x6337C
#define mmISP_CORE_PREP_CTRL				0x67000
#define mmISP_CORE_PREP_IMSC				0x67004
#define mmISP_CORE_PREP_RIS				0x67008
#define mmISP_CORE_PREP_MIS				0x6700C
#define mmISP_CORE_PREP_ICR				0x67010
#define mmISP_CORE_PREP_ISR				0x67014
#define mmISP_CORE_PREP_FLAGS_SHD			0x67018
#define mmISP_CORE_PREP_ACQ_PROP			0x6701C
#define mmISP_CORE_PREP_ACQ_H_OFFS			0x67020
#define mmISP_CORE_PREP_ACQ_V_OFFS			0x67024
#define mmISP_CORE_PREP_ACQ_H_SIZE			0x67028
#define mmISP_CORE_PREP_ACQ_V_SIZE			0x6702C
#define mmISP_CORE_PREP_OUT_H_OFFS			0x67030
#define mmISP_CORE_PREP_OUT_V_OFFS			0x67034
#define mmISP_CORE_PREP_OUT_H_SIZE			0x67038
#define mmISP_CORE_PREP_OUT_V_SIZE			0x6703C
#define mmISP_CORE_PREP_ERR				0x67050
#define mmISP_CORE_PREP_ERR_CLR				0x67054
#define mmISP_CORE_PREP_BLS_CTRL			0x67200
#define mmISP_CORE_PREP_BLS_SAMPLES			0x67204
#define mmISP_CORE_PREP_BLS_H1_START			0x67208
#define mmISP_CORE_PREP_BLS_H1_STOP			0x6720C
#define mmISP_CORE_PREP_BLS_V1_START			0x67210
#define mmISP_CORE_PREP_BLS_V1_STOP			0x67214
#define mmISP_CORE_PREP_BLS_A_FIXED			0x67228
#define mmISP_CORE_PREP_BLS_B_FIXED			0x6722C
#define mmISP_CORE_PREP_BLS_C_FIXED			0x67230
#define mmISP_CORE_PREP_BLS_D_FIXED			0x67234
#define mmISP_CORE_PREP_BLS_A_MEASURED			0x67238
#define mmISP_CORE_PREP_BLS_B_MEASURED			0x6723C
#define mmISP_CORE_PREP_BLS_C_MEASURED			0x67240
#define mmISP_CORE_PREP_BLS_D_MEASURED			0x67244
#define mmISP_CORE_PREP_GAMMA_CTRL			0x67400
#define mmISP_CORE_PREP_GAMMA_DX_LO			0x67404
#define mmISP_CORE_PREP_GAMMA_DX_HI			0x67408
#define mmISP_CORE_PREP_GAMMA_R_Y_0			0x6740C
#define mmISP_CORE_PREP_GAMMA_R_Y_1			0x67410
#define mmISP_CORE_PREP_GAMMA_R_Y_2			0x67414
#define mmISP_CORE_PREP_GAMMA_R_Y_3			0x67418
#define mmISP_CORE_PREP_GAMMA_R_Y_4			0x6741C
#define mmISP_CORE_PREP_GAMMA_R_Y_5			0x67420
#define mmISP_CORE_PREP_GAMMA_R_Y_6			0x67424
#define mmISP_CORE_PREP_GAMMA_R_Y_7			0x67428
#define mmISP_CORE_PREP_GAMMA_R_Y_8			0x6742C
#define mmISP_CORE_PREP_GAMMA_R_Y_9			0x67430
#define mmISP_CORE_PREP_GAMMA_R_Y_10			0x67434
#define mmISP_CORE_PREP_GAMMA_R_Y_11			0x67438
#define mmISP_CORE_PREP_GAMMA_R_Y_12			0x6743C
#define mmISP_CORE_PREP_GAMMA_R_Y_13			0x67440
#define mmISP_CORE_PREP_GAMMA_R_Y_14			0x67444
#define mmISP_CORE_PREP_GAMMA_R_Y_15			0x67448
#define mmISP_CORE_PREP_GAMMA_R_Y_16			0x6744C
#define mmISP_CORE_PREP_GAMMA_G_Y_0			0x67450
#define mmISP_CORE_PREP_GAMMA_G_Y_1			0x67454
#define mmISP_CORE_PREP_GAMMA_G_Y_2			0x67458
#define mmISP_CORE_PREP_GAMMA_G_Y_3			0x6745C
#define mmISP_CORE_PREP_GAMMA_G_Y_4			0x67460
#define mmISP_CORE_PREP_GAMMA_G_Y_5			0x67464
#define mmISP_CORE_PREP_GAMMA_G_Y_6			0x67468
#define mmISP_CORE_PREP_GAMMA_G_Y_7			0x6746C
#define mmISP_CORE_PREP_GAMMA_G_Y_8			0x67470
#define mmISP_CORE_PREP_GAMMA_G_Y_9			0x67474
#define mmISP_CORE_PREP_GAMMA_G_Y_10			0x67478
#define mmISP_CORE_PREP_GAMMA_G_Y_11			0x6747C
#define mmISP_CORE_PREP_GAMMA_G_Y_12			0x67480
#define mmISP_CORE_PREP_GAMMA_G_Y_13			0x67484
#define mmISP_CORE_PREP_GAMMA_G_Y_14			0x67488
#define mmISP_CORE_PREP_GAMMA_G_Y_15			0x6748C
#define mmISP_CORE_PREP_GAMMA_G_Y_16			0x67490
#define mmISP_CORE_PREP_GAMMA_B_Y_0			0x67494
#define mmISP_CORE_PREP_GAMMA_B_Y_1			0x67498
#define mmISP_CORE_PREP_GAMMA_B_Y_2			0x6749C
#define mmISP_CORE_PREP_GAMMA_B_Y_3			0x674A0
#define mmISP_CORE_PREP_GAMMA_B_Y_4			0x674A4
#define mmISP_CORE_PREP_GAMMA_B_Y_5			0x674A8
#define mmISP_CORE_PREP_GAMMA_B_Y_6			0x674AC
#define mmISP_CORE_PREP_GAMMA_B_Y_7			0x674B0
#define mmISP_CORE_PREP_GAMMA_B_Y_8			0x674B4
#define mmISP_CORE_PREP_GAMMA_B_Y_9			0x674B8
#define mmISP_CORE_PREP_GAMMA_B_Y_10			0x674BC
#define mmISP_CORE_PREP_GAMMA_B_Y_11			0x674C0
#define mmISP_CORE_PREP_GAMMA_B_Y_12			0x674C4
#define mmISP_CORE_PREP_GAMMA_B_Y_13			0x674C8
#define mmISP_CORE_PREP_GAMMA_B_Y_14			0x674CC
#define mmISP_CORE_PREP_GAMMA_B_Y_15			0x674D0
#define mmISP_CORE_PREP_GAMMA_B_Y_16			0x674D4
#define mmISP_CORE_PREP_LSC_CTRL			0x67600
#define mmISP_CORE_PREP_LSC_R_TABLE_ADDR		0x67604
#define mmISP_CORE_PREP_LSC_GR_TABLE_ADDR		0x67608
#define mmISP_CORE_PREP_LSC_B_TABLE_ADDR		0x6760C
#define mmISP_CORE_PREP_LSC_GB_TABLE_ADDR		0x67610
#define mmISP_CORE_PREP_LSC_R_TABLE_DATA		0x67614
#define mmISP_CORE_PREP_LSC_GR_TABLE_DATA		0x67618
#define mmISP_CORE_PREP_LSC_B_TABLE_DATA		0x6761C
#define mmISP_CORE_PREP_LSC_GB_TABLE_DATA		0x67620
#define mmISP_CORE_PREP_LSC_XGRAD_01			0x67624
#define mmISP_CORE_PREP_LSC_XGRAD_23			0x67628
#define mmISP_CORE_PREP_LSC_XGRAD_45			0x6762C
#define mmISP_CORE_PREP_LSC_XGRAD_67			0x67630
#define mmISP_CORE_PREP_LSC_YGRAD_01			0x67634
#define mmISP_CORE_PREP_LSC_YGRAD_23			0x67638
#define mmISP_CORE_PREP_LSC_YGRAD_45			0x6763C
#define mmISP_CORE_PREP_LSC_YGRAD_67			0x67640
#define mmISP_CORE_PREP_LSC_XSIZE_01			0x67644
#define mmISP_CORE_PREP_LSC_XSIZE_23			0x67648
#define mmISP_CORE_PREP_LSC_XSIZE_45			0x6764C
#define mmISP_CORE_PREP_LSC_XSIZE_67			0x67650
#define mmISP_CORE_PREP_LSC_XSIZE_89			0x67654
#define mmISP_CORE_PREP_LSC_XSIZE_AB			0x67658
#define mmISP_CORE_PREP_LSC_XSIZE_CD			0x6765C
#define mmISP_CORE_PREP_LSC_XSIZE_EF			0x67660
#define mmISP_CORE_PREP_LSC_YSIZE_01			0x67664
#define mmISP_CORE_PREP_LSC_YSIZE_23			0x67668
#define mmISP_CORE_PREP_LSC_YSIZE_45			0x6766C
#define mmISP_CORE_PREP_LSC_YSIZE_67			0x67670
#define mmISP_CORE_PREP_LSC_YSIZE_89			0x67674
#define mmISP_CORE_PREP_LSC_YSIZE_AB			0x67678
#define mmISP_CORE_PREP_LSC_YSIZE_CD			0x6767C
#define mmISP_CORE_PREP_LSC_YSIZE_EF			0x67680
#define mmISP_CORE_PREP_LSC_TL_OFFSET			0x67684
#define mmISP_CORE_PREP_LSC_BR_OFFSET			0x67688
#define mmISP_CORE_PREP_LSC_TABLE_SEL			0x6778C
#define mmISP_CORE_PREP_LSC_STATUS			0x67790

// Registers from ISP_PG block

#define mmISP_POWER_STATUS				0x60000
#define mmISP_CCPU_ERR_DETECT_BOT_LO			0x60010
#define mmISP_CCPU_ERR_DETECT_BOT_HI			0x60014
#define mmISP_CCPU_ERR_DETECT_TOP_LO			0x60018
#define mmISP_CCPU_ERR_DETECT_TOP_HI			0x6001C
#define mmISP_CCPU_ERR_DETECT_EN			0x60020
#define mmISP_RSMU_SLAVE_CTRL				0x60024
#define mmISP_RSMU_HCID					0x60028
#define mmISP_RSMU_SIID					0x6002C
#define mmISP_MI_UNITID0				0x60030
#define mmISP_MI_UNITID1				0x60034
#define mmISP_MI_SECLV0					0x60038

// Registers from ISP_PHY0_CFG block

#define mmISP_PHY0_CFG_REG0				0x60400
#define mmISP_PHY0_CFG_REG1				0x60404
#define mmISP_PHY0_CFG_REG2				0x60408
#define mmISP_PHY0_CFG_REG3				0x6040C
#define mmISP_PHY0_CFG_REG4				0x60410
#define mmISP_PHY0_CFG_REG5				0x60414
#define mmISP_PHY0_CFG_REG6				0x60418
#define mmISP_PHY0_CFG_REG7				0x6041C
#define mmISP_PHY0_TESTINTERF_CMD			0x604F0
#define mmISP_PHY0_TESTINTERF_ACK			0x604F4

// Registers from ISP_PHY1_CFG block

#define mmISP_PHY1_CFG_REG0				0x60800
#define mmISP_PHY1_CFG_REG1				0x60804
#define mmISP_PHY1_CFG_REG2				0x60808
#define mmISP_PHY1_CFG_REG3				0x6080C
#define mmISP_PHY1_CFG_REG4				0x60810
#define mmISP_PHY1_CFG_REG5				0x60814
#define mmISP_PHY1_CFG_REG6				0x60818
#define mmISP_PHY1_CFG_REG7				0x6081C
#define mmISP_PHY1_TESTINTERF_CMD			0x608F0
#define mmISP_PHY1_TESTINTERF_ACK			0x608F4

// Registers from ISP_MIPI block

#define mmISP_MIPI_VI_CCL				0x62400
#define mmISP_MIPI_VI_ICCL				0x62404
#define mmISP_MIPI_VI_IRCL				0x62408
#define mmISP_MIPI_VI_DPCL				0x6240C
#define mmISP_MIPI_VI_CUSTOM				0x62414
#define mmISP_MIPI_VI_CREST				0x62418
#define mmISP_MIPI_FLASH_0_CTRL				0x62480
#define mmISP_MIPI_FLASH_0_DELAY			0x62484
#define mmISP_MIPI_FLASH_0_TIME				0x62488
#define mmISP_MIPI_FLASH_0_MAX_TIME			0x6248C
#define mmISP_MIPI_FLASH_0_END_TIME			0x62490
#define mmISP_MIPI_FLASH_0_IMSC				0x62494
#define mmISP_MIPI_FLASH_0_ISR				0x62498
#define mmISP_MIPI_FLASH_0_ICR				0x6249C
#define mmISP_MIPI_FLASH_0_RIS				0x624A0
#define mmISP_MIPI_FLASH_0_MIS				0x624A4
#define mmISP_MIPI_FLASH_1_CTRL				0x624C0
#define mmISP_MIPI_FLASH_1_DELAY			0x624C4
#define mmISP_MIPI_FLASH_1_TIME				0x624C8
#define mmISP_MIPI_FLASH_1_MAX_TIME			0x624CC
#define mmISP_MIPI_FLASH_1_END_TIME			0x624D0
#define mmISP_MIPI_FLASH_1_IMSC				0x624D4
#define mmISP_MIPI_FLASH_1_ISR				0x624D8
#define mmISP_MIPI_FLASH_1_ICR				0x624DC
#define mmISP_MIPI_FLASH_1_RIS				0x624E0
#define mmISP_MIPI_FLASH_1_MIS				0x624E4
#define mmISP_MIPI_MIPI0_CTRL				0x62000
#define mmISP_MIPI_MIPI0_STATUS				0x62004
#define mmISP_MIPI_MIPI0_IMSC				0x62008
#define mmISP_MIPI_MIPI0_RIS				0x6200C
#define mmISP_MIPI_MIPI0_MIS				0x62010
#define mmISP_MIPI_MIPI0_ICR				0x62014
#define mmISP_MIPI_MIPI0_ISR				0x62018
#define mmISP_MIPI_MIPI0_CUR_DATA_ID			0x6201C
#define mmISP_MIPI_MIPI0_CH0_IMG_DATA_SEL		0x62020
#define mmISP_MIPI_MIPI0_CH1_IMG_DATA_SEL		0x62024
#define mmISP_MIPI_MIPI0_CH2_IMG_DATA_SEL		0x62028
#define mmISP_MIPI_MIPI0_CH3_IMG_DATA_SEL		0x6202C
#define mmISP_MIPI_MIPI0_CH0_COMPRESSED_MODE		0x62034
#define mmISP_MIPI_MIPI0_CH1_COMPRESSED_MODE		0x62038
#define mmISP_MIPI_MIPI0_CH2_COMPRESSED_MODE		0x6203C
#define mmISP_MIPI_MIPI0_CH3_COMPRESSED_MODE		0x62040
#define mmISP_MIPI_MIPI0_VC0_FRAME_NUM			0x62048
#define mmISP_MIPI_MIPI0_VC0_GEN_SHORT_DT		0x6204C
#define mmISP_MIPI_MIPI0_VC0_GEN_SHORT_8_9		0x62050
#define mmISP_MIPI_MIPI0_VC0_GEN_SHORT_A_B		0x62054
#define mmISP_MIPI_MIPI0_VC0_GEN_SHORT_C_D		0x62058
#define mmISP_MIPI_MIPI0_VC0_GEN_SHORT_E_F		0x6205C
#define mmISP_MIPI_MIPI0_VC1_FRAME_NUM			0x62060
#define mmISP_MIPI_MIPI0_VC1_GEN_SHORT_DT		0x62064
#define mmISP_MIPI_MIPI0_VC1_GEN_SHORT_8_9		0x62068
#define mmISP_MIPI_MIPI0_VC1_GEN_SHORT_A_B		0x6206C
#define mmISP_MIPI_MIPI0_VC1_GEN_SHORT_C_D		0x62070
#define mmISP_MIPI_MIPI0_VC1_GEN_SHORT_E_F		0x62074
#define mmISP_MIPI_MIPI0_VC2_FRAME_NUM			0x62078
#define mmISP_MIPI_MIPI0_VC2_GEN_SHORT_DT		0x6207C
#define mmISP_MIPI_MIPI0_VC2_GEN_SHORT_8_9		0x62080
#define mmISP_MIPI_MIPI0_VC2_GEN_SHORT_A_B		0x62084
#define mmISP_MIPI_MIPI0_VC2_GEN_SHORT_C_D		0x62088
#define mmISP_MIPI_MIPI0_VC2_GEN_SHORT_E_F		0x6208C
#define mmISP_MIPI_MIPI0_VC3_FRAME_NUM			0x62090
#define mmISP_MIPI_MIPI0_VC3_GEN_SHORT_DT		0x62094
#define mmISP_MIPI_MIPI0_VC3_GEN_SHORT_8_9		0x62098
#define mmISP_MIPI_MIPI0_VC3_GEN_SHORT_A_B		0x6209C
#define mmISP_MIPI_MIPI0_VC3_GEN_SHORT_C_D		0x620A0
#define mmISP_MIPI_MIPI0_VC3_GEN_SHORT_E_F		0x620A4
#define mmISP_MIPI_MIPI0_ADD_DATA_SEL1			0x620A8
#define mmISP_MIPI_MIPI0_ADD_DATA_SEL2			0x620AC
#define mmISP_MIPI_MIPI0_ADD_DATA_SEL3			0x620B0
#define mmISP_MIPI_MIPI0_ADD_DATA_SEL4			0x620B4
#define mmISP_MIPI_MIPI0_ADD_DATA_FRAME_SIZE		0x620B8
#define mmISP_MIPI_MIPI0_ADD_DATA_VBLANK_CNT		0x620BC
#define mmISP_MIPI_MIPI1_CTRL				0x62200
#define mmISP_MIPI_MIPI1_STATUS				0x62204
#define mmISP_MIPI_MIPI1_IMSC				0x62208
#define mmISP_MIPI_MIPI1_RIS				0x6220C
#define mmISP_MIPI_MIPI1_MIS				0x62210
#define mmISP_MIPI_MIPI1_ICR				0x62214
#define mmISP_MIPI_MIPI1_ISR				0x62218
#define mmISP_MIPI_MIPI1_CUR_DATA_ID			0x6221C
#define mmISP_MIPI_MIPI1_CH0_IMG_DATA_SEL		0x62220
#define mmISP_MIPI_MIPI1_CH1_IMG_DATA_SEL		0x62224
#define mmISP_MIPI_MIPI1_CH2_IMG_DATA_SEL		0x62228
#define mmISP_MIPI_MIPI1_CH3_IMG_DATA_SEL		0x6222C
#define mmISP_MIPI_MIPI1_CH0_COMPRESSED_MODE		0x62234
#define mmISP_MIPI_MIPI1_CH1_COMPRESSED_MODE		0x62238
#define mmISP_MIPI_MIPI1_CH2_COMPRESSED_MODE		0x6223C
#define mmISP_MIPI_MIPI1_CH3_COMPRESSED_MODE		0x62240
#define mmISP_MIPI_MIPI1_VC0_FRAME_NUM			0x62248
#define mmISP_MIPI_MIPI1_VC0_GEN_SHORT_DT		0x6224C
#define mmISP_MIPI_MIPI1_VC0_GEN_SHORT_8_9		0x62250
#define mmISP_MIPI_MIPI1_VC0_GEN_SHORT_A_B		0x62254
#define mmISP_MIPI_MIPI1_VC0_GEN_SHORT_C_D		0x62258
#define mmISP_MIPI_MIPI1_VC0_GEN_SHORT_E_F		0x6225C
#define mmISP_MIPI_MIPI1_VC1_FRAME_NUM			0x62260
#define mmISP_MIPI_MIPI1_VC1_GEN_SHORT_DT		0x62264
#define mmISP_MIPI_MIPI1_VC1_GEN_SHORT_8_9		0x62268
#define mmISP_MIPI_MIPI1_VC1_GEN_SHORT_A_B		0x6226C
#define mmISP_MIPI_MIPI1_VC1_GEN_SHORT_C_D		0x62270
#define mmISP_MIPI_MIPI1_VC1_GEN_SHORT_E_F		0x62274
#define mmISP_MIPI_MIPI1_VC2_FRAME_NUM			0x62278
#define mmISP_MIPI_MIPI1_VC2_GEN_SHORT_DT		0x6227C
#define mmISP_MIPI_MIPI1_VC2_GEN_SHORT_8_9		0x62280
#define mmISP_MIPI_MIPI1_VC2_GEN_SHORT_A_B		0x62284
#define mmISP_MIPI_MIPI1_VC2_GEN_SHORT_C_D		0x62288
#define mmISP_MIPI_MIPI1_VC2_GEN_SHORT_E_F		0x6228C
#define mmISP_MIPI_MIPI1_VC3_FRAME_NUM			0x62290
#define mmISP_MIPI_MIPI1_VC3_GEN_SHORT_DT		0x62294
#define mmISP_MIPI_MIPI1_VC3_GEN_SHORT_8_9		0x62298
#define mmISP_MIPI_MIPI1_VC3_GEN_SHORT_A_B		0x6229C
#define mmISP_MIPI_MIPI1_VC3_GEN_SHORT_C_D		0x622A0
#define mmISP_MIPI_MIPI1_VC3_GEN_SHORT_E_F		0x622A4
#define mmISP_MIPI_MIPI1_ADD_DATA_SEL1			0x622A8
#define mmISP_MIPI_MIPI1_ADD_DATA_SEL2			0x622AC
#define mmISP_MIPI_MIPI1_ADD_DATA_SEL3			0x622B0
#define mmISP_MIPI_MIPI1_ADD_DATA_SEL4			0x622B4
#define mmISP_MIPI_MIPI1_ADD_DATA_FRAME_SIZE		0x622B8
#define mmISP_MIPI_MIPI1_ADD_DATA_VBLANK_CNT		0x622BC
#define mmISP_MIPI_MIPI0_FORM0_CTRL			0x62500
#define mmISP_MIPI_MIPI0_FORM0_ACQ_PROP			0x62504
#define mmISP_MIPI_MIPI0_FORM0_ACQ_H_OFFS		0x62508
#define mmISP_MIPI_MIPI0_FORM0_ACQ_V_OFFS		0x6250C
#define mmISP_MIPI_MIPI0_FORM0_ACQ_H_SIZE		0x62510
#define mmISP_MIPI_MIPI0_FORM0_ACQ_V_SIZE		0x62514
#define mmISP_MIPI_MIPI0_FORM0_FLAGS_SHD		0x62518
#define mmISP_MIPI_MIPI0_FORM0_ERR			0x6251C
#define mmISP_MIPI_MIPI0_FORM0_ERR_CLR			0x62520
#define mmISP_MIPI_MIPI0_FORM0_IMSC			0x62524
#define mmISP_MIPI_MIPI0_FORM0_RIS			0x62528
#define mmISP_MIPI_MIPI0_FORM0_MIS			0x6252C
#define mmISP_MIPI_MIPI0_FORM0_ICR			0x62530
#define mmISP_MIPI_MIPI0_FORM0_ISR			0x62534
#define mmISP_MIPI_MIPI0_FORM0_OUT_H_OFFS		0x62538
#define mmISP_MIPI_MIPI0_FORM0_OUT_V_OFFS		0x6253C
#define mmISP_MIPI_MIPI0_FORM0_OUT_H_SIZE		0x62540
#define mmISP_MIPI_MIPI0_FORM0_OUT_V_SIZE		0x62544
#define mmISP_MIPI_MIPI0_FORM0_OUT_H_OFFS_SHD		0x62548
#define mmISP_MIPI_MIPI0_FORM0_OUT_V_OFFS_SHD		0x6254C
#define mmISP_MIPI_MIPI0_FORM0_OUT_H_SIZE_SHD		0x62550
#define mmISP_MIPI_MIPI0_FORM0_OUT_V_SIZE_SHD		0x62554
#define mmISP_MIPI_MIPI0_FORM1_CTRL			0x62580
#define mmISP_MIPI_MIPI0_FORM1_ACQ_PROP			0x62584
#define mmISP_MIPI_MIPI0_FORM1_ACQ_H_OFFS		0x62588
#define mmISP_MIPI_MIPI0_FORM1_ACQ_V_OFFS		0x6258C
#define mmISP_MIPI_MIPI0_FORM1_ACQ_H_SIZE		0x62590
#define mmISP_MIPI_MIPI0_FORM1_ACQ_V_SIZE		0x62594
#define mmISP_MIPI_MIPI0_FORM1_FLAGS_SHD		0x62598
#define mmISP_MIPI_MIPI0_FORM1_ERR			0x6259C
#define mmISP_MIPI_MIPI0_FORM1_ERR_CLR			0x625A0
#define mmISP_MIPI_MIPI0_FORM1_IMSC			0x625A4
#define mmISP_MIPI_MIPI0_FORM1_RIS			0x625A8
#define mmISP_MIPI_MIPI0_FORM1_MIS			0x625AC
#define mmISP_MIPI_MIPI0_FORM1_ICR			0x625B0
#define mmISP_MIPI_MIPI0_FORM1_ISR			0x625B4
#define mmISP_MIPI_MIPI0_FORM1_OUT_H_OFFS		0x625B8
#define mmISP_MIPI_MIPI0_FORM1_OUT_V_OFFS		0x625BC
#define mmISP_MIPI_MIPI0_FORM1_OUT_H_SIZE		0x625C0
#define mmISP_MIPI_MIPI0_FORM1_OUT_V_SIZE		0x625C4
#define mmISP_MIPI_MIPI0_FORM1_OUT_H_OFFS_SHD		0x625C8
#define mmISP_MIPI_MIPI0_FORM1_OUT_V_OFFS_SHD		0x625CC
#define mmISP_MIPI_MIPI0_FORM1_OUT_H_SIZE_SHD		0x625D0
#define mmISP_MIPI_MIPI0_FORM1_OUT_V_SIZE_SHD		0x625D4
#define mmISP_MIPI_MIPI0_FORM2_CTRL			0x62600
#define mmISP_MIPI_MIPI0_FORM2_ACQ_PROP			0x62604
#define mmISP_MIPI_MIPI0_FORM2_ACQ_H_OFFS		0x62608
#define mmISP_MIPI_MIPI0_FORM2_ACQ_V_OFFS		0x6260C
#define mmISP_MIPI_MIPI0_FORM2_ACQ_H_SIZE		0x62610
#define mmISP_MIPI_MIPI0_FORM2_ACQ_V_SIZE		0x62614
#define mmISP_MIPI_MIPI0_FORM2_FLAGS_SHD		0x62618
#define mmISP_MIPI_MIPI0_FORM2_ERR			0x6261C
#define mmISP_MIPI_MIPI0_FORM2_ERR_CLR			0x62620
#define mmISP_MIPI_MIPI0_FORM2_IMSC			0x62624
#define mmISP_MIPI_MIPI0_FORM2_RIS			0x62628
#define mmISP_MIPI_MIPI0_FORM2_MIS			0x6262C
#define mmISP_MIPI_MIPI0_FORM2_ICR			0x62630
#define mmISP_MIPI_MIPI0_FORM2_ISR			0x62634
#define mmISP_MIPI_MIPI0_FORM2_OUT_H_OFFS		0x62638
#define mmISP_MIPI_MIPI0_FORM2_OUT_V_OFFS		0x6263C
#define mmISP_MIPI_MIPI0_FORM2_OUT_H_SIZE		0x62640
#define mmISP_MIPI_MIPI0_FORM2_OUT_V_SIZE		0x62644
#define mmISP_MIPI_MIPI0_FORM2_OUT_H_OFFS_SHD		0x62648
#define mmISP_MIPI_MIPI0_FORM2_OUT_V_OFFS_SHD		0x6264C
#define mmISP_MIPI_MIPI0_FORM2_OUT_H_SIZE_SHD		0x62650
#define mmISP_MIPI_MIPI0_FORM2_OUT_V_SIZE_SHD		0x62654
#define mmISP_MIPI_MIPI1_FORM0_CTRL			0x62680
#define mmISP_MIPI_MIPI1_FORM0_ACQ_PROP			0x62684
#define mmISP_MIPI_MIPI1_FORM0_ACQ_H_OFFS		0x62688
#define mmISP_MIPI_MIPI1_FORM0_ACQ_V_OFFS		0x6268C
#define mmISP_MIPI_MIPI1_FORM0_ACQ_H_SIZE		0x62690
#define mmISP_MIPI_MIPI1_FORM0_ACQ_V_SIZE		0x62694
#define mmISP_MIPI_MIPI1_FORM0_FLAGS_SHD		0x62698
#define mmISP_MIPI_MIPI1_FORM0_ERR			0x6269C
#define mmISP_MIPI_MIPI1_FORM0_ERR_CLR			0x626A0
#define mmISP_MIPI_MIPI1_FORM0_IMSC			0x626A4
#define mmISP_MIPI_MIPI1_FORM0_RIS			0x626A8
#define mmISP_MIPI_MIPI1_FORM0_MIS			0x626AC
#define mmISP_MIPI_MIPI1_FORM0_ICR			0x626B0
#define mmISP_MIPI_MIPI1_FORM0_ISR			0x626B4
#define mmISP_MIPI_MIPI1_FORM0_OUT_H_OFFS		0x626B8
#define mmISP_MIPI_MIPI1_FORM0_OUT_V_OFFS		0x626BC
#define mmISP_MIPI_MIPI1_FORM0_OUT_H_SIZE		0x626C0
#define mmISP_MIPI_MIPI1_FORM0_OUT_V_SIZE		0x626C4
#define mmISP_MIPI_MIPI1_FORM0_OUT_H_OFFS_SHD		0x626C8
#define mmISP_MIPI_MIPI1_FORM0_OUT_V_OFFS_SHD		0x626CC
#define mmISP_MIPI_MIPI1_FORM0_OUT_H_SIZE_SHD		0x626D0
#define mmISP_MIPI_MIPI1_FORM0_OUT_V_SIZE_SHD		0x626D4
#define mmISP_MIPI_MIPI1_FORM1_CTRL			0x62700
#define mmISP_MIPI_MIPI1_FORM1_ACQ_PROP			0x62704
#define mmISP_MIPI_MIPI1_FORM1_ACQ_H_OFFS		0x62708
#define mmISP_MIPI_MIPI1_FORM1_ACQ_V_OFFS		0x6270C
#define mmISP_MIPI_MIPI1_FORM1_ACQ_H_SIZE		0x62710
#define mmISP_MIPI_MIPI1_FORM1_ACQ_V_SIZE		0x62714
#define mmISP_MIPI_MIPI1_FORM1_FLAGS_SHD		0x62718
#define mmISP_MIPI_MIPI1_FORM1_ERR			0x6271C
#define mmISP_MIPI_MIPI1_FORM1_ERR_CLR			0x62720
#define mmISP_MIPI_MIPI1_FORM1_IMSC			0x62724
#define mmISP_MIPI_MIPI1_FORM1_RIS			0x62728
#define mmISP_MIPI_MIPI1_FORM1_MIS			0x6272C
#define mmISP_MIPI_MIPI1_FORM1_ICR			0x62730
#define mmISP_MIPI_MIPI1_FORM1_ISR			0x62734
#define mmISP_MIPI_MIPI1_FORM1_OUT_H_OFFS		0x62738
#define mmISP_MIPI_MIPI1_FORM1_OUT_V_OFFS		0x6273C
#define mmISP_MIPI_MIPI1_FORM1_OUT_H_SIZE		0x62740
#define mmISP_MIPI_MIPI1_FORM1_OUT_V_SIZE		0x62744
#define mmISP_MIPI_MIPI1_FORM1_OUT_H_OFFS_SHD		0x62748
#define mmISP_MIPI_MIPI1_FORM1_OUT_V_OFFS_SHD		0x6274C
#define mmISP_MIPI_MIPI1_FORM1_OUT_H_SIZE_SHD		0x62750
#define mmISP_MIPI_MIPI1_FORM1_OUT_V_SIZE_SHD		0x62754
#define mmISP_MIPI_MIPI1_FORM2_CTRL			0x62780
#define mmISP_MIPI_MIPI1_FORM2_ACQ_PROP			0x62784
#define mmISP_MIPI_MIPI1_FORM2_ACQ_H_OFFS		0x62788
#define mmISP_MIPI_MIPI1_FORM2_ACQ_V_OFFS		0x6278C
#define mmISP_MIPI_MIPI1_FORM2_ACQ_H_SIZE		0x62790
#define mmISP_MIPI_MIPI1_FORM2_ACQ_V_SIZE		0x62794
#define mmISP_MIPI_MIPI1_FORM2_FLAGS_SHD		0x62798
#define mmISP_MIPI_MIPI1_FORM2_ERR			0x6279C
#define mmISP_MIPI_MIPI1_FORM2_ERR_CLR			0x627A0
#define mmISP_MIPI_MIPI1_FORM2_IMSC			0x627A4
#define mmISP_MIPI_MIPI1_FORM2_RIS			0x627A8
#define mmISP_MIPI_MIPI1_FORM2_MIS			0x627AC
#define mmISP_MIPI_MIPI1_FORM2_ICR			0x627B0
#define mmISP_MIPI_MIPI1_FORM2_ISR			0x627B4
#define mmISP_MIPI_MIPI1_FORM2_OUT_H_OFFS		0x627B8
#define mmISP_MIPI_MIPI1_FORM2_OUT_V_OFFS		0x627BC
#define mmISP_MIPI_MIPI1_FORM2_OUT_H_SIZE		0x627C0
#define mmISP_MIPI_MIPI1_FORM2_OUT_V_SIZE		0x627C4
#define mmISP_MIPI_MIPI1_FORM2_OUT_H_OFFS_SHD		0x627C8
#define mmISP_MIPI_MIPI1_FORM2_OUT_V_OFFS_SHD		0x627CC
#define mmISP_MIPI_MIPI1_FORM2_OUT_H_SIZE_SHD		0x627D0
#define mmISP_MIPI_MIPI1_FORM2_OUT_V_SIZE_SHD		0x627D4

// Registers from MI_WR_MP block

#define mmISP_CORE_MI_MP_CTRL				0x66000
#define mmISP_CORE_MI_MP_CTRL2				0x66004
#define mmISP_CORE_MI_MP_INIT				0x66008
#define mmISP_CORE_MI_MP_INIT2				0x6600C
#define mmISP_CORE_MI_MP_Y_BASE_AD_INIT			0x66010
#define mmISP_CORE_MI_MP_Y_BASE_AD_H_INIT		0x66014
#define mmISP_CORE_MI_MP_Y_SIZE_INIT			0x66018
#define mmISP_CORE_MI_MP_Y_IRQ_OFFS_INIT		0x6601C
#define mmISP_CORE_MI_MP_Y_LLENGTH_INIT			0x66020
#define mmISP_CORE_MI_MP_CB_BASE_AD_INIT		0x66024
#define mmISP_CORE_MI_MP_CB_BASE_AD_H_INIT		0x66028
#define mmISP_CORE_MI_MP_CB_SIZE_INIT			0x6602C
#define mmISP_CORE_MI_MP_CB_IRQ_OFFS_INIT		0x66030
#define mmISP_CORE_MI_MP_CB_LLENGTH_INIT		0x66034
#define mmISP_CORE_MI_MP_CR_BASE_AD_INIT		0x66038
#define mmISP_CORE_MI_MP_CR_BASE_AD_H_INIT		0x6603C
#define mmISP_CORE_MI_MP_CR_SIZE_INIT			0x66040
#define mmISP_CORE_MI_MP_CR_IRQ_OFFS_INIT		0x66044
#define mmISP_CORE_MI_MP_CR_LLENGTH_INIT		0x66048
#define mmISP_CORE_MI_MP_CTRL_SHD			0x6604C
#define mmISP_CORE_MI_MP_Y_BASE_AD_SHD			0x66050
#define mmISP_CORE_MI_MP_Y_BASE_AD_H_SHD		0x66054
#define mmISP_CORE_MI_MP_Y_SIZE_SHD			0x66058
#define mmISP_CORE_MI_MP_Y_IRQ_OFFS_SHD			0x6605C
#define mmISP_CORE_MI_MP_Y_LLENGTH_SHD			0x66060
#define mmISP_CORE_MI_MP_CB_BASE_AD_SHD			0x66064
#define mmISP_CORE_MI_MP_CB_BASE_AD_H_SHD		0x66068
#define mmISP_CORE_MI_MP_CB_SIZE_SHD			0x6606C
#define mmISP_CORE_MI_MP_CB_IRQ_OFFS_SHD		0x66070
#define mmISP_CORE_MI_MP_CB_LLENGTH_SHD			0x66074
#define mmISP_CORE_MI_MP_CR_BASE_AD_SHD			0x66078
#define mmISP_CORE_MI_MP_CR_BASE_AD_H_SHD		0x6607C
#define mmISP_CORE_MI_MP_CR_SIZE_SHD			0x66080
#define mmISP_CORE_MI_MP_CR_IRQ_OFFS_SHD		0x66084
#define mmISP_CORE_MI_MP_CR_LLENGTH_SHD			0x66088
#define mmISP_CORE_MI_MP_IMSC				0x6608C
#define mmISP_CORE_MI_MP_RIS				0x66090
#define mmISP_CORE_MI_MP_MIS				0x66094
#define mmISP_CORE_MI_MP_ICR				0x66098
#define mmISP_CORE_MI_MP_ISR				0x6609C
#define mmISP_CORE_MI_MP_STATUS				0x660A0
#define mmISP_CORE_MI_MP_STATUS_CLR			0x660A4
#define mmISP_CORE_MI_MP_RAW_BYTE_CNT			0x660A8
#define mmISP_CORE_MI_MP_DP_PIXEL_CNT			0x660AC
#define mmISP_CORE_MI_MP_MCH0_BYTE_CNT			0x660B0
#define mmISP_CORE_MI_MP_MCH1_BYTE_CNT			0x660B4
#define mmISP_CORE_MI_MP_MCH2_BYTE_CNT			0x660B8
#define mmISP_CORE_MI_MP_PSTATE_CTRL_Y			0x660C0
#define mmISP_CORE_MI_MP_PSTATE_CTRL_CB			0x660C4
#define mmISP_CORE_MI_MP_PSTATE_CTRL_CR			0x660C8
#define mmISP_CORE_MI_MP_PSTATE_ALLOW_STAT		0x660CC
#define mmISP_CORE_MI_MP_CID_ENABLE			0x660D8
#define mmISP_CORE_MI_MP_LEAK_ENABLE			0x660DC
#define mmISP_CORE_MI_MP_LEAK_TH_Y			0x660E0
#define mmISP_CORE_MI_MP_LEAK_TH_CB			0x660E4
#define mmISP_CORE_MI_MP_LEAK_TH_CR			0x660E8
#define mmISP_CORE_MI_MP_TIMER_EN			0x660EC
#define mmISP_CORE_MI_MP_TIMER_TH			0x660F0
#define mmISP_CORE_MI_MP_CUR_LEAK_STATUS		0x660FC
#define mmISP_CORE_MI_MP_SRAM_FILL_LEVEL_Y		0x66100
#define mmISP_CORE_MI_MP_SRAM_FILL_LEVEL_CB		0x66104
#define mmISP_CORE_MI_MP_SRAM_FILL_LEVEL_CR		0x66108
#define mmISP_CORE_MI_MP_FIFO_OVERFLOW			0x6610C
#define mmISP_CORE_MI_MP_MAFD				0x66120
#define mmISP_CORE_MI_MP_SPH_TEST			0x66124
#define mmISP_CORE_MI_MP_SPH_WDATA			0x66128
#define mmISP_CORE_MI_MP_STALL				0x6612C
#define mmISP_CORE_MI_MP_AXI_GENERAL			0x66140
#define mmISP_CORE_MI_MP_AXI_AWUSER			0x66144
#define mmISP_CORE_MI_MP_AXI_WUSER			0x66148
#define mmISP_CORE_MI_MP_QOS_CTRL			0x6614C
#define mmISP_CORE_MI_MP_PFM_CTRL			0x66150
#define mmISP_CORE_MI_MP_PFM_REGION_SET0		0x66154
#define mmISP_CORE_MI_MP_PFM_REGION_SET1		0x66158
#define mmISP_CORE_MI_MP_PFM_REGION_SET2		0x6615C
#define mmISP_CORE_MI_MP_PFM_REGION_SET3		0x66160
#define mmISP_CORE_MI_MP_PFM_REGION_SET4		0x66164
#define mmISP_CORE_MI_MP_PFM_REGION_SET5		0x66168
#define mmISP_CORE_MI_MP_PFM_REGION_SET6		0x6616C
#define mmISP_CORE_MI_MP_PFM_REGION_SET7		0x66170
#define mmISP_CORE_MI_MP_PFM_STAT_0_1_CNT		0x66174
#define mmISP_CORE_MI_MP_PFM_STAT_2_3_CNT		0x66178
#define mmISP_CORE_MI_MP_PFM_STAT_4_5_CNT		0x6617C
#define mmISP_CORE_MI_MP_PFM_STAT_6_7_CNT		0x66180
#define mmISP_CORE_MI_MP_CTRL_CRC			0x66190
#define mmISP_CORE_MI_MP_CRC0				0x66194
#define mmISP_CORE_MI_MP_CRC1				0x66198
#define mmISP_CORE_MI_MP_CRC2				0x6619C
#define mmISP_CORE_MI_MP_CRC3				0x661A0
#define mmISP_CORE_MI_MP_CRC4				0x661A4
#define mmISP_CORE_MI_MP_CRC5				0x661A8
#define mmISP_CORE_MI_MP_CRC6				0x661AC
#define mmISP_CORE_MI_MP_CRC7				0x661B0

// Registers from MI_WR_VP block

#define mmISP_CORE_MI_VP_CTRL				0x66400
#define mmISP_CORE_MI_VP_CTRL2				0x66404
#define mmISP_CORE_MI_VP_INIT				0x66408
#define mmISP_CORE_MI_VP_INIT2				0x6640C
#define mmISP_CORE_MI_VP_Y_BASE_AD_INIT			0x66410
#define mmISP_CORE_MI_VP_Y_BASE_AD_H_INIT		0x66414
#define mmISP_CORE_MI_VP_Y_SIZE_INIT			0x66418
#define mmISP_CORE_MI_VP_Y_IRQ_OFFS_INIT		0x6641C
#define mmISP_CORE_MI_VP_Y_LLENGTH_INIT			0x66420
#define mmISP_CORE_MI_VP_CB_BASE_AD_INIT		0x66424
#define mmISP_CORE_MI_VP_CB_BASE_AD_H_INIT		0x66428
#define mmISP_CORE_MI_VP_CB_SIZE_INIT			0x6642C
#define mmISP_CORE_MI_VP_CB_IRQ_OFFS_INIT		0x66430
#define mmISP_CORE_MI_VP_CB_LLENGTH_INIT		0x66434
#define mmISP_CORE_MI_VP_CR_BASE_AD_INIT		0x66438
#define mmISP_CORE_MI_VP_CR_BASE_AD_H_INIT		0x6643C
#define mmISP_CORE_MI_VP_CR_SIZE_INIT			0x66440
#define mmISP_CORE_MI_VP_CR_IRQ_OFFS_INIT		0x66444
#define mmISP_CORE_MI_VP_CR_LLENGTH_INIT		0x66448
#define mmISP_CORE_MI_VP_CTRL_SHD			0x6644C
#define mmISP_CORE_MI_VP_Y_BASE_AD_SHD			0x66450
#define mmISP_CORE_MI_VP_Y_BASE_AD_H_SHD		0x66454
#define mmISP_CORE_MI_VP_Y_SIZE_SHD			0x66458
#define mmISP_CORE_MI_VP_Y_IRQ_OFFS_SHD			0x6645C
#define mmISP_CORE_MI_VP_Y_LLENGTH_SHD			0x66460
#define mmISP_CORE_MI_VP_CB_BASE_AD_SHD			0x66464
#define mmISP_CORE_MI_VP_CB_BASE_AD_H_SHD		0x66468
#define mmISP_CORE_MI_VP_CB_SIZE_SHD			0x6646C
#define mmISP_CORE_MI_VP_CB_IRQ_OFFS_SHD		0x66470
#define mmISP_CORE_MI_VP_CB_LLENGTH_SHD			0x66474
#define mmISP_CORE_MI_VP_CR_BASE_AD_SHD			0x66478
#define mmISP_CORE_MI_VP_CR_BASE_AD_H_SHD		0x6647C
#define mmISP_CORE_MI_VP_CR_SIZE_SHD			0x66480
#define mmISP_CORE_MI_VP_CR_IRQ_OFFS_SHD		0x66484
#define mmISP_CORE_MI_VP_CR_LLENGTH_SHD			0x66488
#define mmISP_CORE_MI_VP_IMSC				0x6648C
#define mmISP_CORE_MI_VP_RIS				0x66490
#define mmISP_CORE_MI_VP_MIS				0x66494
#define mmISP_CORE_MI_VP_ICR				0x66498
#define mmISP_CORE_MI_VP_ISR				0x6649C
#define mmISP_CORE_MI_VP_STATUS				0x664A0
#define mmISP_CORE_MI_VP_STATUS_CLR			0x664A4
#define mmISP_CORE_MI_VP_RAW_BYTE_CNT			0x664A8
#define mmISP_CORE_MI_VP_DP_PIXEL_CNT			0x664AC
#define mmISP_CORE_MI_VP_MCH0_BYTE_CNT			0x664B0
#define mmISP_CORE_MI_VP_MCH1_BYTE_CNT			0x664B4
#define mmISP_CORE_MI_VP_MCH2_BYTE_CNT			0x664B8
#define mmISP_CORE_MI_VP_PSTATE_CTRL_Y			0x664C0
#define mmISP_CORE_MI_VP_PSTATE_CTRL_CB			0x664C4
#define mmISP_CORE_MI_VP_PSTATE_CTRL_CR			0x664C8
#define mmISP_CORE_MI_VP_PSTATE_ALLOW_STAT		0x664CC
#define mmISP_CORE_MI_VP_CID_ENABLE			0x664D8
#define mmISP_CORE_MI_VP_LEAK_ENABLE			0x664DC
#define mmISP_CORE_MI_VP_LEAK_TH_Y			0x664E0
#define mmISP_CORE_MI_VP_LEAK_TH_CB			0x664E4
#define mmISP_CORE_MI_VP_LEAK_TH_CR			0x664E8
#define mmISP_CORE_MI_VP_TIMER_EN			0x664EC
#define mmISP_CORE_MI_VP_TIMER_TH			0x664F0
#define mmISP_CORE_MI_VP_CUR_LEAK_STATUS		0x664FC
#define mmISP_CORE_MI_VP_SRAM_FILL_LEVEL_Y		0x66500
#define mmISP_CORE_MI_VP_SRAM_FILL_LEVEL_CB		0x66504
#define mmISP_CORE_MI_VP_SRAM_FILL_LEVEL_CR		0x66508
#define mmISP_CORE_MI_VP_FIFO_OVERFLOW			0x6650C
#define mmISP_CORE_MI_VP_MAFD				0x66520
#define mmISP_CORE_MI_VP_SPH_TEST			0x66524
#define mmISP_CORE_MI_VP_SPH_WDATA			0x66528
#define mmISP_CORE_MI_VP_STALL				0x6652C
#define mmISP_CORE_MI_VP_AXI_GENERAL			0x66540
#define mmISP_CORE_MI_VP_AXI_AWUSER			0x66544
#define mmISP_CORE_MI_VP_AXI_WUSER			0x66548
#define mmISP_CORE_MI_VP_QOS_CTRL			0x6654C
#define mmISP_CORE_MI_VP_PFM_CTRL			0x66550
#define mmISP_CORE_MI_VP_PFM_REGION_SET0		0x66554
#define mmISP_CORE_MI_VP_PFM_REGION_SET1		0x66558
#define mmISP_CORE_MI_VP_PFM_REGION_SET2		0x6655C
#define mmISP_CORE_MI_VP_PFM_REGION_SET3		0x66560
#define mmISP_CORE_MI_VP_PFM_REGION_SET4		0x66564
#define mmISP_CORE_MI_VP_PFM_REGION_SET5		0x66568
#define mmISP_CORE_MI_VP_PFM_REGION_SET6		0x6656C
#define mmISP_CORE_MI_VP_PFM_REGION_SET7		0x66570
#define mmISP_CORE_MI_VP_PFM_STAT_0_1_CNT		0x66574
#define mmISP_CORE_MI_VP_PFM_STAT_2_3_CNT		0x66578
#define mmISP_CORE_MI_VP_PFM_STAT_4_5_CNT		0x6657C
#define mmISP_CORE_MI_VP_PFM_STAT_6_7_CNT		0x66580
#define mmISP_CORE_MI_VP_CTRL_CRC			0x66590
#define mmISP_CORE_MI_VP_CRC0				0x66594
#define mmISP_CORE_MI_VP_CRC1				0x66598
#define mmISP_CORE_MI_VP_CRC2				0x6659C
#define mmISP_CORE_MI_VP_CRC3				0x665A0
#define mmISP_CORE_MI_VP_CRC4				0x665A4
#define mmISP_CORE_MI_VP_CRC5				0x665A8
#define mmISP_CORE_MI_VP_CRC6				0x665AC
#define mmISP_CORE_MI_VP_CRC7				0x665B0

// Registers from MI_WR_PP block

#define mmISP_CORE_MI_PP_CTRL				0x66800
#define mmISP_CORE_MI_PP_CTRL2				0x66804
#define mmISP_CORE_MI_PP_INIT				0x66808
#define mmISP_CORE_MI_PP_INIT2				0x6680C
#define mmISP_CORE_MI_PP_Y_BASE_AD_INIT			0x66810
#define mmISP_CORE_MI_PP_Y_BASE_AD_H_INIT		0x66814
#define mmISP_CORE_MI_PP_Y_SIZE_INIT			0x66818
#define mmISP_CORE_MI_PP_Y_IRQ_OFFS_INIT		0x6681C
#define mmISP_CORE_MI_PP_Y_LLENGTH_INIT			0x66820
#define mmISP_CORE_MI_PP_CB_BASE_AD_INIT		0x66824
#define mmISP_CORE_MI_PP_CB_BASE_AD_H_INIT		0x66828
#define mmISP_CORE_MI_PP_CB_SIZE_INIT			0x6682C
#define mmISP_CORE_MI_PP_CB_IRQ_OFFS_INIT		0x66830
#define mmISP_CORE_MI_PP_CB_LLENGTH_INIT		0x66834
#define mmISP_CORE_MI_PP_CR_BASE_AD_INIT		0x66838
#define mmISP_CORE_MI_PP_CR_BASE_AD_H_INIT		0x6683C
#define mmISP_CORE_MI_PP_CR_SIZE_INIT			0x66840
#define mmISP_CORE_MI_PP_CR_IRQ_OFFS_INIT		0x66844
#define mmISP_CORE_MI_PP_CR_LLENGTH_INIT		0x66848
#define mmISP_CORE_MI_PP_CTRL_SHD			0x6684C
#define mmISP_CORE_MI_PP_Y_BASE_AD_SHD			0x66850
#define mmISP_CORE_MI_PP_Y_BASE_AD_H_SHD		0x66854
#define mmISP_CORE_MI_PP_Y_SIZE_SHD			0x66858
#define mmISP_CORE_MI_PP_Y_IRQ_OFFS_SHD			0x6685C
#define mmISP_CORE_MI_PP_Y_LLENGTH_SHD			0x66860
#define mmISP_CORE_MI_PP_CB_BASE_AD_SHD			0x66864
#define mmISP_CORE_MI_PP_CB_BASE_AD_H_SHD		0x66868
#define mmISP_CORE_MI_PP_CB_SIZE_SHD			0x6686C
#define mmISP_CORE_MI_PP_CB_IRQ_OFFS_SHD		0x66870
#define mmISP_CORE_MI_PP_CB_LLENGTH_SHD			0x66874
#define mmISP_CORE_MI_PP_CR_BASE_AD_SHD			0x66878
#define mmISP_CORE_MI_PP_CR_BASE_AD_H_SHD		0x6687C
#define mmISP_CORE_MI_PP_CR_SIZE_SHD			0x66880
#define mmISP_CORE_MI_PP_CR_IRQ_OFFS_SHD		0x66884
#define mmISP_CORE_MI_PP_CR_LLENGTH_SHD			0x66888
#define mmISP_CORE_MI_PP_IMSC				0x6688C
#define mmISP_CORE_MI_PP_RIS				0x66890
#define mmISP_CORE_MI_PP_MIS				0x66894
#define mmISP_CORE_MI_PP_ICR				0x66898
#define mmISP_CORE_MI_PP_ISR				0x6689C
#define mmISP_CORE_MI_PP_STATUS				0x668A0
#define mmISP_CORE_MI_PP_STATUS_CLR			0x668A4
#define mmISP_CORE_MI_PP_RAW_BYTE_CNT			0x668A8
#define mmISP_CORE_MI_PP_DP_PIXEL_CNT			0x668AC
#define mmISP_CORE_MI_PP_MCH0_BYTE_CNT			0x668B0
#define mmISP_CORE_MI_PP_MCH1_BYTE_CNT			0x668B4
#define mmISP_CORE_MI_PP_MCH2_BYTE_CNT			0x668B8
#define mmISP_CORE_MI_PP_PSTATE_CTRL_Y			0x668C0
#define mmISP_CORE_MI_PP_PSTATE_CTRL_CB			0x668C4
#define mmISP_CORE_MI_PP_PSTATE_CTRL_CR			0x668C8
#define mmISP_CORE_MI_PP_PSTATE_ALLOW_STAT		0x668CC
#define mmISP_CORE_MI_PP_CID_ENABLE			0x668D8
#define mmISP_CORE_MI_PP_LEAK_ENABLE			0x668DC
#define mmISP_CORE_MI_PP_LEAK_TH_Y			0x668E0
#define mmISP_CORE_MI_PP_LEAK_TH_CB			0x668E4
#define mmISP_CORE_MI_PP_LEAK_TH_CR			0x668E8
#define mmISP_CORE_MI_PP_TIMER_EN			0x668EC
#define mmISP_CORE_MI_PP_TIMER_TH			0x668F0
#define mmISP_CORE_MI_PP_CUR_LEAK_STATUS		0x668FC
#define mmISP_CORE_MI_PP_SRAM_FILL_LEVEL_Y		0x66900
#define mmISP_CORE_MI_PP_SRAM_FILL_LEVEL_CB		0x66904
#define mmISP_CORE_MI_PP_SRAM_FILL_LEVEL_CR		0x66908
#define mmISP_CORE_MI_PP_FIFO_OVERFLOW			0x6690C
#define mmISP_CORE_MI_PP_MAFD				0x66920
#define mmISP_CORE_MI_PP_SPH_TEST			0x66924
#define mmISP_CORE_MI_PP_SPH_WDATA			0x66928
#define mmISP_CORE_MI_PP_STALL				0x6692C
#define mmISP_CORE_MI_PP_AXI_GENERAL			0x66940
#define mmISP_CORE_MI_PP_AXI_AWUSER			0x66944
#define mmISP_CORE_MI_PP_AXI_WUSER			0x66948
#define mmISP_CORE_MI_PP_QOS_CTRL			0x6694C
#define mmISP_CORE_MI_PP_PFM_CTRL			0x66950
#define mmISP_CORE_MI_PP_PFM_REGION_SET0		0x66954
#define mmISP_CORE_MI_PP_PFM_REGION_SET1		0x66958
#define mmISP_CORE_MI_PP_PFM_REGION_SET2		0x6695C
#define mmISP_CORE_MI_PP_PFM_REGION_SET3		0x66960
#define mmISP_CORE_MI_PP_PFM_REGION_SET4		0x66964
#define mmISP_CORE_MI_PP_PFM_REGION_SET5		0x66968
#define mmISP_CORE_MI_PP_PFM_REGION_SET6		0x6696C
#define mmISP_CORE_MI_PP_PFM_REGION_SET7		0x66970
#define mmISP_CORE_MI_PP_PFM_STAT_0_1_CNT		0x66974
#define mmISP_CORE_MI_PP_PFM_STAT_2_3_CNT		0x66978
#define mmISP_CORE_MI_PP_PFM_STAT_4_5_CNT		0x6697C
#define mmISP_CORE_MI_PP_PFM_STAT_6_7_CNT		0x66980
#define mmISP_CORE_MI_PP_CTRL_CRC			0x66990
#define mmISP_CORE_MI_PP_CRC0				0x66994
#define mmISP_CORE_MI_PP_CRC1				0x66998
#define mmISP_CORE_MI_PP_CRC2				0x6699C
#define mmISP_CORE_MI_PP_CRC3				0x669A0
#define mmISP_CORE_MI_PP_CRC4				0x669A4
#define mmISP_CORE_MI_PP_CRC5				0x669A8
#define mmISP_CORE_MI_PP_CRC6				0x669AC
#define mmISP_CORE_MI_PP_CRC7				0x669B0

// Registers from MI_WR_MIPI0 block

#define mmISP_MIPI_MI_MIPI0_CTRL			0x62800
#define mmISP_MIPI_MI_MIPI0_CTRL2			0x62804
#define mmISP_MIPI_MI_MIPI0_INIT			0x62808
#define mmISP_MIPI_MI_MIPI0_INIT2			0x6280C
#define mmISP_MIPI_MI_MIPI0_Y_BASE_AD_INIT		0x62810
#define mmISP_MIPI_MI_MIPI0_Y_BASE_AD_H_INIT		0x62814
#define mmISP_MIPI_MI_MIPI0_Y_SIZE_INIT			0x62818
#define mmISP_MIPI_MI_MIPI0_Y_IRQ_OFFS_INIT		0x6281C
#define mmISP_MIPI_MI_MIPI0_Y_LLENGTH_INIT		0x62820
#define mmISP_MIPI_MI_MIPI0_CB_BASE_AD_INIT		0x62824
#define mmISP_MIPI_MI_MIPI0_CB_BASE_AD_H_INIT		0x62828
#define mmISP_MIPI_MI_MIPI0_CB_SIZE_INIT		0x6282C
#define mmISP_MIPI_MI_MIPI0_CB_IRQ_OFFS_INIT		0x62830
#define mmISP_MIPI_MI_MIPI0_CB_LLENGTH_INIT		0x62834
#define mmISP_MIPI_MI_MIPI0_CR_BASE_AD_INIT		0x62838
#define mmISP_MIPI_MI_MIPI0_CR_BASE_AD_H_INIT		0x6283C
#define mmISP_MIPI_MI_MIPI0_CR_SIZE_INIT		0x62840
#define mmISP_MIPI_MI_MIPI0_CR_IRQ_OFFS_INIT		0x62844
#define mmISP_MIPI_MI_MIPI0_CR_LLENGTH_INIT		0x62848
#define mmISP_MIPI_MI_MIPI0_CTRL_SHD			0x6284C
#define mmISP_MIPI_MI_MIPI0_Y_BASE_AD_SHD		0x62850
#define mmISP_MIPI_MI_MIPI0_Y_BASE_AD_H_SHD		0x62854
#define mmISP_MIPI_MI_MIPI0_Y_SIZE_SHD			0x62858
#define mmISP_MIPI_MI_MIPI0_Y_IRQ_OFFS_SHD		0x6285C
#define mmISP_MIPI_MI_MIPI0_Y_LLENGTH_SHD		0x62860
#define mmISP_MIPI_MI_MIPI0_CB_BASE_AD_SHD		0x62864
#define mmISP_MIPI_MI_MIPI0_CB_BASE_AD_H_SHD		0x62868
#define mmISP_MIPI_MI_MIPI0_CB_SIZE_SHD			0x6286C
#define mmISP_MIPI_MI_MIPI0_CB_IRQ_OFFS_SHD		0x62870
#define mmISP_MIPI_MI_MIPI0_CB_LLENGTH_SHD		0x62874
#define mmISP_MIPI_MI_MIPI0_CR_BASE_AD_SHD		0x62878
#define mmISP_MIPI_MI_MIPI0_CR_BASE_AD_H_SHD		0x6287C
#define mmISP_MIPI_MI_MIPI0_CR_SIZE_SHD			0x62880
#define mmISP_MIPI_MI_MIPI0_CR_IRQ_OFFS_SHD		0x62884
#define mmISP_MIPI_MI_MIPI0_CR_LLENGTH_SHD		0x62888
#define mmISP_MIPI_MI_MIPI0_IMSC			0x6288C
#define mmISP_MIPI_MI_MIPI0_RIS				0x62890
#define mmISP_MIPI_MI_MIPI0_MIS				0x62894
#define mmISP_MIPI_MI_MIPI0_ICR				0x62898
#define mmISP_MIPI_MI_MIPI0_ISR				0x6289C
#define mmISP_MIPI_MI_MIPI0_STATUS			0x628A0
#define mmISP_MIPI_MI_MIPI0_STATUS_CLR			0x628A4
#define mmISP_MIPI_MI_MIPI0_RAW_BYTE_CNT		0x628A8
#define mmISP_MIPI_MI_MIPI0_DP_PIXEL_CNT		0x628AC
#define mmISP_MIPI_MI_MIPI0_MCH0_BYTE_CNT		0x628B0
#define mmISP_MIPI_MI_MIPI0_MCH1_BYTE_CNT		0x628B4
#define mmISP_MIPI_MI_MIPI0_MCH2_BYTE_CNT		0x628B8
#define mmISP_MIPI_MI_MIPI0_PSTATE_CTRL_Y		0x628C0
#define mmISP_MIPI_MI_MIPI0_PSTATE_CTRL_CB		0x628C4
#define mmISP_MIPI_MI_MIPI0_PSTATE_CTRL_CR		0x628C8
#define mmISP_MIPI_MI_MIPI0_PSTATE_ALLOW_STAT		0x628CC
#define mmISP_MIPI_MI_MIPI0_CID_ENABLE			0x628D8
#define mmISP_MIPI_MI_MIPI0_LEAK_ENABLE			0x628DC
#define mmISP_MIPI_MI_MIPI0_LEAK_TH_Y			0x628E0
#define mmISP_MIPI_MI_MIPI0_LEAK_TH_CB			0x628E4
#define mmISP_MIPI_MI_MIPI0_LEAK_TH_CR			0x628E8
#define mmISP_MIPI_MI_MIPI0_TIMER_EN			0x628EC
#define mmISP_MIPI_MI_MIPI0_TIMER_TH			0x628F0
#define mmISP_MIPI_MI_MIPI0_CUR_LEAK_STATUS		0x628FC
#define mmISP_MIPI_MI_MIPI0_SRAM_FILL_LEVEL_Y		0x62900
#define mmISP_MIPI_MI_MIPI0_SRAM_FILL_LEVEL_CB		0x62904
#define mmISP_MIPI_MI_MIPI0_SRAM_FILL_LEVEL_CR		0x62908
#define mmISP_MIPI_MI_MIPI0_FIFO_OVERFLOW		0x6290C
#define mmISP_MIPI_MI_MIPI0_MAFD			0x62920
#define mmISP_MIPI_MI_MIPI0_SPH_TEST			0x62924
#define mmISP_MIPI_MI_MIPI0_SPH_WDATA			0x62928
#define mmISP_MIPI_MI_MIPI0_STALL			0x6292C
#define mmISP_MIPI_MI_MIPI0_AXI_GENERAL			0x62940
#define mmISP_MIPI_MI_MIPI0_AXI_AWUSER			0x62944
#define mmISP_MIPI_MI_MIPI0_AXI_WUSER			0x62948
#define mmISP_MIPI_MI_MIPI0_QOS_CTRL			0x6294C
#define mmISP_MIPI_MI_MIPI0_PFM_CTRL			0x62950
#define mmISP_MIPI_MI_MIPI0_PFM_REGION_SET0		0x62954
#define mmISP_MIPI_MI_MIPI0_PFM_REGION_SET1		0x62958
#define mmISP_MIPI_MI_MIPI0_PFM_REGION_SET2		0x6295C
#define mmISP_MIPI_MI_MIPI0_PFM_REGION_SET3		0x62960
#define mmISP_MIPI_MI_MIPI0_PFM_REGION_SET4		0x62964
#define mmISP_MIPI_MI_MIPI0_PFM_REGION_SET5		0x62968
#define mmISP_MIPI_MI_MIPI0_PFM_REGION_SET6		0x6296C
#define mmISP_MIPI_MI_MIPI0_PFM_REGION_SET7		0x62970
#define mmISP_MIPI_MI_MIPI0_PFM_STAT_0_1_CNT		0x62974
#define mmISP_MIPI_MI_MIPI0_PFM_STAT_2_3_CNT		0x62978
#define mmISP_MIPI_MI_MIPI0_PFM_STAT_4_5_CNT		0x6297C
#define mmISP_MIPI_MI_MIPI0_PFM_STAT_6_7_CNT		0x62980
#define mmISP_MIPI_MI_MIPI0_CTRL_CRC			0x62990
#define mmISP_MIPI_MI_MIPI0_CRC0			0x62994
#define mmISP_MIPI_MI_MIPI0_CRC1			0x62998
#define mmISP_MIPI_MI_MIPI0_CRC2			0x6299C
#define mmISP_MIPI_MI_MIPI0_CRC3			0x629A0
#define mmISP_MIPI_MI_MIPI0_CRC4			0x629A4
#define mmISP_MIPI_MI_MIPI0_CRC5			0x629A8
#define mmISP_MIPI_MI_MIPI0_CRC6			0x629AC
#define mmISP_MIPI_MI_MIPI0_CRC7			0x629B0

// Registers from MI_WR_MIPI1 block

#define mmISP_MIPI_MI_MIPI1_CTRL			0x62C00
#define mmISP_MIPI_MI_MIPI1_CTRL2			0x62C04
#define mmISP_MIPI_MI_MIPI1_INIT			0x62C08
#define mmISP_MIPI_MI_MIPI1_INIT2			0x62C0C
#define mmISP_MIPI_MI_MIPI1_Y_BASE_AD_INIT		0x62C10
#define mmISP_MIPI_MI_MIPI1_Y_BASE_AD_H_INIT		0x62C14
#define mmISP_MIPI_MI_MIPI1_Y_SIZE_INIT			0x62C18
#define mmISP_MIPI_MI_MIPI1_Y_IRQ_OFFS_INIT		0x62C1C
#define mmISP_MIPI_MI_MIPI1_Y_LLENGTH_INIT		0x62C20
#define mmISP_MIPI_MI_MIPI1_CB_BASE_AD_INIT		0x62C24
#define mmISP_MIPI_MI_MIPI1_CB_BASE_AD_H_INIT		0x62C28
#define mmISP_MIPI_MI_MIPI1_CB_SIZE_INIT		0x62C2C
#define mmISP_MIPI_MI_MIPI1_CB_IRQ_OFFS_INIT		0x62C30
#define mmISP_MIPI_MI_MIPI1_CB_LLENGTH_INIT		0x62C34
#define mmISP_MIPI_MI_MIPI1_CR_BASE_AD_INIT		0x62C38
#define mmISP_MIPI_MI_MIPI1_CR_BASE_AD_H_INIT		0x62C3C
#define mmISP_MIPI_MI_MIPI1_CR_SIZE_INIT		0x62C40
#define mmISP_MIPI_MI_MIPI1_CR_IRQ_OFFS_INIT		0x62C44
#define mmISP_MIPI_MI_MIPI1_CR_LLENGTH_INIT		0x62C48
#define mmISP_MIPI_MI_MIPI1_CTRL_SHD			0x62C4C
#define mmISP_MIPI_MI_MIPI1_Y_BASE_AD_SHD		0x62C50
#define mmISP_MIPI_MI_MIPI1_Y_BASE_AD_H_SHD		0x62C54
#define mmISP_MIPI_MI_MIPI1_Y_SIZE_SHD			0x62C58
#define mmISP_MIPI_MI_MIPI1_Y_IRQ_OFFS_SHD		0x62C5C
#define mmISP_MIPI_MI_MIPI1_Y_LLENGTH_SHD		0x62C60
#define mmISP_MIPI_MI_MIPI1_CB_BASE_AD_SHD		0x62C64
#define mmISP_MIPI_MI_MIPI1_CB_BASE_AD_H_SHD		0x62C68
#define mmISP_MIPI_MI_MIPI1_CB_SIZE_SHD			0x62C6C
#define mmISP_MIPI_MI_MIPI1_CB_IRQ_OFFS_SHD		0x62C70
#define mmISP_MIPI_MI_MIPI1_CB_LLENGTH_SHD		0x62C74
#define mmISP_MIPI_MI_MIPI1_CR_BASE_AD_SHD		0x62C78
#define mmISP_MIPI_MI_MIPI1_CR_BASE_AD_H_SHD		0x62C7C
#define mmISP_MIPI_MI_MIPI1_CR_SIZE_SHD			0x62C80
#define mmISP_MIPI_MI_MIPI1_CR_IRQ_OFFS_SHD		0x62C84
#define mmISP_MIPI_MI_MIPI1_CR_LLENGTH_SHD		0x62C88
#define mmISP_MIPI_MI_MIPI1_IMSC			0x62C8C
#define mmISP_MIPI_MI_MIPI1_RIS				0x62C90
#define mmISP_MIPI_MI_MIPI1_MIS				0x62C94
#define mmISP_MIPI_MI_MIPI1_ICR				0x62C98
#define mmISP_MIPI_MI_MIPI1_ISR				0x62C9C
#define mmISP_MIPI_MI_MIPI1_STATUS			0x62CA0
#define mmISP_MIPI_MI_MIPI1_STATUS_CLR			0x62CA4
#define mmISP_MIPI_MI_MIPI1_RAW_BYTE_CNT		0x62CA8
#define mmISP_MIPI_MI_MIPI1_DP_PIXEL_CNT		0x62CAC
#define mmISP_MIPI_MI_MIPI1_MCH0_BYTE_CNT		0x62CB0
#define mmISP_MIPI_MI_MIPI1_MCH1_BYTE_CNT		0x62CB4
#define mmISP_MIPI_MI_MIPI1_MCH2_BYTE_CNT		0x62CB8
#define mmISP_MIPI_MI_MIPI1_PSTATE_CTRL_Y		0x62CC0
#define mmISP_MIPI_MI_MIPI1_PSTATE_CTRL_CB		0x62CC4
#define mmISP_MIPI_MI_MIPI1_PSTATE_CTRL_CR		0x62CC8
#define mmISP_MIPI_MI_MIPI1_PSTATE_ALLOW_STAT		0x62CCC
#define mmISP_MIPI_MI_MIPI1_CID_ENABLE			0x62CD8
#define mmISP_MIPI_MI_MIPI1_LEAK_ENABLE			0x62CDC
#define mmISP_MIPI_MI_MIPI1_LEAK_TH_Y			0x62CE0
#define mmISP_MIPI_MI_MIPI1_LEAK_TH_CB			0x62CE4
#define mmISP_MIPI_MI_MIPI1_LEAK_TH_CR			0x62CE8
#define mmISP_MIPI_MI_MIPI1_TIMER_EN			0x62CEC
#define mmISP_MIPI_MI_MIPI1_TIMER_TH			0x62CF0
#define mmISP_MIPI_MI_MIPI1_CUR_LEAK_STATUS		0x62CFC
#define mmISP_MIPI_MI_MIPI1_SRAM_FILL_LEVEL_Y		0x62D00
#define mmISP_MIPI_MI_MIPI1_SRAM_FILL_LEVEL_CB		0x62D04
#define mmISP_MIPI_MI_MIPI1_SRAM_FILL_LEVEL_CR		0x62D08
#define mmISP_MIPI_MI_MIPI1_FIFO_OVERFLOW		0x62D0C
#define mmISP_MIPI_MI_MIPI1_MAFD			0x62D20
#define mmISP_MIPI_MI_MIPI1_SPH_TEST			0x62D24
#define mmISP_MIPI_MI_MIPI1_SPH_WDATA			0x62D28
#define mmISP_MIPI_MI_MIPI1_STALL			0x62D2C
#define mmISP_MIPI_MI_MIPI1_AXI_GENERAL			0x62D40
#define mmISP_MIPI_MI_MIPI1_AXI_AWUSER			0x62D44
#define mmISP_MIPI_MI_MIPI1_AXI_WUSER			0x62D48
#define mmISP_MIPI_MI_MIPI1_QOS_CTRL			0x62D4C
#define mmISP_MIPI_MI_MIPI1_PFM_CTRL			0x62D50
#define mmISP_MIPI_MI_MIPI1_PFM_REGION_SET0		0x62D54
#define mmISP_MIPI_MI_MIPI1_PFM_REGION_SET1		0x62D58
#define mmISP_MIPI_MI_MIPI1_PFM_REGION_SET2		0x62D5C
#define mmISP_MIPI_MI_MIPI1_PFM_REGION_SET3		0x62D60
#define mmISP_MIPI_MI_MIPI1_PFM_REGION_SET4		0x62D64
#define mmISP_MIPI_MI_MIPI1_PFM_REGION_SET5		0x62D68
#define mmISP_MIPI_MI_MIPI1_PFM_REGION_SET6		0x62D6C
#define mmISP_MIPI_MI_MIPI1_PFM_REGION_SET7		0x62D70
#define mmISP_MIPI_MI_MIPI1_PFM_STAT_0_1_CNT		0x62D74
#define mmISP_MIPI_MI_MIPI1_PFM_STAT_2_3_CNT		0x62D78
#define mmISP_MIPI_MI_MIPI1_PFM_STAT_4_5_CNT		0x62D7C
#define mmISP_MIPI_MI_MIPI1_PFM_STAT_6_7_CNT		0x62D80
#define mmISP_MIPI_MI_MIPI1_CTRL_CRC			0x62D90
#define mmISP_MIPI_MI_MIPI1_CRC0			0x62D94
#define mmISP_MIPI_MI_MIPI1_CRC1			0x62D98
#define mmISP_MIPI_MI_MIPI1_CRC2			0x62D9C
#define mmISP_MIPI_MI_MIPI1_CRC3			0x62DA0
#define mmISP_MIPI_MI_MIPI1_CRC4			0x62DA4
#define mmISP_MIPI_MI_MIPI1_CRC5			0x62DA8
#define mmISP_MIPI_MI_MIPI1_CRC6			0x62DAC
#define mmISP_MIPI_MI_MIPI1_CRC7			0x62DB0

// Registers from MI_RD block

#define mmISP_CORE_MI_RD_DMA_Y_PIC_START_AD_INIT	0x66C00
#define mmISP_CORE_MI_RD_DMA_Y_PIC_START_AD_H_INIT	0x66C04
#define mmISP_CORE_MI_RD_DMA_Y_PIC_WIDTH_INIT		0x66C08
#define mmISP_CORE_MI_RD_DMA_Y_LLENGTH_INIT		0x66C0C
#define mmISP_CORE_MI_RD_DMA_Y_PIC_SIZE_INIT		0x66C10
#define mmISP_CORE_MI_RD_DMA_Y_PIC_START_AD_SHD		0x66C34
#define mmISP_CORE_MI_RD_DMA_Y_PIC_START_AD_H_SHD	0x66C38
#define mmISP_CORE_MI_RD_DMA_Y_PIC_WIDTH_SHD		0x66C3C
#define mmISP_CORE_MI_RD_DMA_Y_LLENGTH_SHD		0x66C40
#define mmISP_CORE_MI_RD_DMA_Y_PIC_SIZE_SHD		0x66C44
#define mmISP_CORE_MI_RD_DMA_CTRL			0x66C68
#define mmISP_CORE_MI_RD_DMA_INIT			0x66C6C
#define mmISP_CORE_MI_RD_DMA_AUTO_CFG_UPDATE		0x66C70
#define mmISP_CORE_MI_RD_DMA_GEN_CFG_UPDATE		0x66C74
#define mmISP_CORE_MI_RD_DMA_START			0x66C78
#define mmISP_CORE_MI_RD_DMA_STATUS			0x66C7C
#define mmISP_CORE_MI_RD_IMSC				0x66C80
#define mmISP_CORE_MI_RD_RIS				0x66C84
#define mmISP_CORE_MI_RD_MIS				0x66C88
#define mmISP_CORE_MI_RD_ICR				0x66C8C
#define mmISP_CORE_MI_RD_ISR				0x66C90
#define mmISP_CORE_MI_RD_DMA_STALL			0x66C94
#define mmISP_CORE_MI_RD_DMA_TIMER_EN			0x66C98
#define mmISP_CORE_MI_RD_DMA_TIMER_TH			0x66C9C
#define mmISP_CORE_MI_RD_AXI_ARUSER			0x66CA0
#define mmISP_CORE_MI_RD_QOS_CTRL			0x66CA4
#define mmISP_CORE_MI_RD_MAFD				0x66CA8
#define mmISP_CORE_MI_RD_AXI_GENERAL			0x66CAC
#define mmISP_CORE_MI_RD_PFM_CTRL			0x66CB0
#define mmISP_CORE_MI_RD_PFM_REGION_SET0		0x66CB4
#define mmISP_CORE_MI_RD_PFM_REGION_SET1		0x66CB8
#define mmISP_CORE_MI_RD_PFM_REGION_SET2		0x66CBC
#define mmISP_CORE_MI_RD_PFM_REGION_SET3		0x66CC0
#define mmISP_CORE_MI_RD_PFM_REGION_SET4		0x66CC4
#define mmISP_CORE_MI_RD_PFM_REGION_SET5		0x66CC8
#define mmISP_CORE_MI_RD_PFM_REGION_SET6		0x66CCC
#define mmISP_CORE_MI_RD_PFM_REGION_SET7		0x66CD0
#define mmISP_CORE_MI_RD_PFM_STAT_0_1_CNT		0x66CD4
#define mmISP_CORE_MI_RD_PFM_STAT_2_3_CNT		0x66CD8
#define mmISP_CORE_MI_RD_PFM_STAT_4_5_CNT		0x66CDC
#define mmISP_CORE_MI_RD_PFM_STAT_6_7_CNT		0x66CE0

// Registers from STNR_MAIN block

#define mmSTNR_DUMMY_REG0				0x67800
#define mmSTNR_DUMMY_REG1				0x67804
#define mmSTNR_DUMMY_REG2				0x67808
#define mmSTNR_DUMMY_REG3				0x6780C
#define mmSTNR_CLK_CTRL					0x67810
#define mmSTNR_RST_CTRL					0x67814
#define mmSTNR_CFG_CTRL					0x67818
#define mmSTNR_INTR_MASK				0x6781C
#define mmSTNR_RAW_INTR					0x67820
#define mmSTNR_MASK_INTR				0x67824
#define mmSTNR_INTR_CLR					0x67828
#define mmSTNR_INTR_SET					0x6782C

// Registers from STNR_SNR block

#define mmSNR_DUMMY_REG0				0x67A00
#define mmSNR_DUMMY_REG1				0x67A04
#define mmSNR_DUMMY_REG2				0x67A08
#define mmSNR_DUMMY_REG3				0x67A0C
#define mmSNR_GBL_CTRL					0x67A10
#define mmSNR_GBL_CFG_STRM1				0x67A20
#define mmSNR_SIG_STR_STRM1				0x67A24
#define mmSNR_SIG_TBL0_STRM1				0x67A28
#define mmSNR_SIG_TBL1_STRM1				0x67A2C
#define mmSNR_SIG_TBL2_STRM1				0x67A30
#define mmSNR_SIG_TBL3_STRM1				0x67A34
#define mmSNR_SIG_TBL4_STRM1				0x67A38
#define mmSNR_SIG_TBL5_STRM1				0x67A3C
#define mmSNR_SIG_TBL6_STRM1				0x67A40
#define mmSNR_SIG_TBL7_STRM1				0x67A44
#define mmSNR_SIG_TBL8_STRM1				0x67A48
#define mmSNR_FUP_FACT_STRM1				0x67A4C
#define mmSNR_FUD_FACT_STRM1				0x67A50
#define mmSNR_GBL_CFG_STRM2				0x67A60
#define mmSNR_SIG_STR_STRM2				0x67A64
#define mmSNR_SIG_TBL0_STRM2				0x67A68
#define mmSNR_SIG_TBL1_STRM2				0x67A6C
#define mmSNR_SIG_TBL2_STRM2				0x67A70
#define mmSNR_SIG_TBL3_STRM2				0x67A74
#define mmSNR_SIG_TBL4_STRM2				0x67A78
#define mmSNR_SIG_TBL5_STRM2				0x67A7C
#define mmSNR_SIG_TBL6_STRM2				0x67A80
#define mmSNR_SIG_TBL7_STRM2				0x67A84
#define mmSNR_SIG_TBL8_STRM2				0x67A88
#define mmSNR_FUP_FACT_STRM2				0x67A8C
#define mmSNR_FUD_FACT_STRM2				0x67A90
#define mmSNR_GBL_CFG_STRM3				0x67AA0
#define mmSNR_SIG_STR_STRM3				0x67AA4
#define mmSNR_SIG_TBL0_STRM3				0x67AA8
#define mmSNR_SIG_TBL1_STRM3				0x67AAC
#define mmSNR_SIG_TBL2_STRM3				0x67AB0
#define mmSNR_SIG_TBL3_STRM3				0x67AB4
#define mmSNR_SIG_TBL4_STRM3				0x67AB8
#define mmSNR_SIG_TBL5_STRM3				0x67ABC
#define mmSNR_SIG_TBL6_STRM3				0x67AC0
#define mmSNR_SIG_TBL7_STRM3				0x67AC4
#define mmSNR_SIG_TBL8_STRM3				0x67AC8
#define mmSNR_FUP_FACT_STRM3				0x67ACC
#define mmSNR_FUD_FACT_STRM3				0x67AD0
#define mmSNR_GBL_CFG_SEL				0x67AE0
#define mmSNR_SIG_STR_SHD_SEL				0x67AE4
#define mmSNR_SIG_TBL0_SEL				0x67AE8
#define mmSNR_SIG_TBL1_SEL				0x67AEC
#define mmSNR_SIG_TBL2_SEL				0x67AF0
#define mmSNR_SIG_TBL3_SEL				0x67AF4
#define mmSNR_SIG_TBL4_SEL				0x67AF8
#define mmSNR_SIG_TBL5_SEL				0x67AFC
#define mmSNR_SIG_TBL6_SEL				0x67B00
#define mmSNR_SIG_TBL7_SEL				0x67B04
#define mmSNR_SIG_TBL8_SEL				0x67B08
#define mmSNR_FUP_FACT_SEL				0x67B0C
#define mmSNR_FUD_FACT_SEL				0x67B10
#define mmSNR_GBL_CTRL_SHD				0x67B20
#define mmSNR_SIG_TBL0_CALC				0x67B24
#define mmSNR_SIG_TBL1_CALC				0x67B28
#define mmSNR_SIG_TBL2_CALC				0x67B2C
#define mmSNR_SIG_TBL3_CALC				0x67B30
#define mmSNR_SIG_TBL4_CALC				0x67B34
#define mmSNR_SIG_TBL5_CALC				0x67B38
#define mmSNR_SIG_TBL6_CALC				0x67B3C
#define mmSNR_SIG_TBL7_CALC				0x67B40
#define mmSNR_SIG_TBL8_CALC				0x67B44
#define mmSNR_STATUS					0x67B48
#define mmSNR_LBC_STATUS				0x67B4C
#define mmSNR_PDI_STATUS				0x67B50

// Registers from STNR_TNR block

#define mmTNR_DUMMY_REG0				0x67900
#define mmTNR_DUMMY_REG1				0x67904
#define mmTNR_DUMMY_REG2				0x67908
#define mmTNR_DUMMY_REG3				0x6790C
#define mmTNR_GBL_CTRL					0x67910
#define mmTNR_SW_SETA					0x67914
#define mmTNR_AGEN_C0_STRM1				0x67920
#define mmTNR_AGEN_C1_STRM1				0x67924
#define mmTNR_AGEN_C2_STRM1				0x67928
#define mmTNR_GBL_CFG_STRM1				0x6792C
#define mmTNR_AGEN_C0_STRM2				0x67940
#define mmTNR_AGEN_C1_STRM2				0x67944
#define mmTNR_AGEN_C2_STRM2				0x67948
#define mmTNR_GBL_CFG_STRM2				0x6794C
#define mmTNR_AGEN_C0_STRM3				0x67960
#define mmTNR_AGEN_C1_STRM3				0x67964
#define mmTNR_AGEN_C2_STRM3				0x67968
#define mmTNR_GBL_CFG_STRM3				0x6796C
#define mmTNR_AGEN_C0_SEL				0x67980
#define mmTNR_AGEN_C1_SEL				0x67984
#define mmTNR_AGEN_C2_SEL				0x67988
#define mmTNR_GBL_CFG_SEL				0x6798C
#define mmTNR_GBL_CTRL_SHD				0x679A0
#define mmTNR_STATUS					0x679A4

// Registers from STNR_RDMA block

#define mmRDMA_GBL_CTRL					0x67C00
#define mmRDMA_SW_START					0x67C04
#define mmRDMA_GBL_CFG_STRM1				0x67C10
#define mmRDMA_HEIGHT_STRM1				0x67C14
#define mmRDMA_WIDTH_STRM1				0x67C18
#define mmRDMA_SIZE_STRM1				0x67C1C
#define mmRDMA_AXI_AWADDRH_STRM1			0x67C20
#define mmRDMA_AXI_AWADDRL_STRM1			0x67C24
#define mmRDMA_AXI_ARCFG_STRM1				0x67C28
#define mmRDMA_AXI_ARUSER_STRM1				0x67C2C
#define mmRDMA_QOS_CTRL_STRM1				0x67C30
#define mmRDMA_GBL_CFG_STRM2				0x67C40
#define mmRDMA_HEIGHT_STRM2				0x67C44
#define mmRDMA_WIDTH_STRM2				0x67C48
#define mmRDMA_SIZE_STRM2				0x67C4C
#define mmRDMA_AXI_AWADDRH_STRM2			0x67C50
#define mmRDMA_AXI_AWADDRL_STRM2			0x67C54
#define mmRDMA_AXI_ARCFG_STRM2				0x67C58
#define mmRDMA_AXI_ARUSER_STRM2				0x67C5C
#define mmRDMA_QOS_CTRL_STRM2				0x67C60
#define mmRDMA_GBL_CFG_STRM3				0x67C70
#define mmRDMA_HEIGHT_STRM3				0x67C74
#define mmRDMA_WIDTH_STRM3				0x67C78
#define mmRDMA_SIZE_STRM3				0x67C7C
#define mmRDMA_AXI_AWADDRH_STRM3			0x67C80
#define mmRDMA_AXI_AWADDRL_STRM3			0x67C84
#define mmRDMA_AXI_ARCFG_STRM3				0x67C88
#define mmRDMA_AXI_ARUSER_STRM3				0x67C8C
#define mmRDMA_QOS_CTRL_STRM3				0x67C90
#define mmRDMA_GBL_CFG_SEL				0x67CA0
#define mmRDMA_HEIGHT_SEL				0x67CA4
#define mmRDMA_WIDTH_SEL				0x67CA8
#define mmRDMA_SIZE_SEL					0x67CAC
#define mmRDMA_AXI_AWADDRH_SEL				0x67CB0
#define mmRDMA_AXI_AWADDRL_SEL				0x67CB4
#define mmRDMA_AXI_ARCFG_SEL				0x67CB8
#define mmRDMA_AXI_ARUSER_SEL				0x67CBC
#define mmRDMA_QOS_CTRL_SEL				0x67CC0
#define mmRDMA_STATUS					0x67CD0
#define mmRDMA_MST_STATUS				0x67CD4

// Registers from STNR_WDMA block

#define mmWDMA_GBL_CFG_STRM1				0x67E10
#define mmWDMA_HEIGHT_STRM1				0x67E14
#define mmWDMA_WIDTH_STRM1				0x67E18
#define mmWDMA_SIZE_STRM1				0x67E1C
#define mmWDMA_BASE_ADDRH_STRM1				0x67E20
#define mmWDMA_BASE_ADDRL_STRM1				0x67E24
#define mmWDMA_AXI_AWCFG_STRM1				0x67E28
#define mmWDMA_AXI_AWUSER_STRM1				0x67E2C
#define mmWDMA_AXI_WUSER_STRM1				0x67E30
#define mmWDMA_QOS_CTRL_STRM1				0x67E34
#define mmWDMA_GBL_CFG_STRM2				0x67E40
#define mmWDMA_HEIGHT_STRM2				0x67E44
#define mmWDMA_WIDTH_STRM2				0x67E48
#define mmWDMA_SIZE_STRM2				0x67E4C
#define mmWDMA_BASE_ADDRH_STRM2				0x67E50
#define mmWDMA_BASE_ADDRL_STRM2				0x67E54
#define mmWDMA_AXI_AWCFG_STRM2				0x67E58
#define mmWDMA_AXI_AWUSER_STRM2				0x67E5C
#define mmWDMA_AXI_WUSER_STRM2				0x67E60
#define mmWDMA_QOS_CTRL_STRM2				0x67E64
#define mmWDMA_GBL_CFG_STRM3				0x67E70
#define mmWDMA_HEIGHT_STRM3				0x67E74
#define mmWDMA_WIDTH_STRM3				0x67E78
#define mmWDMA_SIZE_STRM3				0x67E7C
#define mmWDMA_BASE_ADDRH_STRM3				0x67E80
#define mmWDMA_BASE_ADDRL_STRM3				0x67E84
#define mmWDMA_AXI_AWCFG_STRM3				0x67E88
#define mmWDMA_AXI_AWUSER_STRM3				0x67E8C
#define mmWDMA_AXI_WUSER_STRM3				0x67E90
#define mmWDMA_QOS_CTRL_STRM3				0x67E94
#define mmWDMA_GBL_CFG_SEL				0x67EA0
#define mmWDMA_HEIGHT_SEL				0x67EA4
#define mmWDMA_WIDTH_SEL				0x67EA8
#define mmWDMA_SIZE_SEL					0x67EAC
#define mmWDMA_BASE_ADDRH_SHD_SEL			0x67EB0
#define mmWDMA_BASE_ADDRL_SHD_SEL			0x67EB4
#define mmWDMA_AXI_AWCFG_SEL				0x67EB8
#define mmWDMA_AXI_AWUSER_SEL				0x67EBC
#define mmWDMA_AXI_WUSER_SEL				0x67EC0
#define mmWDMA_QOS_CTRL_SEL				0x67EC4
#define mmWDMA_STATUS					0x67ED0
#define mmWDMA_MST_STATUS				0x67ED4
#define mmDMA_CRC_CTRL					0x67F00
#define mmDMA_CRC_CRC0					0x67F04
#define mmDMA_CRC_CRC1					0x67F08
#define mmDMA_CRC_CRC2					0x67F0C
#define mmDMA_CRC_CRC3					0x67F10
#define mmDMA_CRC_CRC4					0x67F14
#define mmDMA_CRC_CRC5					0x67F18
#define mmDMA_CRC_CRC6					0x67F1C
#define mmDMA_CRC_CRC7					0x67F20
#define mmDMA_PFM_CTRL					0x67F40
#define mmDMA_PFM_REGION_SET0				0x67F44
#define mmDMA_PFM_REGION_SET1				0x67F48
#define mmDMA_PFM_REGION_SET2				0x67F4C
#define mmDMA_PFM_REGION_SET3				0x67F50
#define mmDMA_PFM_REGION_SET4				0x67F54
#define mmDMA_PFM_REGION_SET5				0x67F58
#define mmDMA_PFM_REGION_SET6				0x67F5C
#define mmDMA_PFM_REGION_SET7				0x67F60
#define mmDMA_PFM_STAT_0_1_CNT				0x67F64
#define mmDMA_PFM_STAT_2_3_CNT				0x67F68
#define mmDMA_PFM_STAT_4_5_CNT				0x67F6C
#define mmDMA_PFM_STAT_6_7_CNT				0x67F70

// Registers from RSMU_GENERIC block

#define mmRSMU_HCID_GENERIC				0x48000
#define mmRSMU_SIID_GENERIC				0x48004
#define mmRSMU_DBG_MUX_CONTROL_GENERIC			0x48008
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_GENERIC		0x4800C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_GENERIC		0x48010
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_GENERIC		0x48014
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_GENERIC		0x48018
#define mmRSMU_SOFT_RESETB_GENERIC			0x4801C
#define mmRSMU_PGFSM_CONTROL_GENERIC			0x48020
#define mmRSMU_PGFSM_WR_DATA_GENERIC			0x48024
#define mmRSMU_PGFSM_RD_DATA_GENERIC			0x48028
#define mmRSMU_IH_CREDIT_GENERIC			0x4802C
#define mmRSMU_IH_RESET_CNTL_GENERIC			0x48030
#define mmRSMU_SEM_RESP_GENERIC				0x48034
#define mmRSMU_SEM_RESET_CNTL_GENERIC			0x48038
#define mmRSMU_VIRTUAL_WIRE_INDEX_GENERIC		0x48048
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_GENERIC		0x48058
#define mmRSMU_IP_MASTER_STATUS_GENERIC			0x4805C
#define mmRSMU_GPUREG_SCRATCH_REG_0_GENERIC		0x48060
#define mmRSMU_GPUREG_SCRATCH_REG_1_GENERIC		0x48064
#define mmRSMU_COLD_RESETB_GENERIC			0x1000004
#define mmRSMU_HARD_RESETB_GENERIC			0x1000008
#define mmRSMU_PUB_FUSE_ADDR_GENERIC			0x100000C
#define mmRSMU_SEC_FUSE_ADDR_GENERIC			0x1000010
#define mmRSMU_MEM_POWER_CTRL_GENERIC			0x1000018
#define mmRSMU_MP0_STRAPRX_ADDR_GENERIC			0x100001C
#define mmRSMU_MP0_STRAPRX_DATA_GENERIC			0x1000020
#define mmRSMU_SMS_FUSE_CFG_GENERIC			0x1000028
#define mmRSMU_SMS_FUSE_ADDR_BASE_GENERIC		0x100002C
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_GENERIC		0x1000030
#define mmRSMU_STRAP_CONTROL_GENERIC			0x1000034
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET1_GENERIC	0x1000038
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET2_GENERIC	0x100003C
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET3_GENERIC	0x1000040
#define mmRSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC	0x1000044
#define mmRSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC 0x1000048
#define mmRSMU_CAC_LKG_WEIGHT_0_GENERIC			0x100005C
#define mmRSMU_CAC_LKG_WEIGHT_1_GENERIC			0x1000060
#define mmRSMU_CAC_LKG_WEIGHT_2_GENERIC			0x1000064
#define mmRSMU_CAC_LKG_WEIGHT_3_GENERIC			0x1000068
#define mmRSMU_CAC_LKG_ACC_0_GENERIC			0x100009C
#define mmRSMU_CAC_LKG_ACC_1_GENERIC			0x10000A0
#define mmRSMU_CAC_LKG_ACC_2_GENERIC			0x10000A4
#define mmRSMU_CAC_LKG_ACC_3_GENERIC			0x10000A8
#define mmRSMU_CAC_LKG_ACC_4_GENERIC			0x10000AC
#define mmRSMU_CAC_LKG_ACC_5_GENERIC			0x10000B0
#define mmRSMU_CAC_LKG_ACC_6_GENERIC			0x10000B4
#define mmRSMU_CAC_LKG_ACC_7_GENERIC			0x10000B8
#define mmRSMU_CAC_CONTROL_GENERIC			0x100013C
#define mmRSMU_CAC_WEIGHT_0_GENERIC			0x1000140
#define mmRSMU_CAC_WEIGHT_1_GENERIC			0x1000144
#define mmRSMU_CAC_WEIGHT_2_GENERIC			0x1000148
#define mmRSMU_CAC_WEIGHT_3_GENERIC			0x100014C
#define mmRSMU_CAC_WEIGHT_4_GENERIC			0x1000150
#define mmRSMU_CAC_WEIGHT_5_GENERIC			0x1000154
#define mmRSMU_CAC_WEIGHT_6_GENERIC			0x1000158
#define mmRSMU_CAC_WEIGHT_7_GENERIC			0x100015C
#define mmRSMU_CAC_WEIGHT_8_GENERIC			0x1000160
#define mmRSMU_CAC_AGGR_LO_GENERIC			0x1000180
#define mmRSMU_CAC_AGGR_HI_GENERIC			0x1000184
#define mmRSMU_DPM_CONTROL_GENERIC			0x10001C8
#define mmRSMU_DPM_ACC_GENERIC				0x10001CC
#define mmRSMU_DPM_IPCLK_REF_COUNTER_GENERIC		0x10001D0
#define mmRSMU_COUNTER_0_GENERIC			0x10001D4
#define mmRSMU_COUNTER_1_GENERIC			0x10001D8
#define mmRSMU_PWRMGT_INTR_ENABLE_P0_GENERIC		0x10001DC
#define mmRSMU_PWRMGT_INTR_ENABLE_P1_GENERIC		0x10001E0
#define mmRSMU_PWRMGT_INTR_ENABLE_P2_GENERIC		0x10001E4
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P0_GENERIC	0x10001E8
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P1_GENERIC	0x10001EC
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P2_GENERIC	0x10001F0
#define mmRSMU_PWRMGT_INTR_CONFIG_P0_GENERIC		0x10001F4
#define mmRSMU_PWRMGT_INTR_CONFIG_P1_GENERIC		0x10001F8
#define mmRSMU_PWRMGT_INTR_CONFIG_P2_GENERIC		0x10001FC
#define mmRSMU_PWRMGT_INTR_STATUS_GENERIC		0x1000200
#define mmRSMU_PWRMGT_INTR_PENDING_P0_GENERIC		0x1000204
#define mmRSMU_PWRMGT_INTR_PENDING_P1_GENERIC		0x1000208
#define mmRSMU_PWRMGT_INTR_PENDING_P2_GENERIC		0x100020C
#define mmRSMU_PWRMGT_INTR_TYPE_GENERIC			0x1000210
#define mmRSMU_PWRMGT_INTR_INTERCEPT_GENERIC		0x1000214
#define mmRSMU_PWRMGT_INTR_CLEAR_GENERIC		0x1000218
#define mmRSMU_HARD_RESETB_DELAY_GENERIC		0x100021C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_GENERIC		0x1000220
#define mmRSMU_VF_ENABLE_GENERIC			0x1000224
#define mmRSMU_MGCG_CONTROL_GENERIC			0x1000228
#define mmRSMU_VIRTUAL_WIRE_SRC_ID_GENERIC		0x1000238
#define mmRSMU_CAC_ACC_0_GENERIC			0x100023C
#define mmRSMU_CAC_ACC_1_GENERIC			0x1000240
#define mmRSMU_CAC_ACC_2_GENERIC			0x1000244
#define mmRSMU_CAC_ACC_3_GENERIC			0x1000248
#define mmRSMU_CAC_ACC_4_GENERIC			0x100024C
#define mmRSMU_CAC_ACC_5_GENERIC			0x1000250
#define mmRSMU_CAC_ACC_6_GENERIC			0x1000254
#define mmRSMU_CAC_ACC_7_GENERIC			0x1000258
#define mmRSMU_CAC_ACC_8_GENERIC			0x100025C
#define mmRSMU_CAC_ACC_9_GENERIC			0x1000260
#define mmRSMU_CAC_ACC_10_GENERIC			0x1000264
#define mmRSMU_CAC_ACC_11_GENERIC			0x1000268
#define mmRSMU_CAC_ACC_12_GENERIC			0x100026C
#define mmRSMU_CAC_ACC_13_GENERIC			0x1000270
#define mmRSMU_CAC_ACC_14_GENERIC			0x1000274
#define mmRSMU_CAC_ACC_15_GENERIC			0x1000278
#define mmRSMU_CAC_ACC_16_GENERIC			0x100027C
#define mmRSMU_SEC_AXI_MASTER_ENABLE_GENERIC		0x1000800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_GENERIC		0x1000804
#define mmRSMU_AXI_MASTER_QOS_CNTL_GENERIC		0x1000808
#define mmRSMU_MASTER_ERROR_COUNTER_GENERIC		0x100080C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_GENERIC		0x1000810
#define mmRSMU_RESET_TIMEOUT_CONTROL_GENERIC		0x1000814
#define mmRSMU_SLAVE_ERROR_COUNTER_GENERIC		0x1000818
#define mmRSMU_AEB_LOCK_0_GENERIC			0x100081C
#define mmRSMU_AEB_LOCK_1_GENERIC			0x1000820
#define mmRSMU_AEB_OVERRIDE_0_GENERIC			0x1000824
#define mmRSMU_AEB_OVERRIDE_1_GENERIC			0x1000828
#define mmRSMU_SEC_INTR_ENABLE_GENERIC			0x100082C
#define mmRSMU_SEC_INTR_TARGET_ADDR_GENERIC		0x1000830
#define mmRSMU_SEC_INTR_CONFIG_GENERIC			0x1000834
#define mmRSMU_SEC_INTR_STATUS_GENERIC			0x1000838
#define mmRSMU_SEC_INTR_PENDING_GENERIC			0x100083C
#define mmRSMU_SEC_INTR_TYPE_GENERIC			0x1000840
#define mmRSMU_SEC_INTR_INTERCEPT_GENERIC		0x1000844
#define mmRSMU_SEC_INTR_CLEAR_GENERIC			0x1000848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_GENERIC		0x100084C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_GENERIC	0x100092C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_GENERIC		0x1000930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_GENERIC 0x1000934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_GENERIC 0x1000938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_GENERIC 0x100093C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_GENERIC 0x1000940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_GENERIC 0x1000944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_GENERIC 0x1000948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GENERIC 0x100094C
#define mmRSMU_SEC_START_ADDR_GROUP_0_GENERIC		0x1000950
#define mmRSMU_SEC_END_ADDR_GROUP_0_GENERIC		0x1000954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_GENERIC	0x1000958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_GENERIC	0x100095C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_GENERIC	0x1000960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_GENERIC	0x1000964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_GENERIC	0x1000968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_GENERIC	0x100096C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_GENERIC	0x1000970
#define mmRSMU_SEC_START_ADDR_GROUP_1_GENERIC		0x1000974
#define mmRSMU_SEC_END_ADDR_GROUP_1_GENERIC		0x1000978
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_GENERIC	0x100097C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_GENERIC	0x1000980
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_GENERIC	0x1000984
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_GENERIC	0x1000988
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_GENERIC	0x100098C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_GENERIC	0x1000990
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_GENERIC	0x1000994
#define mmRSMU_SEC_START_ADDR_GROUP_2_GENERIC		0x1000998
#define mmRSMU_SEC_END_ADDR_GROUP_2_GENERIC		0x100099C
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_2_GENERIC	0x10009A0
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_2_GENERIC	0x10009A4
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_2_GENERIC	0x10009A8
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_2_GENERIC	0x10009AC
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_2_GENERIC	0x10009B0
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_2_GENERIC	0x10009B4
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_2_GENERIC	0x10009B8
#define mmRSMU_SEC_START_ADDR_GROUP_3_GENERIC		0x10009BC
#define mmRSMU_SEC_END_ADDR_GROUP_3_GENERIC		0x10009C0
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_3_GENERIC	0x10009C4
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_3_GENERIC	0x10009C8
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_3_GENERIC	0x10009CC
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_3_GENERIC	0x10009D0
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_3_GENERIC	0x10009D4
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_3_GENERIC	0x10009D8
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_3_GENERIC	0x10009DC
#define mmRSMU_SEC_START_ADDR_GROUP_4_GENERIC		0x10009E0
#define mmRSMU_SEC_END_ADDR_GROUP_4_GENERIC		0x10009E4
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_4_GENERIC	0x10009E8
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_4_GENERIC	0x10009EC
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_4_GENERIC	0x10009F0
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_4_GENERIC	0x10009F4
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_4_GENERIC	0x10009F8
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_4_GENERIC	0x10009FC
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_4_GENERIC	0x1000A00
#define mmRSMU_SEC_START_ADDR_GROUP_5_GENERIC		0x1000A04
#define mmRSMU_SEC_END_ADDR_GROUP_5_GENERIC		0x1000A08
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_5_GENERIC	0x1000A0C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_5_GENERIC	0x1000A10
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_5_GENERIC	0x1000A14
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_5_GENERIC	0x1000A18
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_5_GENERIC	0x1000A1C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_5_GENERIC	0x1000A20
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_5_GENERIC	0x1000A24
#define mmRSMU_SEC_START_ADDR_GROUP_6_GENERIC		0x1000A28
#define mmRSMU_SEC_END_ADDR_GROUP_6_GENERIC		0x1000A2C
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_6_GENERIC	0x1000A30
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_6_GENERIC	0x1000A34
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_6_GENERIC	0x1000A38
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_6_GENERIC	0x1000A3C
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_6_GENERIC	0x1000A40
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_6_GENERIC	0x1000A44
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_6_GENERIC	0x1000A48
#define mmRSMU_SEC_START_ADDR_GROUP_7_GENERIC		0x1000A4C
#define mmRSMU_SEC_END_ADDR_GROUP_7_GENERIC		0x1000A50
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_7_GENERIC	0x1000A54
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_7_GENERIC	0x1000A58
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_7_GENERIC	0x1000A5C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_7_GENERIC	0x1000A60
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_7_GENERIC	0x1000A64
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_7_GENERIC	0x1000A68
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_7_GENERIC	0x1000A6C
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_GENERIC		0x1000B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_GENERIC		0x1000B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_GENERIC		0x1000B9C

// Registers from RSMU_MP2 block

#define mmRSMU_HCID_MP2					0x48100
#define mmRSMU_SIID_MP2					0x48104
#define mmRSMU_DBG_MUX_CONTROL_MP2			0x48108
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_MP2		0x4810C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_MP2		0x48110
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_MP2		0x48114
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_MP2		0x48118
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_MP2		0x48158
#define mmRSMU_IP_MASTER_STATUS_MP2			0x4815C
#define mmRSMU_GPUREG_SCRATCH_REG_0_MP2			0x48160
#define mmRSMU_GPUREG_SCRATCH_REG_1_MP2			0x48164
#define mmRSMU_COLD_RESETB_MP2				0x1002004
#define mmRSMU_HARD_RESETB_MP2				0x1002008
#define mmRSMU_PUB_FUSE_ADDR_MP2			0x100200C
#define mmRSMU_SEC_FUSE_ADDR_MP2			0x1002010
#define mmRSMU_MEM_POWER_CTRL_MP2			0x1002018
#define mmRSMU_MP0_STRAPRX_ADDR_MP2			0x100201C
#define mmRSMU_MP0_STRAPRX_DATA_MP2			0x1002020
#define mmRSMU_SMS_FUSE_CFG_MP2				0x1002028
#define mmRSMU_SMS_FUSE_ADDR_BASE_MP2			0x100202C
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_MP2			0x1002030
#define mmRSMU_STRAP_CONTROL_MP2			0x1002034
#define mmRSMU_HARD_RESETB_DELAY_MP2			0x100221C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_MP2		0x1002220
#define mmRSMU_VF_ENABLE_MP2				0x1002224
#define mmRSMU_MGCG_CONTROL_MP2				0x1002228
#define mmRSMU_SEC_AXI_MASTER_ENABLE_MP2		0x1002800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_MP2		0x1002804
#define mmRSMU_AXI_MASTER_QOS_CNTL_MP2			0x1002808
#define mmRSMU_MASTER_ERROR_COUNTER_MP2			0x100280C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_MP2			0x1002810
#define mmRSMU_RESET_TIMEOUT_CONTROL_MP2		0x1002814
#define mmRSMU_SLAVE_ERROR_COUNTER_MP2			0x1002818
#define mmRSMU_AEB_LOCK_0_MP2				0x100281C
#define mmRSMU_AEB_LOCK_1_MP2				0x1002820
#define mmRSMU_AEB_OVERRIDE_0_MP2			0x1002824
#define mmRSMU_AEB_OVERRIDE_1_MP2			0x1002828
#define mmRSMU_SEC_INTR_ENABLE_MP2			0x100282C
#define mmRSMU_SEC_INTR_TARGET_ADDR_MP2			0x1002830
#define mmRSMU_SEC_INTR_CONFIG_MP2			0x1002834
#define mmRSMU_SEC_INTR_STATUS_MP2			0x1002838
#define mmRSMU_SEC_INTR_PENDING_MP2			0x100283C
#define mmRSMU_SEC_INTR_TYPE_MP2			0x1002840
#define mmRSMU_SEC_INTR_INTERCEPT_MP2			0x1002844
#define mmRSMU_SEC_INTR_CLEAR_MP2			0x1002848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_MP2		0x100284C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_1_MP2		0x1002850
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_2_MP2		0x1002854
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_4_MP2		0x100285C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_5_MP2		0x1002860
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_6_MP2		0x1002864
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_MP2		0x100292C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_MP2		0x1002930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_MP2	0x1002934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_MP2	0x1002938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_MP2	0x100293C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_MP2	0x1002940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_MP2	0x1002944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_MP2	0x1002948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_MP2	0x100294C
#define mmRSMU_SEC_START_ADDR_GROUP_0_MP2		0x1002950
#define mmRSMU_SEC_END_ADDR_GROUP_0_MP2			0x1002954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_MP2		0x1002958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_MP2		0x100295C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_MP2		0x1002960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_MP2		0x1002964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_MP2		0x1002968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_MP2		0x100296C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_MP2		0x1002970
#define mmRSMU_SEC_START_ADDR_GROUP_1_MP2		0x1002974
#define mmRSMU_SEC_END_ADDR_GROUP_1_MP2			0x1002978
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_MP2		0x100297C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_MP2		0x1002980
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_MP2		0x1002984
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_MP2		0x1002988
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_MP2		0x100298C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_MP2		0x1002990
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_MP2		0x1002994
#define mmRSMU_AXI_MASTER_TRAN_COUNTER_MP2		0x1002B90
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_MP2		0x1002B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_MP2		0x1002B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_MP2		0x1002B9C

// Registers from RSMU_THM block

#define mmRSMU_HCID_THM					0x48180
#define mmRSMU_SIID_THM					0x48184
#define mmRSMU_DBG_MUX_CONTROL_THM			0x48188
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_THM		0x4818C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_THM		0x48190
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_THM		0x48194
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_THM		0x48198
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_THM		0x481D8
#define mmRSMU_IP_MASTER_STATUS_THM			0x481DC
#define mmRSMU_GPUREG_SCRATCH_REG_0_THM			0x481E0
#define mmRSMU_GPUREG_SCRATCH_REG_1_THM			0x481E4
#define mmRSMU_COLD_RESETB_THM				0x1003004
#define mmRSMU_HARD_RESETB_THM				0x1003008
#define mmRSMU_PUB_FUSE_ADDR_THM			0x100300C
#define mmRSMU_SEC_FUSE_ADDR_THM			0x1003010
#define mmRSMU_MEM_POWER_CTRL_THM			0x1003018
#define mmRSMU_MP0_STRAPRX_ADDR_THM			0x100301C
#define mmRSMU_MP0_STRAPRX_DATA_THM			0x1003020
#define mmRSMU_STRAP_CONTROL_THM			0x1003034
#define mmRSMU_PWRMGT_INTR_ENABLE_P0_THM		0x10031DC
#define mmRSMU_PWRMGT_INTR_ENABLE_P1_THM		0x10031E0
#define mmRSMU_PWRMGT_INTR_ENABLE_P2_THM		0x10031E4
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P0_THM		0x10031E8
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P1_THM		0x10031EC
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P2_THM		0x10031F0
#define mmRSMU_PWRMGT_INTR_CONFIG_P0_THM		0x10031F4
#define mmRSMU_PWRMGT_INTR_CONFIG_P1_THM		0x10031F8
#define mmRSMU_PWRMGT_INTR_CONFIG_P2_THM		0x10031FC
#define mmRSMU_PWRMGT_INTR_STATUS_THM			0x1003200
#define mmRSMU_PWRMGT_INTR_PENDING_P0_THM		0x1003204
#define mmRSMU_PWRMGT_INTR_PENDING_P1_THM		0x1003208
#define mmRSMU_PWRMGT_INTR_PENDING_P2_THM		0x100320C
#define mmRSMU_PWRMGT_INTR_TYPE_THM			0x1003210
#define mmRSMU_PWRMGT_INTR_INTERCEPT_THM		0x1003214
#define mmRSMU_PWRMGT_INTR_CLEAR_THM			0x1003218
#define mmRSMU_HARD_RESETB_DELAY_THM			0x100321C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_THM		0x1003220
#define mmRSMU_VF_ENABLE_THM				0x1003224
#define mmRSMU_MGCG_CONTROL_THM				0x1003228
#define mmRSMU_SEC_AXI_MASTER_ENABLE_THM		0x1003800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_THM		0x1003804
#define mmRSMU_AXI_MASTER_QOS_CNTL_THM			0x1003808
#define mmRSMU_MASTER_ERROR_COUNTER_THM			0x100380C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_THM			0x1003810
#define mmRSMU_RESET_TIMEOUT_CONTROL_THM		0x1003814
#define mmRSMU_SLAVE_ERROR_COUNTER_THM			0x1003818
#define mmRSMU_AEB_LOCK_0_THM				0x100381C
#define mmRSMU_AEB_LOCK_1_THM				0x1003820
#define mmRSMU_AEB_OVERRIDE_0_THM			0x1003824
#define mmRSMU_AEB_OVERRIDE_1_THM			0x1003828
#define mmRSMU_SEC_INTR_ENABLE_THM			0x100382C
#define mmRSMU_SEC_INTR_TARGET_ADDR_THM			0x1003830
#define mmRSMU_SEC_INTR_CONFIG_THM			0x1003834
#define mmRSMU_SEC_INTR_STATUS_THM			0x1003838
#define mmRSMU_SEC_INTR_PENDING_THM			0x100383C
#define mmRSMU_SEC_INTR_TYPE_THM			0x1003840
#define mmRSMU_SEC_INTR_INTERCEPT_THM			0x1003844
#define mmRSMU_SEC_INTR_CLEAR_THM			0x1003848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_THM		0x100384C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_THM		0x100392C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_THM		0x1003930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_THM	0x1003934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_THM	0x1003938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_THM	0x100393C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_THM	0x1003940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_THM	0x1003944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_THM	0x1003948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_THM	0x100394C
#define mmRSMU_SEC_START_ADDR_GROUP_0_THM		0x1003950
#define mmRSMU_SEC_END_ADDR_GROUP_0_THM			0x1003954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_THM		0x1003958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_THM		0x100395C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_THM		0x1003960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_THM		0x1003964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_THM		0x1003968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_THM		0x100396C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_THM		0x1003970
#define mmRSMU_SEC_START_ADDR_GROUP_1_THM		0x1003974
#define mmRSMU_SEC_END_ADDR_GROUP_1_THM			0x1003978
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_THM		0x100397C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_THM		0x1003980
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_THM		0x1003984
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_THM		0x1003988
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_THM		0x100398C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_THM		0x1003990
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_THM		0x1003994
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_THM		0x1003B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_THM		0x1003B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_THM		0x1003B9C

// Registers from RSMU_SMUIO block

#define mmRSMU_HCID_SMUIO				0x48200
#define mmRSMU_SIID_SMUIO				0x48204
#define mmRSMU_DBG_MUX_CONTROL_SMUIO			0x48208
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_SMUIO		0x4820C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_SMUIO		0x48210
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_SMUIO		0x48214
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_SMUIO		0x48218
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_SMUIO		0x48258
#define mmRSMU_IP_MASTER_STATUS_SMUIO			0x4825C
#define mmRSMU_GPUREG_SCRATCH_REG_0_SMUIO		0x48260
#define mmRSMU_GPUREG_SCRATCH_REG_1_SMUIO		0x48264
#define mmRSMU_COLD_RESETB_SMUIO			0x1004004
#define mmRSMU_HARD_RESETB_SMUIO			0x1004008
#define mmRSMU_PUB_FUSE_ADDR_SMUIO			0x100400C
#define mmRSMU_SEC_FUSE_ADDR_SMUIO			0x1004010
#define mmRSMU_MEM_POWER_CTRL_SMUIO			0x1004018
#define mmRSMU_MP0_STRAPRX_ADDR_SMUIO			0x100401C
#define mmRSMU_MP0_STRAPRX_DATA_SMUIO			0x1004020
#define mmRSMU_STRAP_CONTROL_SMUIO			0x1004034
#define mmRSMU_PWRMGT_INTR_ENABLE_P0_SMUIO		0x10041DC
#define mmRSMU_PWRMGT_INTR_ENABLE_P1_SMUIO		0x10041E0
#define mmRSMU_PWRMGT_INTR_ENABLE_P2_SMUIO		0x10041E4
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P0_SMUIO		0x10041E8
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P1_SMUIO		0x10041EC
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P2_SMUIO		0x10041F0
#define mmRSMU_PWRMGT_INTR_CONFIG_P0_SMUIO		0x10041F4
#define mmRSMU_PWRMGT_INTR_CONFIG_P1_SMUIO		0x10041F8
#define mmRSMU_PWRMGT_INTR_CONFIG_P2_SMUIO		0x10041FC
#define mmRSMU_PWRMGT_INTR_STATUS_SMUIO			0x1004200
#define mmRSMU_PWRMGT_INTR_PENDING_P0_SMUIO		0x1004204
#define mmRSMU_PWRMGT_INTR_PENDING_P1_SMUIO		0x1004208
#define mmRSMU_PWRMGT_INTR_PENDING_P2_SMUIO		0x100420C
#define mmRSMU_PWRMGT_INTR_TYPE_SMUIO			0x1004210
#define mmRSMU_PWRMGT_INTR_INTERCEPT_SMUIO		0x1004214
#define mmRSMU_PWRMGT_INTR_CLEAR_SMUIO			0x1004218
#define mmRSMU_HARD_RESETB_DELAY_SMUIO			0x100421C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_SMUIO		0x1004220
#define mmRSMU_VF_ENABLE_SMUIO				0x1004224
#define mmRSMU_MGCG_CONTROL_SMUIO			0x1004228
#define mmRSMU_SEC_AXI_MASTER_ENABLE_SMUIO		0x1004800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_SMUIO		0x1004804
#define mmRSMU_AXI_MASTER_QOS_CNTL_SMUIO		0x1004808
#define mmRSMU_MASTER_ERROR_COUNTER_SMUIO		0x100480C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_SMUIO		0x1004810
#define mmRSMU_RESET_TIMEOUT_CONTROL_SMUIO		0x1004814
#define mmRSMU_SLAVE_ERROR_COUNTER_SMUIO		0x1004818
#define mmRSMU_AEB_LOCK_0_SMUIO				0x100481C
#define mmRSMU_AEB_LOCK_1_SMUIO				0x1004820
#define mmRSMU_AEB_OVERRIDE_0_SMUIO			0x1004824
#define mmRSMU_AEB_OVERRIDE_1_SMUIO			0x1004828
#define mmRSMU_SEC_INTR_ENABLE_SMUIO			0x100482C
#define mmRSMU_SEC_INTR_TARGET_ADDR_SMUIO		0x1004830
#define mmRSMU_SEC_INTR_CONFIG_SMUIO			0x1004834
#define mmRSMU_SEC_INTR_STATUS_SMUIO			0x1004838
#define mmRSMU_SEC_INTR_PENDING_SMUIO			0x100483C
#define mmRSMU_SEC_INTR_TYPE_SMUIO			0x1004840
#define mmRSMU_SEC_INTR_INTERCEPT_SMUIO			0x1004844
#define mmRSMU_SEC_INTR_CLEAR_SMUIO			0x1004848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_SMUIO		0x100484C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_SMUIO	0x100492C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_SMUIO		0x1004930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_SMUIO 0x1004934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_SMUIO 0x1004938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SMUIO	0x100493C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_SMUIO 0x1004940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_SMUIO 0x1004944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SMUIO	0x1004948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SMUIO	0x100494C
#define mmRSMU_SEC_START_ADDR_GROUP_0_SMUIO		0x1004950
#define mmRSMU_SEC_END_ADDR_GROUP_0_SMUIO		0x1004954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_SMUIO	0x1004958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_SMUIO	0x100495C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_SMUIO		0x1004960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_SMUIO	0x1004964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_SMUIO	0x1004968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_SMUIO		0x100496C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_SMUIO		0x1004970
#define mmRSMU_SEC_START_ADDR_GROUP_1_SMUIO		0x1004974
#define mmRSMU_SEC_END_ADDR_GROUP_1_SMUIO		0x1004978
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_SMUIO	0x100497C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_SMUIO	0x1004980
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_SMUIO		0x1004984
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_SMUIO	0x1004988
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_SMUIO	0x100498C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_SMUIO		0x1004990
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_SMUIO		0x1004994
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_SMUIO		0x1004B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_SMUIO		0x1004B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_SMUIO		0x1004B9C

// Registers from RSMU_FUSE block

#define mmRSMU_HCID_FUSE				0x48280
#define mmRSMU_SIID_FUSE				0x48284
#define mmRSMU_DBG_MUX_CONTROL_FUSE			0x48288
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_FUSE		0x4828C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_FUSE		0x48290
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_FUSE		0x48294
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_FUSE		0x48298
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_FUSE		0x482D8
#define mmRSMU_IP_MASTER_STATUS_FUSE			0x482DC
#define mmRSMU_GPUREG_SCRATCH_REG_0_FUSE		0x482E0
#define mmRSMU_GPUREG_SCRATCH_REG_1_FUSE		0x482E4
#define mmRSMU_COLD_RESETB_FUSE				0x1005004
#define mmRSMU_HARD_RESETB_FUSE				0x1005008
#define mmRSMU_MEM_POWER_CTRL_FUSE			0x1005018
#define mmRSMU_SMS_FUSE_CFG_FUSE			0x1005028
#define mmRSMU_SMS_FUSE_ADDR_BASE_FUSE			0x100502C
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_FUSE		0x1005030
#define mmRSMU_STRAP_CONTROL_FUSE			0x1005034
#define mmRSMU_HARD_RESETB_DELAY_FUSE			0x100521C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_FUSE		0x1005220
#define mmRSMU_VF_ENABLE_FUSE				0x1005224
#define mmRSMU_MGCG_CONTROL_FUSE			0x1005228
#define mmRSMU_VIRTUAL_WIRE_SRC_ID_FUSE			0x1005238
#define mmRSMU_SEC_AXI_MASTER_ENABLE_FUSE		0x1005800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_FUSE		0x1005804
#define mmRSMU_AXI_MASTER_QOS_CNTL_FUSE			0x1005808
#define mmRSMU_MASTER_ERROR_COUNTER_FUSE		0x100580C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_FUSE			0x1005810
#define mmRSMU_RESET_TIMEOUT_CONTROL_FUSE		0x1005814
#define mmRSMU_SLAVE_ERROR_COUNTER_FUSE			0x1005818
#define mmRSMU_AEB_LOCK_0_FUSE				0x100581C
#define mmRSMU_AEB_LOCK_1_FUSE				0x1005820
#define mmRSMU_AEB_OVERRIDE_0_FUSE			0x1005824
#define mmRSMU_AEB_OVERRIDE_1_FUSE			0x1005828
#define mmRSMU_SEC_INTR_ENABLE_FUSE			0x100582C
#define mmRSMU_SEC_INTR_TARGET_ADDR_FUSE		0x1005830
#define mmRSMU_SEC_INTR_CONFIG_FUSE			0x1005834
#define mmRSMU_SEC_INTR_STATUS_FUSE			0x1005838
#define mmRSMU_SEC_INTR_PENDING_FUSE			0x100583C
#define mmRSMU_SEC_INTR_TYPE_FUSE			0x1005840
#define mmRSMU_SEC_INTR_INTERCEPT_FUSE			0x1005844
#define mmRSMU_SEC_INTR_CLEAR_FUSE			0x1005848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_FUSE		0x100584C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_FUSE		0x100592C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_FUSE		0x1005930
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_FUSE		0x1005B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_FUSE		0x1005B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_FUSE		0x1005B9C

// Registers from RSMU_PWR block

#define mmRSMU_HCID_PWR					0x48500
#define mmRSMU_SIID_PWR					0x48504
#define mmRSMU_DBG_MUX_CONTROL_PWR			0x48508
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_PWR		0x4850C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_PWR		0x48510
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_PWR		0x48514
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_PWR		0x48518
#define mmRSMU_SOFT_RESETB_PWR				0x4851C
#define mmRSMU_IH_CREDIT_PWR				0x4852C
#define mmRSMU_IH_RESET_CNTL_PWR			0x48530
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_PWR		0x48558
#define mmRSMU_IP_MASTER_STATUS_PWR			0x4855C
#define mmRSMU_GPUREG_SCRATCH_REG_0_PWR			0x48560
#define mmRSMU_GPUREG_SCRATCH_REG_1_PWR			0x48564
#define mmRSMU_COLD_RESETB_PWR				0x100A004
#define mmRSMU_HARD_RESETB_PWR				0x100A008
#define mmRSMU_MEM_POWER_CTRL_PWR			0x100A018
#define mmRSMU_STRAP_CONTROL_PWR			0x100A034
#define mmRSMU_PWRMGT_INTR_ENABLE_P0_PWR		0x100A1DC
#define mmRSMU_PWRMGT_INTR_ENABLE_P1_PWR		0x100A1E0
#define mmRSMU_PWRMGT_INTR_ENABLE_P2_PWR		0x100A1E4
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P0_PWR		0x100A1E8
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P1_PWR		0x100A1EC
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P2_PWR		0x100A1F0
#define mmRSMU_PWRMGT_INTR_CONFIG_P0_PWR		0x100A1F4
#define mmRSMU_PWRMGT_INTR_CONFIG_P1_PWR		0x100A1F8
#define mmRSMU_PWRMGT_INTR_CONFIG_P2_PWR		0x100A1FC
#define mmRSMU_PWRMGT_INTR_STATUS_PWR			0x100A200
#define mmRSMU_PWRMGT_INTR_PENDING_P0_PWR		0x100A204
#define mmRSMU_PWRMGT_INTR_PENDING_P1_PWR		0x100A208
#define mmRSMU_PWRMGT_INTR_PENDING_P2_PWR		0x100A20C
#define mmRSMU_PWRMGT_INTR_TYPE_PWR			0x100A210
#define mmRSMU_PWRMGT_INTR_INTERCEPT_PWR		0x100A214
#define mmRSMU_PWRMGT_INTR_CLEAR_PWR			0x100A218
#define mmRSMU_HARD_RESETB_DELAY_PWR			0x100A21C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_PWR		0x100A220
#define mmRSMU_VF_ENABLE_PWR				0x100A224
#define mmRSMU_MGCG_CONTROL_PWR				0x100A228
#define mmRSMU_SEC_AXI_MASTER_ENABLE_PWR		0x100A800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_PWR		0x100A804
#define mmRSMU_AXI_MASTER_QOS_CNTL_PWR			0x100A808
#define mmRSMU_MASTER_ERROR_COUNTER_PWR			0x100A80C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_PWR			0x100A810
#define mmRSMU_RESET_TIMEOUT_CONTROL_PWR		0x100A814
#define mmRSMU_SLAVE_ERROR_COUNTER_PWR			0x100A818
#define mmRSMU_AEB_LOCK_0_PWR				0x100A81C
#define mmRSMU_AEB_LOCK_1_PWR				0x100A820
#define mmRSMU_AEB_OVERRIDE_0_PWR			0x100A824
#define mmRSMU_AEB_OVERRIDE_1_PWR			0x100A828
#define mmRSMU_SEC_INTR_ENABLE_PWR			0x100A82C
#define mmRSMU_SEC_INTR_TARGET_ADDR_PWR			0x100A830
#define mmRSMU_SEC_INTR_CONFIG_PWR			0x100A834
#define mmRSMU_SEC_INTR_STATUS_PWR			0x100A838
#define mmRSMU_SEC_INTR_PENDING_PWR			0x100A83C
#define mmRSMU_SEC_INTR_TYPE_PWR			0x100A840
#define mmRSMU_SEC_INTR_INTERCEPT_PWR			0x100A844
#define mmRSMU_SEC_INTR_CLEAR_PWR			0x100A848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_PWR		0x100A84C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_PWR		0x100A92C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_PWR		0x100A930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_PWR	0x100A934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_PWR	0x100A938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_PWR	0x100A93C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_PWR	0x100A940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_PWR	0x100A944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_PWR	0x100A948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_PWR	0x100A94C
#define mmRSMU_SEC_START_ADDR_GROUP_0_PWR		0x100A950
#define mmRSMU_SEC_END_ADDR_GROUP_0_PWR			0x100A954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_PWR		0x100A958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_PWR		0x100A95C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_PWR		0x100A960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_PWR		0x100A964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_PWR		0x100A968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_PWR		0x100A96C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_PWR		0x100A970
#define mmRSMU_SEC_START_ADDR_GROUP_1_PWR		0x100A974
#define mmRSMU_SEC_END_ADDR_GROUP_1_PWR			0x100A978
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_PWR		0x100A97C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_PWR		0x100A980
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_PWR		0x100A984
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_PWR		0x100A988
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_PWR		0x100A98C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_PWR		0x100A990
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_PWR		0x100A994
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_PWR		0x100AB94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_PWR		0x100AB98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_PWR		0x100AB9C

// Registers from RSMU_GC block

#define mmRSMU_HCID_GC					0x48580
#define mmRSMU_SIID_GC					0x48584
#define mmRSMU_DBG_MUX_CONTROL_GC			0x48588
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_GC		0x4858C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_GC		0x48590
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_GC		0x48594
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_GC		0x48598
#define mmRSMU_SOFT_RESETB_GC				0x4859C
#define mmRSMU_IH_CREDIT_GC				0x485AC
#define mmRSMU_IH_RESET_CNTL_GC				0x485B0
#define mmRSMU_SEM_RESP_GC				0x485B4
#define mmRSMU_SEM_RESET_CNTL_GC			0x485B8
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_GC			0x485D8
#define mmRSMU_IP_MASTER_STATUS_GC			0x485DC
#define mmRSMU_GPUREG_SCRATCH_REG_0_GC			0x485E0
#define mmRSMU_GPUREG_SCRATCH_REG_1_GC			0x485E4
#define mmRSMU_COLD_RESETB_GC				0x100B004
#define mmRSMU_HARD_RESETB_GC				0x100B008
#define mmRSMU_PUB_FUSE_ADDR_GC				0x100B00C
#define mmRSMU_SEC_FUSE_ADDR_GC				0x100B010
#define mmRSMU_MEM_POWER_CTRL_GC			0x100B018
#define mmRSMU_MP0_STRAPRX_ADDR_GC			0x100B01C
#define mmRSMU_MP0_STRAPRX_DATA_GC			0x100B020
#define mmRSMU_SMS_FUSE_CFG_GC				0x100B028
#define mmRSMU_SMS_FUSE_ADDR_BASE_GC			0x100B02C
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_GC			0x100B030
#define mmRSMU_STRAP_CONTROL_GC				0x100B034
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET1_GC		0x100B038
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET2_GC		0x100B03C
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET3_GC		0x100B040
#define mmRSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GC	0x100B044
#define mmRSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC	0x100B048
#define mmRSMU_DPM_CONTROL_GC				0x100B1C8
#define mmRSMU_DPM_ACC_GC				0x100B1CC
#define mmRSMU_DPM_IPCLK_REF_COUNTER_GC			0x100B1D0
#define mmRSMU_COUNTER_0_GC				0x100B1D4
#define mmRSMU_COUNTER_1_GC				0x100B1D8
#define mmRSMU_HARD_RESETB_DELAY_GC			0x100B21C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_GC			0x100B220
#define mmRSMU_VF_ENABLE_GC				0x100B224
#define mmRSMU_MGCG_CONTROL_GC				0x100B228
#define mmRSMU_RESIDENCY_COUNTER_CNTL_GC		0x100B22C
#define mmRSMU_RESIDENCY_COUNTER_GC			0x100B230
#define mmRSMU_RESIDENCY_REF_COUNTER_GC			0x100B234
#define mmRSMU_SEC_AXI_MASTER_ENABLE_GC			0x100B800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_GC		0x100B804
#define mmRSMU_AXI_MASTER_QOS_CNTL_GC			0x100B808
#define mmRSMU_MASTER_ERROR_COUNTER_GC			0x100B80C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_GC			0x100B810
#define mmRSMU_RESET_TIMEOUT_CONTROL_GC			0x100B814
#define mmRSMU_SLAVE_ERROR_COUNTER_GC			0x100B818
#define mmRSMU_AEB_LOCK_0_GC				0x100B81C
#define mmRSMU_AEB_LOCK_1_GC				0x100B820
#define mmRSMU_AEB_OVERRIDE_0_GC			0x100B824
#define mmRSMU_AEB_OVERRIDE_1_GC			0x100B828
#define mmRSMU_SEC_INTR_ENABLE_GC			0x100B82C
#define mmRSMU_SEC_INTR_TARGET_ADDR_GC			0x100B830
#define mmRSMU_SEC_INTR_CONFIG_GC			0x100B834
#define mmRSMU_SEC_INTR_STATUS_GC			0x100B838
#define mmRSMU_SEC_INTR_PENDING_GC			0x100B83C
#define mmRSMU_SEC_INTR_TYPE_GC				0x100B840
#define mmRSMU_SEC_INTR_INTERCEPT_GC			0x100B844
#define mmRSMU_SEC_INTR_CLEAR_GC			0x100B848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_GC		0x100B84C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_1_GC		0x100B850
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_2_GC		0x100B854
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_3_GC		0x100B858
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_5_GC		0x100B860
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_6_GC		0x100B864
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_GC		0x100B92C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_GC		0x100B930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_GC	0x100B934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_GC	0x100B938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_GC	0x100B93C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_GC	0x100B940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_GC	0x100B944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_GC	0x100B948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GC	0x100B94C
#define mmRSMU_SEC_START_ADDR_GROUP_0_GC		0x100B950
#define mmRSMU_SEC_END_ADDR_GROUP_0_GC			0x100B954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_GC		0x100B958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_GC		0x100B95C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_GC		0x100B960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_GC		0x100B964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_GC		0x100B968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_GC		0x100B96C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_GC		0x100B970
#define mmRSMU_SEC_START_ADDR_GROUP_1_GC		0x100B974
#define mmRSMU_SEC_END_ADDR_GROUP_1_GC			0x100B978
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_GC		0x100B97C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_GC		0x100B980
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_GC		0x100B984
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_GC		0x100B988
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_GC		0x100B98C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_GC		0x100B990
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_GC		0x100B994
#define mmRSMU_SEC_START_ADDR_GROUP_2_GC		0x100B998
#define mmRSMU_SEC_END_ADDR_GROUP_2_GC			0x100B99C
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_2_GC		0x100B9A0
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_2_GC		0x100B9A4
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_2_GC		0x100B9A8
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_2_GC		0x100B9AC
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_2_GC		0x100B9B0
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_2_GC		0x100B9B4
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_2_GC		0x100B9B8
#define mmRSMU_SEC_START_ADDR_GROUP_3_GC		0x100B9BC
#define mmRSMU_SEC_END_ADDR_GROUP_3_GC			0x100B9C0
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_3_GC		0x100B9C4
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_3_GC		0x100B9C8
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_3_GC		0x100B9CC
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_3_GC		0x100B9D0
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_3_GC		0x100B9D4
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_3_GC		0x100B9D8
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_3_GC		0x100B9DC
#define mmRSMU_SEC_START_ADDR_GROUP_4_GC		0x100B9E0
#define mmRSMU_SEC_END_ADDR_GROUP_4_GC			0x100B9E4
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_4_GC		0x100B9E8
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_4_GC		0x100B9EC
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_4_GC		0x100B9F0
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_4_GC		0x100B9F4
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_4_GC		0x100B9F8
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_4_GC		0x100B9FC
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_4_GC		0x100BA00
#define mmRSMU_SEC_START_ADDR_GROUP_5_GC		0x100BA04
#define mmRSMU_SEC_END_ADDR_GROUP_5_GC			0x100BA08
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_5_GC		0x100BA0C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_5_GC		0x100BA10
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_5_GC		0x100BA14
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_5_GC		0x100BA18
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_5_GC		0x100BA1C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_5_GC		0x100BA20
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_5_GC		0x100BA24
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_GC		0x100BB94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_GC		0x100BB98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_GC			0x100BB9C

// Registers from RSMU_UVD block

#define mmRSMU_HCID_UVD					0x48600
#define mmRSMU_SIID_UVD					0x48604
#define mmRSMU_DBG_MUX_CONTROL_UVD			0x48608
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_UVD		0x4860C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_UVD		0x48610
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_UVD		0x48614
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_UVD		0x48618
#define mmRSMU_SOFT_RESETB_UVD				0x4861C
#define mmRSMU_PGFSM_CONTROL_UVD			0x48620
#define mmRSMU_PGFSM_WR_DATA_UVD			0x48624
#define mmRSMU_PGFSM_RD_DATA_UVD			0x48628
#define mmRSMU_IH_CREDIT_UVD				0x4862C
#define mmRSMU_IH_RESET_CNTL_UVD			0x48630
#define mmRSMU_SEM_RESP_UVD				0x48634
#define mmRSMU_SEM_RESET_CNTL_UVD			0x48638
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_UVD		0x48658
#define mmRSMU_IP_MASTER_STATUS_UVD			0x4865C
#define mmRSMU_GPUREG_SCRATCH_REG_0_UVD			0x48660
#define mmRSMU_GPUREG_SCRATCH_REG_1_UVD			0x48664
#define mmRSMU_COLD_RESETB_UVD				0x100C004
#define mmRSMU_HARD_RESETB_UVD				0x100C008
#define mmRSMU_PUB_FUSE_ADDR_UVD			0x100C00C
#define mmRSMU_SEC_FUSE_ADDR_UVD			0x100C010
#define mmRSMU_MEM_POWER_CTRL_UVD			0x100C018
#define mmRSMU_MP0_STRAPRX_ADDR_UVD			0x100C01C
#define mmRSMU_MP0_STRAPRX_DATA_UVD			0x100C020
#define mmRSMU_SMS_FUSE_CFG_UVD				0x100C028
#define mmRSMU_SMS_FUSE_ADDR_BASE_UVD			0x100C02C
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_UVD			0x100C030
#define mmRSMU_STRAP_CONTROL_UVD			0x100C034
#define mmRSMU_CAC_LKG_WEIGHT_0_UVD			0x100C05C
#define mmRSMU_CAC_LKG_WEIGHT_1_UVD			0x100C060
#define mmRSMU_CAC_LKG_WEIGHT_2_UVD			0x100C064
#define mmRSMU_CAC_LKG_WEIGHT_3_UVD			0x100C068
#define mmRSMU_CAC_LKG_WEIGHT_4_UVD			0x100C06C
#define mmRSMU_CAC_LKG_WEIGHT_5_UVD			0x100C070
#define mmRSMU_CAC_LKG_ACC_0_UVD			0x100C09C
#define mmRSMU_CAC_LKG_ACC_1_UVD			0x100C0A0
#define mmRSMU_CAC_LKG_ACC_2_UVD			0x100C0A4
#define mmRSMU_CAC_LKG_ACC_3_UVD			0x100C0A8
#define mmRSMU_CAC_LKG_ACC_4_UVD			0x100C0AC
#define mmRSMU_CAC_LKG_ACC_5_UVD			0x100C0B0
#define mmRSMU_CAC_LKG_ACC_6_UVD			0x100C0B4
#define mmRSMU_CAC_LKG_ACC_7_UVD			0x100C0B8
#define mmRSMU_CAC_LKG_ACC_8_UVD			0x100C0BC
#define mmRSMU_CAC_LKG_ACC_9_UVD			0x100C0C0
#define mmRSMU_CAC_LKG_ACC_10_UVD			0x100C0C4
#define mmRSMU_CAC_CONTROL_UVD				0x100C13C
#define mmRSMU_CAC_WEIGHT_0_UVD				0x100C140
#define mmRSMU_CAC_WEIGHT_1_UVD				0x100C144
#define mmRSMU_CAC_WEIGHT_2_UVD				0x100C148
#define mmRSMU_CAC_WEIGHT_3_UVD				0x100C14C
#define mmRSMU_CAC_WEIGHT_4_UVD				0x100C150
#define mmRSMU_CAC_WEIGHT_5_UVD				0x100C154
#define mmRSMU_CAC_WEIGHT_6_UVD				0x100C158
#define mmRSMU_CAC_WEIGHT_7_UVD				0x100C15C
#define mmRSMU_CAC_AGGR_LO_UVD				0x100C180
#define mmRSMU_CAC_AGGR_HI_UVD				0x100C184
#define mmRSMU_DPM_CONTROL_UVD				0x100C1C8
#define mmRSMU_DPM_ACC_UVD				0x100C1CC
#define mmRSMU_DPM_IPCLK_REF_COUNTER_UVD		0x100C1D0
#define mmRSMU_COUNTER_0_UVD				0x100C1D4
#define mmRSMU_COUNTER_1_UVD				0x100C1D8
#define mmRSMU_HARD_RESETB_DELAY_UVD			0x100C21C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_UVD		0x100C220
#define mmRSMU_VF_ENABLE_UVD				0x100C224
#define mmRSMU_MGCG_CONTROL_UVD				0x100C228
#define mmRSMU_CAC_ACC_0_UVD				0x100C23C
#define mmRSMU_CAC_ACC_1_UVD				0x100C240
#define mmRSMU_CAC_ACC_2_UVD				0x100C244
#define mmRSMU_CAC_ACC_3_UVD				0x100C248
#define mmRSMU_CAC_ACC_4_UVD				0x100C24C
#define mmRSMU_CAC_ACC_5_UVD				0x100C250
#define mmRSMU_CAC_ACC_6_UVD				0x100C254
#define mmRSMU_CAC_ACC_7_UVD				0x100C258
#define mmRSMU_CAC_ACC_8_UVD				0x100C25C
#define mmRSMU_CAC_ACC_9_UVD				0x100C260
#define mmRSMU_CAC_ACC_10_UVD				0x100C264
#define mmRSMU_CAC_ACC_11_UVD				0x100C268
#define mmRSMU_CAC_ACC_12_UVD				0x100C26C
#define mmRSMU_CAC_ACC_13_UVD				0x100C270
#define mmRSMU_CAC_ACC_14_UVD				0x100C274
#define mmRSMU_CAC_ACC_15_UVD				0x100C278
#define mmRSMU_SEC_AXI_MASTER_ENABLE_UVD		0x100C800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_UVD		0x100C804
#define mmRSMU_AXI_MASTER_QOS_CNTL_UVD			0x100C808
#define mmRSMU_MASTER_ERROR_COUNTER_UVD			0x100C80C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_UVD			0x100C810
#define mmRSMU_RESET_TIMEOUT_CONTROL_UVD		0x100C814
#define mmRSMU_SLAVE_ERROR_COUNTER_UVD			0x100C818
#define mmRSMU_AEB_LOCK_0_UVD				0x100C81C
#define mmRSMU_AEB_LOCK_1_UVD				0x100C820
#define mmRSMU_AEB_OVERRIDE_0_UVD			0x100C824
#define mmRSMU_AEB_OVERRIDE_1_UVD			0x100C828
#define mmRSMU_SEC_INTR_ENABLE_UVD			0x100C82C
#define mmRSMU_SEC_INTR_TARGET_ADDR_UVD			0x100C830
#define mmRSMU_SEC_INTR_CONFIG_UVD			0x100C834
#define mmRSMU_SEC_INTR_STATUS_UVD			0x100C838
#define mmRSMU_SEC_INTR_PENDING_UVD			0x100C83C
#define mmRSMU_SEC_INTR_TYPE_UVD			0x100C840
#define mmRSMU_SEC_INTR_INTERCEPT_UVD			0x100C844
#define mmRSMU_SEC_INTR_CLEAR_UVD			0x100C848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_UVD		0x100C84C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_1_UVD		0x100C850
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_2_UVD		0x100C854
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_UVD		0x100C92C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_UVD		0x100C930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_UVD	0x100C934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_UVD	0x100C938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_UVD	0x100C93C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_UVD	0x100C940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_UVD	0x100C944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_UVD	0x100C948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_UVD	0x100C94C
#define mmRSMU_SEC_START_ADDR_GROUP_0_UVD		0x100C950
#define mmRSMU_SEC_END_ADDR_GROUP_0_UVD			0x100C954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_UVD		0x100C958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_UVD		0x100C95C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_UVD		0x100C960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_UVD		0x100C964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_UVD		0x100C968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_UVD		0x100C96C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_UVD		0x100C970
#define mmRSMU_SEC_START_ADDR_GROUP_1_UVD		0x100C974
#define mmRSMU_SEC_END_ADDR_GROUP_1_UVD			0x100C978
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_UVD		0x100C97C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_UVD		0x100C980
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_UVD		0x100C984
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_UVD		0x100C988
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_UVD		0x100C98C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_UVD		0x100C990
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_UVD		0x100C994
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_UVD		0x100CB94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_UVD		0x100CB98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_UVD		0x100CB9C

// Registers from RSMU_DIO block

#define mmRSMU_HCID_DIO					0x48800
#define mmRSMU_SIID_DIO					0x48804
#define mmRSMU_DBG_MUX_CONTROL_DIO			0x48808
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_DIO		0x4880C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_DIO		0x48810
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_DIO		0x48814
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_DIO		0x48818
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_DIO		0x48858
#define mmRSMU_IP_MASTER_STATUS_DIO			0x4885C
#define mmRSMU_GPUREG_SCRATCH_REG_0_DIO			0x48860
#define mmRSMU_GPUREG_SCRATCH_REG_1_DIO			0x48864
#define mmRSMU_HARD_RESETB_DIO				0x1010008
#define mmRSMU_PUB_FUSE_ADDR_DIO			0x101000C
#define mmRSMU_SEC_FUSE_ADDR_DIO			0x1010010
#define mmRSMU_MEM_POWER_CTRL_DIO			0x1010018
#define mmRSMU_MP0_STRAPRX_ADDR_DIO			0x101001C
#define mmRSMU_MP0_STRAPRX_DATA_DIO			0x1010020
#define mmRSMU_PIN_STRAP_DATA_DIO			0x1010024
#define mmRSMU_SMS_FUSE_CFG_DIO				0x1010028
#define mmRSMU_SMS_FUSE_ADDR_BASE_DIO			0x101002C
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_DIO			0x1010030
#define mmRSMU_STRAP_CONTROL_DIO			0x1010034
#define mmRSMU_CAC_CONTROL_DIO				0x101013C
#define mmRSMU_CAC_WEIGHT_0_DIO				0x1010140
#define mmRSMU_CAC_WEIGHT_1_DIO				0x1010144
#define mmRSMU_CAC_WEIGHT_2_DIO				0x1010148
#define mmRSMU_CAC_WEIGHT_3_DIO				0x101014C
#define mmRSMU_CAC_AGGR_LO_DIO				0x1010180
#define mmRSMU_CAC_AGGR_HI_DIO				0x1010184
#define mmRSMU_HARD_RESETB_DELAY_DIO			0x101021C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_DIO		0x1010220
#define mmRSMU_VF_ENABLE_DIO				0x1010224
#define mmRSMU_MGCG_CONTROL_DIO				0x1010228
#define mmRSMU_CAC_ACC_0_DIO				0x101023C
#define mmRSMU_CAC_ACC_1_DIO				0x1010240
#define mmRSMU_CAC_ACC_2_DIO				0x1010244
#define mmRSMU_CAC_ACC_3_DIO				0x1010248
#define mmRSMU_CAC_ACC_4_DIO				0x101024C
#define mmRSMU_CAC_ACC_5_DIO				0x1010250
#define mmRSMU_CAC_ACC_6_DIO				0x1010254
#define mmRSMU_CAC_ACC_7_DIO				0x1010258
#define mmRSMU_SEC_AXI_MASTER_ENABLE_DIO		0x1010800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_DIO		0x1010804
#define mmRSMU_AXI_MASTER_QOS_CNTL_DIO			0x1010808
#define mmRSMU_MASTER_ERROR_COUNTER_DIO			0x101080C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_DIO			0x1010810
#define mmRSMU_RESET_TIMEOUT_CONTROL_DIO		0x1010814
#define mmRSMU_SLAVE_ERROR_COUNTER_DIO			0x1010818
#define mmRSMU_AEB_LOCK_0_DIO				0x101081C
#define mmRSMU_AEB_LOCK_1_DIO				0x1010820
#define mmRSMU_AEB_OVERRIDE_0_DIO			0x1010824
#define mmRSMU_AEB_OVERRIDE_1_DIO			0x1010828
#define mmRSMU_SEC_INTR_ENABLE_DIO			0x101082C
#define mmRSMU_SEC_INTR_TARGET_ADDR_DIO			0x1010830
#define mmRSMU_SEC_INTR_CONFIG_DIO			0x1010834
#define mmRSMU_SEC_INTR_STATUS_DIO			0x1010838
#define mmRSMU_SEC_INTR_PENDING_DIO			0x101083C
#define mmRSMU_SEC_INTR_TYPE_DIO			0x1010840
#define mmRSMU_SEC_INTR_INTERCEPT_DIO			0x1010844
#define mmRSMU_SEC_INTR_CLEAR_DIO			0x1010848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_DIO		0x101084C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_DIO		0x101092C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_DIO		0x1010930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_DIO	0x1010934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_DIO	0x1010938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DIO	0x101093C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_DIO	0x1010940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_DIO	0x1010944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DIO	0x1010948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DIO	0x101094C
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_DIO		0x1010B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_DIO		0x1010B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_DIO		0x1010B9C

// Registers from RSMU_DMU block

#define mmRSMU_HCID_DMU					0x48780
#define mmRSMU_SIID_DMU					0x48784
#define mmRSMU_DBG_MUX_CONTROL_DMU			0x48788
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_DMU		0x4878C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_DMU		0x48790
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_DMU		0x48794
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_DMU		0x48798
#define mmRSMU_SOFT_RESETB_DMU				0x4879C
#define mmRSMU_PGFSM_CONTROL_DMU			0x487A0
#define mmRSMU_PGFSM_WR_DATA_DMU			0x487A4
#define mmRSMU_PGFSM_RD_DATA_DMU			0x487A8
#define mmRSMU_IH_CREDIT_DMU				0x487AC
#define mmRSMU_IH_RESET_CNTL_DMU			0x487B0
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_DMU		0x487D8
#define mmRSMU_IP_MASTER_STATUS_DMU			0x487DC
#define mmRSMU_GPUREG_SCRATCH_REG_0_DMU			0x487E0
#define mmRSMU_GPUREG_SCRATCH_REG_1_DMU			0x487E4
#define mmRSMU_COLD_RESETB_DMU				0x100F004
#define mmRSMU_HARD_RESETB_DMU				0x100F008
#define mmRSMU_MEM_POWER_CTRL_DMU			0x100F018
#define mmRSMU_STRAP_CONTROL_DMU			0x100F034
#define mmRSMU_CAC_LKG_WEIGHT_0_DMU			0x100F05C
#define mmRSMU_CAC_LKG_WEIGHT_1_DMU			0x100F060
#define mmRSMU_CAC_LKG_WEIGHT_2_DMU			0x100F064
#define mmRSMU_CAC_LKG_WEIGHT_3_DMU			0x100F068
#define mmRSMU_CAC_LKG_ACC_0_DMU			0x100F09C
#define mmRSMU_CAC_LKG_ACC_1_DMU			0x100F0A0
#define mmRSMU_CAC_LKG_ACC_2_DMU			0x100F0A4
#define mmRSMU_CAC_LKG_ACC_3_DMU			0x100F0A8
#define mmRSMU_CAC_LKG_ACC_4_DMU			0x100F0AC
#define mmRSMU_CAC_LKG_ACC_5_DMU			0x100F0B0
#define mmRSMU_CAC_LKG_ACC_6_DMU			0x100F0B4
#define mmRSMU_CAC_LKG_ACC_7_DMU			0x100F0B8
#define mmRSMU_CAC_CONTROL_DMU				0x100F13C
#define mmRSMU_COUNTER_0_DMU				0x100F1D4
#define mmRSMU_COUNTER_1_DMU				0x100F1D8
#define mmRSMU_PWRMGT_INTR_ENABLE_P0_DMU		0x100F1DC
#define mmRSMU_PWRMGT_INTR_ENABLE_P1_DMU		0x100F1E0
#define mmRSMU_PWRMGT_INTR_ENABLE_P2_DMU		0x100F1E4
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P0_DMU		0x100F1E8
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P1_DMU		0x100F1EC
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P2_DMU		0x100F1F0
#define mmRSMU_PWRMGT_INTR_CONFIG_P0_DMU		0x100F1F4
#define mmRSMU_PWRMGT_INTR_CONFIG_P1_DMU		0x100F1F8
#define mmRSMU_PWRMGT_INTR_CONFIG_P2_DMU		0x100F1FC
#define mmRSMU_PWRMGT_INTR_STATUS_DMU			0x100F200
#define mmRSMU_PWRMGT_INTR_PENDING_P0_DMU		0x100F204
#define mmRSMU_PWRMGT_INTR_PENDING_P1_DMU		0x100F208
#define mmRSMU_PWRMGT_INTR_PENDING_P2_DMU		0x100F20C
#define mmRSMU_PWRMGT_INTR_TYPE_DMU			0x100F210
#define mmRSMU_PWRMGT_INTR_INTERCEPT_DMU		0x100F214
#define mmRSMU_PWRMGT_INTR_CLEAR_DMU			0x100F218
#define mmRSMU_HARD_RESETB_DELAY_DMU			0x100F21C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_DMU		0x100F220
#define mmRSMU_VF_ENABLE_DMU				0x100F224
#define mmRSMU_MGCG_CONTROL_DMU				0x100F228
#define mmRSMU_SEC_AXI_MASTER_ENABLE_DMU		0x100F800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_DMU		0x100F804
#define mmRSMU_AXI_MASTER_QOS_CNTL_DMU			0x100F808
#define mmRSMU_MASTER_ERROR_COUNTER_DMU			0x100F80C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_DMU			0x100F810
#define mmRSMU_RESET_TIMEOUT_CONTROL_DMU		0x100F814
#define mmRSMU_SLAVE_ERROR_COUNTER_DMU			0x100F818
#define mmRSMU_AEB_LOCK_0_DMU				0x100F81C
#define mmRSMU_AEB_LOCK_1_DMU				0x100F820
#define mmRSMU_AEB_OVERRIDE_0_DMU			0x100F824
#define mmRSMU_AEB_OVERRIDE_1_DMU			0x100F828
#define mmRSMU_SEC_INTR_ENABLE_DMU			0x100F82C
#define mmRSMU_SEC_INTR_TARGET_ADDR_DMU			0x100F830
#define mmRSMU_SEC_INTR_CONFIG_DMU			0x100F834
#define mmRSMU_SEC_INTR_STATUS_DMU			0x100F838
#define mmRSMU_SEC_INTR_PENDING_DMU			0x100F83C
#define mmRSMU_SEC_INTR_TYPE_DMU			0x100F840
#define mmRSMU_SEC_INTR_INTERCEPT_DMU			0x100F844
#define mmRSMU_SEC_INTR_CLEAR_DMU			0x100F848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_DMU		0x100F84C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_DMU		0x100F92C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_DMU		0x100F930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_DMU	0x100F934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_DMU	0x100F938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DMU	0x100F93C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_DMU	0x100F940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_DMU	0x100F944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DMU	0x100F948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DMU	0x100F94C
#define mmRSMU_SEC_START_ADDR_GROUP_0_DMU		0x100F950
#define mmRSMU_SEC_END_ADDR_GROUP_0_DMU			0x100F954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_DMU		0x100F958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_DMU		0x100F95C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_DMU		0x100F960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_DMU		0x100F964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_DMU		0x100F968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_DMU		0x100F96C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_DMU		0x100F970
#define mmRSMU_SEC_START_ADDR_GROUP_1_DMU		0x100F974
#define mmRSMU_SEC_END_ADDR_GROUP_1_DMU			0x100F978
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_DMU		0x100F97C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_DMU		0x100F980
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_DMU		0x100F984
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_DMU		0x100F988
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_DMU		0x100F98C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_DMU		0x100F990
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_DMU		0x100F994
#define mmRSMU_SEC_START_ADDR_GROUP_2_DMU		0x100F998
#define mmRSMU_SEC_END_ADDR_GROUP_2_DMU			0x100F99C
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_2_DMU		0x100F9A0
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_2_DMU		0x100F9A4
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_2_DMU		0x100F9A8
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_2_DMU		0x100F9AC
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_2_DMU		0x100F9B0
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_2_DMU		0x100F9B4
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_2_DMU		0x100F9B8
#define mmRSMU_SEC_START_ADDR_GROUP_3_DMU		0x100F9BC
#define mmRSMU_SEC_END_ADDR_GROUP_3_DMU			0x100F9C0
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_3_DMU		0x100F9C4
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_3_DMU		0x100F9C8
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_3_DMU		0x100F9CC
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_3_DMU		0x100F9D0
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_3_DMU		0x100F9D4
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_3_DMU		0x100F9D8
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_3_DMU		0x100F9DC
#define mmRSMU_SEC_START_ADDR_GROUP_4_DMU		0x100F9E0
#define mmRSMU_SEC_END_ADDR_GROUP_4_DMU			0x100F9E4
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_4_DMU		0x100F9E8
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_4_DMU		0x100F9EC
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_4_DMU		0x100F9F0
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_4_DMU		0x100F9F4
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_4_DMU		0x100F9F8
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_4_DMU		0x100F9FC
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_4_DMU		0x100FA00
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_DMU		0x100FB94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_DMU		0x100FB98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_DMU		0x100FB9C

// Registers from RSMU_HDA block

#define mmRSMU_HCID_HDA					0x48900
#define mmRSMU_SIID_HDA					0x48904
#define mmRSMU_DBG_MUX_CONTROL_HDA			0x48908
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_HDA		0x4890C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_HDA		0x48910
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_HDA		0x48914
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_HDA		0x48918
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_HDA		0x48958
#define mmRSMU_IP_MASTER_STATUS_HDA			0x4895C
#define mmRSMU_GPUREG_SCRATCH_REG_0_HDA			0x48960
#define mmRSMU_GPUREG_SCRATCH_REG_1_HDA			0x48964
#define mmRSMU_HARD_RESETB_HDA				0x1012008
#define mmRSMU_MEM_POWER_CTRL_HDA			0x1012018
#define mmRSMU_STRAP_CONTROL_HDA			0x1012034
#define mmRSMU_HARD_RESETB_DELAY_HDA			0x101221C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_HDA		0x1012220
#define mmRSMU_VF_ENABLE_HDA				0x1012224
#define mmRSMU_MGCG_CONTROL_HDA				0x1012228
#define mmRSMU_SEC_AXI_MASTER_ENABLE_HDA		0x1012800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_HDA		0x1012804
#define mmRSMU_AXI_MASTER_QOS_CNTL_HDA			0x1012808
#define mmRSMU_MASTER_ERROR_COUNTER_HDA			0x101280C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_HDA			0x1012810
#define mmRSMU_RESET_TIMEOUT_CONTROL_HDA		0x1012814
#define mmRSMU_SLAVE_ERROR_COUNTER_HDA			0x1012818
#define mmRSMU_AEB_LOCK_0_HDA				0x101281C
#define mmRSMU_AEB_LOCK_1_HDA				0x1012820
#define mmRSMU_AEB_OVERRIDE_0_HDA			0x1012824
#define mmRSMU_AEB_OVERRIDE_1_HDA			0x1012828
#define mmRSMU_SEC_INTR_ENABLE_HDA			0x101282C
#define mmRSMU_SEC_INTR_TARGET_ADDR_HDA			0x1012830
#define mmRSMU_SEC_INTR_CONFIG_HDA			0x1012834
#define mmRSMU_SEC_INTR_STATUS_HDA			0x1012838
#define mmRSMU_SEC_INTR_PENDING_HDA			0x101283C
#define mmRSMU_SEC_INTR_TYPE_HDA			0x1012840
#define mmRSMU_SEC_INTR_INTERCEPT_HDA			0x1012844
#define mmRSMU_SEC_INTR_CLEAR_HDA			0x1012848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_HDA		0x101284C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_HDA		0x101292C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_HDA		0x1012930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_HDA	0x1012934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_HDA	0x1012938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_HDA	0x101293C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_HDA	0x1012940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_HDA	0x1012944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_HDA	0x1012948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_HDA	0x101294C
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_HDA		0x1012B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_HDA		0x1012B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_HDA		0x1012B9C

// Registers from RSMU_IOHC block

#define mmRSMU_HCID_IOHC				0x48C00
#define mmRSMU_SIID_IOHC				0x48C04
#define mmRSMU_DBG_MUX_CONTROL_IOHC			0x48C08
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_IOHC		0x48C0C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_IOHC		0x48C10
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_IOHC		0x48C14
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_IOHC		0x48C18
#define mmRSMU_PGFSM_CONTROL_IOHC			0x48C20
#define mmRSMU_PGFSM_WR_DATA_IOHC			0x48C24
#define mmRSMU_PGFSM_RD_DATA_IOHC			0x48C28
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_IOHC		0x48C58
#define mmRSMU_IP_MASTER_STATUS_IOHC			0x48C5C
#define mmRSMU_GPUREG_SCRATCH_REG_0_IOHC		0x48C60
#define mmRSMU_GPUREG_SCRATCH_REG_1_IOHC		0x48C64
#define mmRSMU_COLD_RESETB_IOHC				0x1018004
#define mmRSMU_HARD_RESETB_IOHC				0x1018008
#define mmRSMU_PUB_FUSE_ADDR_IOHC			0x101800C
#define mmRSMU_SEC_FUSE_ADDR_IOHC			0x1018010
#define mmRSMU_MEM_POWER_CTRL_IOHC			0x1018018
#define mmRSMU_MP0_STRAPRX_ADDR_IOHC			0x101801C
#define mmRSMU_MP0_STRAPRX_DATA_IOHC			0x1018020
#define mmRSMU_STRAP_CONTROL_IOHC			0x1018034
#define mmRSMU_CAC_LKG_WEIGHT_0_IOHC			0x101805C
#define mmRSMU_CAC_LKG_ACC_0_IOHC			0x101809C
#define mmRSMU_CAC_CONTROL_IOHC				0x101813C
#define mmRSMU_CAC_WEIGHT_0_IOHC			0x1018140
#define mmRSMU_CAC_WEIGHT_1_IOHC			0x1018144
#define mmRSMU_CAC_WEIGHT_2_IOHC			0x1018148
#define mmRSMU_CAC_WEIGHT_3_IOHC			0x101814C
#define mmRSMU_CAC_WEIGHT_4_IOHC			0x1018150
#define mmRSMU_CAC_AGGR_LO_IOHC				0x1018180
#define mmRSMU_CAC_AGGR_HI_IOHC				0x1018184
#define mmRSMU_DPM_CONTROL_IOHC				0x10181C8
#define mmRSMU_DPM_ACC_IOHC				0x10181CC
#define mmRSMU_DPM_IPCLK_REF_COUNTER_IOHC		0x10181D0
#define mmRSMU_PWRMGT_INTR_ENABLE_P0_IOHC		0x10181DC
#define mmRSMU_PWRMGT_INTR_ENABLE_P1_IOHC		0x10181E0
#define mmRSMU_PWRMGT_INTR_ENABLE_P2_IOHC		0x10181E4
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P0_IOHC		0x10181E8
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P1_IOHC		0x10181EC
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P2_IOHC		0x10181F0
#define mmRSMU_PWRMGT_INTR_CONFIG_P0_IOHC		0x10181F4
#define mmRSMU_PWRMGT_INTR_CONFIG_P1_IOHC		0x10181F8
#define mmRSMU_PWRMGT_INTR_CONFIG_P2_IOHC		0x10181FC
#define mmRSMU_PWRMGT_INTR_STATUS_IOHC			0x1018200
#define mmRSMU_PWRMGT_INTR_PENDING_P0_IOHC		0x1018204
#define mmRSMU_PWRMGT_INTR_PENDING_P1_IOHC		0x1018208
#define mmRSMU_PWRMGT_INTR_PENDING_P2_IOHC		0x101820C
#define mmRSMU_PWRMGT_INTR_TYPE_IOHC			0x1018210
#define mmRSMU_PWRMGT_INTR_INTERCEPT_IOHC		0x1018214
#define mmRSMU_PWRMGT_INTR_CLEAR_IOHC			0x1018218
#define mmRSMU_HARD_RESETB_DELAY_IOHC			0x101821C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_IOHC		0x1018220
#define mmRSMU_VF_ENABLE_IOHC				0x1018224
#define mmRSMU_MGCG_CONTROL_IOHC			0x1018228
#define mmRSMU_CAC_ACC_0_IOHC				0x101823C
#define mmRSMU_CAC_ACC_1_IOHC				0x1018240
#define mmRSMU_CAC_ACC_2_IOHC				0x1018244
#define mmRSMU_CAC_ACC_3_IOHC				0x1018248
#define mmRSMU_CAC_ACC_4_IOHC				0x101824C
#define mmRSMU_CAC_ACC_5_IOHC				0x1018250
#define mmRSMU_CAC_ACC_6_IOHC				0x1018254
#define mmRSMU_CAC_ACC_7_IOHC				0x1018258
#define mmRSMU_CAC_ACC_8_IOHC				0x101825C
#define mmRSMU_SEC_AXI_MASTER_ENABLE_IOHC		0x1018800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_IOHC		0x1018804
#define mmRSMU_AXI_MASTER_QOS_CNTL_IOHC			0x1018808
#define mmRSMU_MASTER_ERROR_COUNTER_IOHC		0x101880C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_IOHC			0x1018810
#define mmRSMU_RESET_TIMEOUT_CONTROL_IOHC		0x1018814
#define mmRSMU_SLAVE_ERROR_COUNTER_IOHC			0x1018818
#define mmRSMU_AEB_LOCK_0_IOHC				0x101881C
#define mmRSMU_AEB_LOCK_1_IOHC				0x1018820
#define mmRSMU_AEB_OVERRIDE_0_IOHC			0x1018824
#define mmRSMU_AEB_OVERRIDE_1_IOHC			0x1018828
#define mmRSMU_SEC_INTR_ENABLE_IOHC			0x101882C
#define mmRSMU_SEC_INTR_TARGET_ADDR_IOHC		0x1018830
#define mmRSMU_SEC_INTR_CONFIG_IOHC			0x1018834
#define mmRSMU_SEC_INTR_STATUS_IOHC			0x1018838
#define mmRSMU_SEC_INTR_PENDING_IOHC			0x101883C
#define mmRSMU_SEC_INTR_TYPE_IOHC			0x1018840
#define mmRSMU_SEC_INTR_INTERCEPT_IOHC			0x1018844
#define mmRSMU_SEC_INTR_CLEAR_IOHC			0x1018848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_IOHC		0x101884C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_1_IOHC		0x1018850
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_14_IOHC		0x1018884
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_15_IOHC		0x1018888
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_40_IOHC		0x10188EC
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_55_IOHC		0x1018928
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_IOHC		0x101892C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_IOHC		0x1018930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_IOHC	0x1018934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_IOHC	0x1018938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_IOHC	0x101893C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_IOHC	0x1018940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_IOHC	0x1018944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_IOHC	0x1018948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_IOHC	0x101894C
#define mmRSMU_SEC_START_ADDR_GROUP_0_IOHC		0x1018950
#define mmRSMU_SEC_END_ADDR_GROUP_0_IOHC		0x1018954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_IOHC	0x1018958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_IOHC	0x101895C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_IOHC		0x1018960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_IOHC	0x1018964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_IOHC	0x1018968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_IOHC		0x101896C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_IOHC		0x1018970
#define mmRSMU_SEC_START_ADDR_GROUP_1_IOHC		0x1018974
#define mmRSMU_SEC_END_ADDR_GROUP_1_IOHC		0x1018978
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_IOHC	0x101897C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_IOHC	0x1018980
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_IOHC		0x1018984
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_IOHC	0x1018988
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_IOHC	0x101898C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_IOHC		0x1018990
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_IOHC		0x1018994
#define mmRSMU_SEC_START_ADDR_GROUP_2_IOHC		0x1018998
#define mmRSMU_SEC_END_ADDR_GROUP_2_IOHC		0x101899C
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_2_IOHC	0x10189A0
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_2_IOHC	0x10189A4
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_2_IOHC		0x10189A8
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_2_IOHC	0x10189AC
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_2_IOHC	0x10189B0
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_2_IOHC		0x10189B4
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_2_IOHC		0x10189B8
#define mmRSMU_SEC_START_ADDR_GROUP_3_IOHC		0x10189BC
#define mmRSMU_SEC_END_ADDR_GROUP_3_IOHC		0x10189C0
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_3_IOHC	0x10189C4
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_3_IOHC	0x10189C8
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_3_IOHC		0x10189CC
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_3_IOHC	0x10189D0
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_3_IOHC	0x10189D4
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_3_IOHC		0x10189D8
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_3_IOHC		0x10189DC
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_IOHC		0x1018B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_IOHC		0x1018B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_IOHC		0x1018B9C

// Registers from RSMU_L2IMU block

#define mmRSMU_HCID_L2IMU				0x48E00
#define mmRSMU_SIID_L2IMU				0x48E04
#define mmRSMU_DBG_MUX_CONTROL_L2IMU			0x48E08
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_L2IMU		0x48E0C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_L2IMU		0x48E10
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_L2IMU		0x48E14
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_L2IMU		0x48E18
#define mmRSMU_PGFSM_CONTROL_L2IMU			0x48E20
#define mmRSMU_PGFSM_WR_DATA_L2IMU			0x48E24
#define mmRSMU_PGFSM_RD_DATA_L2IMU			0x48E28
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_L2IMU		0x48E58
#define mmRSMU_IP_MASTER_STATUS_L2IMU			0x48E5C
#define mmRSMU_GPUREG_SCRATCH_REG_0_L2IMU		0x48E60
#define mmRSMU_GPUREG_SCRATCH_REG_1_L2IMU		0x48E64
#define mmRSMU_COLD_RESETB_L2IMU			0x101C004
#define mmRSMU_HARD_RESETB_L2IMU			0x101C008
#define mmRSMU_MEM_POWER_CTRL_L2IMU			0x101C018
#define mmRSMU_STRAP_CONTROL_L2IMU			0x101C034
#define mmRSMU_CAC_LKG_WEIGHT_0_L2IMU			0x101C05C
#define mmRSMU_CAC_LKG_ACC_0_L2IMU			0x101C09C
#define mmRSMU_CAC_CONTROL_L2IMU			0x101C13C
#define mmRSMU_CAC_WEIGHT_0_L2IMU			0x101C140
#define mmRSMU_CAC_WEIGHT_1_L2IMU			0x101C144
#define mmRSMU_CAC_WEIGHT_2_L2IMU			0x101C148
#define mmRSMU_CAC_WEIGHT_3_L2IMU			0x101C14C
#define mmRSMU_CAC_WEIGHT_4_L2IMU			0x101C150
#define mmRSMU_CAC_WEIGHT_5_L2IMU			0x101C154
#define mmRSMU_CAC_AGGR_LO_L2IMU			0x101C180
#define mmRSMU_CAC_AGGR_HI_L2IMU			0x101C184
#define mmRSMU_PWRMGT_INTR_ENABLE_P0_L2IMU		0x101C1DC
#define mmRSMU_PWRMGT_INTR_ENABLE_P1_L2IMU		0x101C1E0
#define mmRSMU_PWRMGT_INTR_ENABLE_P2_L2IMU		0x101C1E4
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P0_L2IMU		0x101C1E8
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P1_L2IMU		0x101C1EC
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P2_L2IMU		0x101C1F0
#define mmRSMU_PWRMGT_INTR_CONFIG_P0_L2IMU		0x101C1F4
#define mmRSMU_PWRMGT_INTR_CONFIG_P1_L2IMU		0x101C1F8
#define mmRSMU_PWRMGT_INTR_CONFIG_P2_L2IMU		0x101C1FC
#define mmRSMU_PWRMGT_INTR_STATUS_L2IMU			0x101C200
#define mmRSMU_PWRMGT_INTR_PENDING_P0_L2IMU		0x101C204
#define mmRSMU_PWRMGT_INTR_PENDING_P1_L2IMU		0x101C208
#define mmRSMU_PWRMGT_INTR_PENDING_P2_L2IMU		0x101C20C
#define mmRSMU_PWRMGT_INTR_TYPE_L2IMU			0x101C210
#define mmRSMU_PWRMGT_INTR_INTERCEPT_L2IMU		0x101C214
#define mmRSMU_PWRMGT_INTR_CLEAR_L2IMU			0x101C218
#define mmRSMU_HARD_RESETB_DELAY_L2IMU			0x101C21C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_L2IMU		0x101C220
#define mmRSMU_VF_ENABLE_L2IMU				0x101C224
#define mmRSMU_MGCG_CONTROL_L2IMU			0x101C228
#define mmRSMU_CAC_ACC_0_L2IMU				0x101C23C
#define mmRSMU_CAC_ACC_1_L2IMU				0x101C240
#define mmRSMU_CAC_ACC_2_L2IMU				0x101C244
#define mmRSMU_CAC_ACC_3_L2IMU				0x101C248
#define mmRSMU_CAC_ACC_4_L2IMU				0x101C24C
#define mmRSMU_CAC_ACC_5_L2IMU				0x101C250
#define mmRSMU_CAC_ACC_6_L2IMU				0x101C254
#define mmRSMU_CAC_ACC_7_L2IMU				0x101C258
#define mmRSMU_CAC_ACC_8_L2IMU				0x101C25C
#define mmRSMU_CAC_ACC_9_L2IMU				0x101C260
#define mmRSMU_CAC_ACC_10_L2IMU				0x101C264
#define mmRSMU_CAC_ACC_11_L2IMU				0x101C268
#define mmRSMU_SEC_AXI_MASTER_ENABLE_L2IMU		0x101C800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_L2IMU		0x101C804
#define mmRSMU_AXI_MASTER_QOS_CNTL_L2IMU		0x101C808
#define mmRSMU_MASTER_ERROR_COUNTER_L2IMU		0x101C80C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_L2IMU		0x101C810
#define mmRSMU_RESET_TIMEOUT_CONTROL_L2IMU		0x101C814
#define mmRSMU_SLAVE_ERROR_COUNTER_L2IMU		0x101C818
#define mmRSMU_AEB_LOCK_0_L2IMU				0x101C81C
#define mmRSMU_AEB_LOCK_1_L2IMU				0x101C820
#define mmRSMU_AEB_OVERRIDE_0_L2IMU			0x101C824
#define mmRSMU_AEB_OVERRIDE_1_L2IMU			0x101C828
#define mmRSMU_SEC_INTR_ENABLE_L2IMU			0x101C82C
#define mmRSMU_SEC_INTR_TARGET_ADDR_L2IMU		0x101C830
#define mmRSMU_SEC_INTR_CONFIG_L2IMU			0x101C834
#define mmRSMU_SEC_INTR_STATUS_L2IMU			0x101C838
#define mmRSMU_SEC_INTR_PENDING_L2IMU			0x101C83C
#define mmRSMU_SEC_INTR_TYPE_L2IMU			0x101C840
#define mmRSMU_SEC_INTR_INTERCEPT_L2IMU			0x101C844
#define mmRSMU_SEC_INTR_CLEAR_L2IMU			0x101C848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_L2IMU		0x101C84C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_L2IMU	0x101C92C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_L2IMU		0x101C930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_L2IMU 0x101C934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_L2IMU 0x101C938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_L2IMU	0x101C93C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_L2IMU 0x101C940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_L2IMU 0x101C944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_L2IMU	0x101C948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_L2IMU	0x101C94C
#define mmRSMU_SEC_START_ADDR_GROUP_0_L2IMU		0x101C950
#define mmRSMU_SEC_END_ADDR_GROUP_0_L2IMU		0x101C954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_L2IMU	0x101C958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_L2IMU	0x101C95C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_L2IMU		0x101C960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_L2IMU	0x101C964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_L2IMU	0x101C968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_L2IMU		0x101C96C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_L2IMU		0x101C970
#define mmRSMU_SEC_START_ADDR_GROUP_1_L2IMU		0x101C974
#define mmRSMU_SEC_END_ADDR_GROUP_1_L2IMU		0x101C978
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_L2IMU	0x101C97C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_L2IMU	0x101C980
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_L2IMU		0x101C984
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_L2IMU	0x101C988
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_L2IMU	0x101C98C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_L2IMU		0x101C990
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_L2IMU		0x101C994
#define mmRSMU_SEC_START_ADDR_GROUP_2_L2IMU		0x101C998
#define mmRSMU_SEC_END_ADDR_GROUP_2_L2IMU		0x101C99C
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_2_L2IMU	0x101C9A0
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_2_L2IMU	0x101C9A4
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_2_L2IMU		0x101C9A8
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_2_L2IMU	0x101C9AC
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_2_L2IMU	0x101C9B0
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_2_L2IMU		0x101C9B4
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_2_L2IMU		0x101C9B8
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_L2IMU		0x101CB94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_L2IMU		0x101CB98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_L2IMU		0x101CB9C

// Registers from RSMU_MMHUB block

#define mmRSMU_HCID_MMHUB				0x49100
#define mmRSMU_SIID_MMHUB				0x49104
#define mmRSMU_DBG_MUX_CONTROL_MMHUB			0x49108
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_MMHUB		0x4910C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_MMHUB		0x49110
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_MMHUB		0x49114
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_MMHUB		0x49118
#define mmRSMU_SOFT_RESETB_MMHUB			0x4911C
#define mmRSMU_PGFSM_CONTROL_MMHUB			0x49120
#define mmRSMU_PGFSM_WR_DATA_MMHUB			0x49124
#define mmRSMU_PGFSM_RD_DATA_MMHUB			0x49128
#define mmRSMU_IH_CREDIT_MMHUB				0x4912C
#define mmRSMU_IH_RESET_CNTL_MMHUB			0x49130
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_MMHUB		0x49158
#define mmRSMU_IP_MASTER_STATUS_MMHUB			0x4915C
#define mmRSMU_GPUREG_SCRATCH_REG_0_MMHUB		0x49160
#define mmRSMU_GPUREG_SCRATCH_REG_1_MMHUB		0x49164
#define mmRSMU_COLD_RESETB_MMHUB			0x1022004
#define mmRSMU_HARD_RESETB_MMHUB			0x1022008
#define mmRSMU_MEM_POWER_CTRL_MMHUB			0x1022018
#define mmRSMU_SMS_FUSE_CFG_MMHUB			0x1022028
#define mmRSMU_SMS_FUSE_ADDR_BASE_MMHUB			0x102202C
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_MMHUB		0x1022030
#define mmRSMU_STRAP_CONTROL_MMHUB			0x1022034
#define mmRSMU_CAC_LKG_WEIGHT_0_MMHUB			0x102205C
#define mmRSMU_CAC_LKG_ACC_0_MMHUB			0x102209C
#define mmRSMU_CAC_CONTROL_MMHUB			0x102213C
#define mmRSMU_CAC_WEIGHT_0_MMHUB			0x1022140
#define mmRSMU_CAC_WEIGHT_1_MMHUB			0x1022144
#define mmRSMU_CAC_WEIGHT_2_MMHUB			0x1022148
#define mmRSMU_CAC_WEIGHT_3_MMHUB			0x102214C
#define mmRSMU_CAC_AGGR_LO_MMHUB			0x1022180
#define mmRSMU_CAC_AGGR_HI_MMHUB			0x1022184
#define mmRSMU_DPM_CONTROL_MMHUB			0x10221C8
#define mmRSMU_DPM_ACC_MMHUB				0x10221CC
#define mmRSMU_DPM_IPCLK_REF_COUNTER_MMHUB		0x10221D0
#define mmRSMU_COUNTER_0_MMHUB				0x10221D4
#define mmRSMU_COUNTER_1_MMHUB				0x10221D8
#define mmRSMU_HARD_RESETB_DELAY_MMHUB			0x102221C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_MMHUB		0x1022220
#define mmRSMU_VF_ENABLE_MMHUB				0x1022224
#define mmRSMU_MGCG_CONTROL_MMHUB			0x1022228
#define mmRSMU_CAC_ACC_0_MMHUB				0x102223C
#define mmRSMU_CAC_ACC_1_MMHUB				0x1022240
#define mmRSMU_CAC_ACC_2_MMHUB				0x1022244
#define mmRSMU_CAC_ACC_3_MMHUB				0x1022248
#define mmRSMU_CAC_ACC_4_MMHUB				0x102224C
#define mmRSMU_CAC_ACC_5_MMHUB				0x1022250
#define mmRSMU_CAC_ACC_6_MMHUB				0x1022254
#define mmRSMU_SEC_AXI_MASTER_ENABLE_MMHUB		0x1022800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_MMHUB		0x1022804
#define mmRSMU_AXI_MASTER_QOS_CNTL_MMHUB		0x1022808
#define mmRSMU_MASTER_ERROR_COUNTER_MMHUB		0x102280C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_MMHUB		0x1022810
#define mmRSMU_RESET_TIMEOUT_CONTROL_MMHUB		0x1022814
#define mmRSMU_SLAVE_ERROR_COUNTER_MMHUB		0x1022818
#define mmRSMU_AEB_LOCK_0_MMHUB				0x102281C
#define mmRSMU_AEB_LOCK_1_MMHUB				0x1022820
#define mmRSMU_AEB_OVERRIDE_0_MMHUB			0x1022824
#define mmRSMU_AEB_OVERRIDE_1_MMHUB			0x1022828
#define mmRSMU_SEC_INTR_ENABLE_MMHUB			0x102282C
#define mmRSMU_SEC_INTR_TARGET_ADDR_MMHUB		0x1022830
#define mmRSMU_SEC_INTR_CONFIG_MMHUB			0x1022834
#define mmRSMU_SEC_INTR_STATUS_MMHUB			0x1022838
#define mmRSMU_SEC_INTR_PENDING_MMHUB			0x102283C
#define mmRSMU_SEC_INTR_TYPE_MMHUB			0x1022840
#define mmRSMU_SEC_INTR_INTERCEPT_MMHUB			0x1022844
#define mmRSMU_SEC_INTR_CLEAR_MMHUB			0x1022848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_MMHUB		0x102284C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_MMHUB	0x102292C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_MMHUB		0x1022930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_MMHUB 0x1022934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_MMHUB 0x1022938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_MMHUB	0x102293C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_MMHUB 0x1022940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_MMHUB 0x1022944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_MMHUB	0x1022948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_MMHUB	0x102294C
#define mmRSMU_SEC_START_ADDR_GROUP_0_MMHUB		0x1022950
#define mmRSMU_SEC_END_ADDR_GROUP_0_MMHUB		0x1022954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_MMHUB	0x1022958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_MMHUB	0x102295C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_MMHUB		0x1022960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_MMHUB	0x1022964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_MMHUB	0x1022968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_MMHUB		0x102296C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_MMHUB		0x1022970
#define mmRSMU_SEC_START_ADDR_GROUP_1_MMHUB		0x1022974
#define mmRSMU_SEC_END_ADDR_GROUP_1_MMHUB		0x1022978
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_MMHUB	0x102297C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_MMHUB	0x1022980
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_MMHUB		0x1022984
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_MMHUB	0x1022988
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_MMHUB	0x102298C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_MMHUB		0x1022990
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_MMHUB		0x1022994
#define mmRSMU_SEC_START_ADDR_GROUP_2_MMHUB		0x1022998
#define mmRSMU_SEC_END_ADDR_GROUP_2_MMHUB		0x102299C
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_2_MMHUB	0x10229A0
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_2_MMHUB	0x10229A4
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_2_MMHUB		0x10229A8
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_2_MMHUB	0x10229AC
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_2_MMHUB	0x10229B0
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_2_MMHUB		0x10229B4
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_2_MMHUB		0x10229B8
#define mmRSMU_SEC_START_ADDR_GROUP_3_MMHUB		0x10229BC
#define mmRSMU_SEC_END_ADDR_GROUP_3_MMHUB		0x10229C0
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_3_MMHUB	0x10229C4
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_3_MMHUB	0x10229C8
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_3_MMHUB		0x10229CC
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_3_MMHUB	0x10229D0
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_3_MMHUB	0x10229D4
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_3_MMHUB		0x10229D8
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_3_MMHUB		0x10229DC
#define mmRSMU_SEC_START_ADDR_GROUP_4_MMHUB		0x10229E0
#define mmRSMU_SEC_END_ADDR_GROUP_4_MMHUB		0x10229E4
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_4_MMHUB	0x10229E8
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_4_MMHUB	0x10229EC
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_4_MMHUB		0x10229F0
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_4_MMHUB	0x10229F4
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_4_MMHUB	0x10229F8
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_4_MMHUB		0x10229FC
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_4_MMHUB		0x1022A00
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_MMHUB		0x1022B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_MMHUB		0x1022B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_MMHUB		0x1022B9C

// Registers from RSMU_ATHUB block

#define mmRSMU_HCID_ATHUB				0x49180
#define mmRSMU_SIID_ATHUB				0x49184
#define mmRSMU_DBG_MUX_CONTROL_ATHUB			0x49188
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_ATHUB		0x4918C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_ATHUB		0x49190
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_ATHUB		0x49194
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_ATHUB		0x49198
#define mmRSMU_SOFT_RESETB_ATHUB			0x4919C
#define mmRSMU_PGFSM_CONTROL_ATHUB			0x491A0
#define mmRSMU_PGFSM_WR_DATA_ATHUB			0x491A4
#define mmRSMU_PGFSM_RD_DATA_ATHUB			0x491A8
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_ATHUB		0x491D8
#define mmRSMU_IP_MASTER_STATUS_ATHUB			0x491DC
#define mmRSMU_GPUREG_SCRATCH_REG_0_ATHUB		0x491E0
#define mmRSMU_GPUREG_SCRATCH_REG_1_ATHUB		0x491E4
#define mmRSMU_COLD_RESETB_ATHUB			0x1023004
#define mmRSMU_HARD_RESETB_ATHUB			0x1023008
#define mmRSMU_MEM_POWER_CTRL_ATHUB			0x1023018
#define mmRSMU_SMS_FUSE_CFG_ATHUB			0x1023028
#define mmRSMU_SMS_FUSE_ADDR_BASE_ATHUB			0x102302C
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_ATHUB		0x1023030
#define mmRSMU_STRAP_CONTROL_ATHUB			0x1023034
#define mmRSMU_CAC_LKG_WEIGHT_0_ATHUB			0x102305C
#define mmRSMU_CAC_LKG_ACC_0_ATHUB			0x102309C
#define mmRSMU_CAC_CONTROL_ATHUB			0x102313C
#define mmRSMU_DPM_CONTROL_ATHUB			0x10231C8
#define mmRSMU_DPM_ACC_ATHUB				0x10231CC
#define mmRSMU_DPM_IPCLK_REF_COUNTER_ATHUB		0x10231D0
#define mmRSMU_HARD_RESETB_DELAY_ATHUB			0x102321C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_ATHUB		0x1023220
#define mmRSMU_VF_ENABLE_ATHUB				0x1023224
#define mmRSMU_MGCG_CONTROL_ATHUB			0x1023228
#define mmRSMU_SEC_AXI_MASTER_ENABLE_ATHUB		0x1023800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_ATHUB		0x1023804
#define mmRSMU_AXI_MASTER_QOS_CNTL_ATHUB		0x1023808
#define mmRSMU_MASTER_ERROR_COUNTER_ATHUB		0x102380C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_ATHUB		0x1023810
#define mmRSMU_RESET_TIMEOUT_CONTROL_ATHUB		0x1023814
#define mmRSMU_SLAVE_ERROR_COUNTER_ATHUB		0x1023818
#define mmRSMU_AEB_LOCK_0_ATHUB				0x102381C
#define mmRSMU_AEB_LOCK_1_ATHUB				0x1023820
#define mmRSMU_AEB_OVERRIDE_0_ATHUB			0x1023824
#define mmRSMU_AEB_OVERRIDE_1_ATHUB			0x1023828
#define mmRSMU_SEC_INTR_ENABLE_ATHUB			0x102382C
#define mmRSMU_SEC_INTR_TARGET_ADDR_ATHUB		0x1023830
#define mmRSMU_SEC_INTR_CONFIG_ATHUB			0x1023834
#define mmRSMU_SEC_INTR_STATUS_ATHUB			0x1023838
#define mmRSMU_SEC_INTR_PENDING_ATHUB			0x102383C
#define mmRSMU_SEC_INTR_TYPE_ATHUB			0x1023840
#define mmRSMU_SEC_INTR_INTERCEPT_ATHUB			0x1023844
#define mmRSMU_SEC_INTR_CLEAR_ATHUB			0x1023848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_ATHUB		0x102384C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_ATHUB	0x102392C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_ATHUB		0x1023930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_ATHUB 0x1023934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_ATHUB 0x1023938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_ATHUB	0x102393C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_ATHUB 0x1023940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_ATHUB 0x1023944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_ATHUB	0x1023948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_ATHUB	0x102394C
#define mmRSMU_SEC_START_ADDR_GROUP_0_ATHUB		0x1023950
#define mmRSMU_SEC_END_ADDR_GROUP_0_ATHUB		0x1023954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_ATHUB	0x1023958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_ATHUB	0x102395C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_ATHUB		0x1023960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_ATHUB	0x1023964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_ATHUB	0x1023968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_ATHUB		0x102396C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_ATHUB		0x1023970
#define mmRSMU_SEC_START_ADDR_GROUP_1_ATHUB		0x1023974
#define mmRSMU_SEC_END_ADDR_GROUP_1_ATHUB		0x1023978
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_ATHUB	0x102397C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_ATHUB	0x1023980
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_ATHUB		0x1023984
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_ATHUB	0x1023988
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_ATHUB	0x102398C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_ATHUB		0x1023990
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_ATHUB		0x1023994
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_ATHUB		0x1023B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_ATHUB		0x1023B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_ATHUB		0x1023B9C

// Registers from RSMU_DBGU_NBIO block

#define mmRSMU_HCID_DBGU_NBIO				0x49200
#define mmRSMU_SIID_DBGU_NBIO				0x49204
#define mmRSMU_DBG_MUX_CONTROL_DBGU_NBIO		0x49208
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_DBGU_NBIO		0x4920C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_DBGU_NBIO		0x49210
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_DBGU_NBIO		0x49214
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_DBGU_NBIO		0x49218
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_DBGU_NBIO		0x49258
#define mmRSMU_IP_MASTER_STATUS_DBGU_NBIO		0x4925C
#define mmRSMU_GPUREG_SCRATCH_REG_0_DBGU_NBIO		0x49260
#define mmRSMU_GPUREG_SCRATCH_REG_1_DBGU_NBIO		0x49264
#define mmRSMU_HARD_RESETB_DBGU_NBIO			0x1024008
#define mmRSMU_MEM_POWER_CTRL_DBGU_NBIO			0x1024018
#define mmRSMU_STRAP_CONTROL_DBGU_NBIO			0x1024034
#define mmRSMU_COUNTER_0_DBGU_NBIO			0x10241D4
#define mmRSMU_COUNTER_1_DBGU_NBIO			0x10241D8
#define mmRSMU_HARD_RESETB_DELAY_DBGU_NBIO		0x102421C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_DBGU_NBIO		0x1024220
#define mmRSMU_VF_ENABLE_DBGU_NBIO			0x1024224
#define mmRSMU_MGCG_CONTROL_DBGU_NBIO			0x1024228
#define mmRSMU_SEC_AXI_MASTER_ENABLE_DBGU_NBIO		0x1024800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_DBGU_NBIO	0x1024804
#define mmRSMU_AXI_MASTER_QOS_CNTL_DBGU_NBIO		0x1024808
#define mmRSMU_MASTER_ERROR_COUNTER_DBGU_NBIO		0x102480C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_DBGU_NBIO		0x1024810
#define mmRSMU_RESET_TIMEOUT_CONTROL_DBGU_NBIO		0x1024814
#define mmRSMU_SLAVE_ERROR_COUNTER_DBGU_NBIO		0x1024818
#define mmRSMU_AEB_LOCK_0_DBGU_NBIO			0x102481C
#define mmRSMU_AEB_LOCK_1_DBGU_NBIO			0x1024820
#define mmRSMU_AEB_OVERRIDE_0_DBGU_NBIO			0x1024824
#define mmRSMU_AEB_OVERRIDE_1_DBGU_NBIO			0x1024828
#define mmRSMU_SEC_INTR_ENABLE_DBGU_NBIO		0x102482C
#define mmRSMU_SEC_INTR_TARGET_ADDR_DBGU_NBIO		0x1024830
#define mmRSMU_SEC_INTR_CONFIG_DBGU_NBIO		0x1024834
#define mmRSMU_SEC_INTR_STATUS_DBGU_NBIO		0x1024838
#define mmRSMU_SEC_INTR_PENDING_DBGU_NBIO		0x102483C
#define mmRSMU_SEC_INTR_TYPE_DBGU_NBIO			0x1024840
#define mmRSMU_SEC_INTR_INTERCEPT_DBGU_NBIO		0x1024844
#define mmRSMU_SEC_INTR_CLEAR_DBGU_NBIO			0x1024848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_DBGU_NBIO	0x102484C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_DBGU_NBIO	0x102492C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_DBGU_NBIO	0x1024930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_DBGU_NBIO 0x1024934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_DBGU_NBIO 0x1024938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DBGU_NBIO 0x102493C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_DBGU_NBIO 0x1024940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_DBGU_NBIO 0x1024944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DBGU_NBIO 0x1024948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DBGU_NBIO 0x102494C
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_DBGU_NBIO	0x1024B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_DBGU_NBIO		0x1024B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_DBGU_NBIO		0x1024B9C

// Registers from RSMU_DFX block

#define mmRSMU_HCID_DFX					0x49280
#define mmRSMU_SIID_DFX					0x49284
#define mmRSMU_DBG_MUX_CONTROL_DFX			0x49288
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_DFX		0x4928C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_DFX		0x49290
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_DFX		0x49294
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_DFX		0x49298
#define mmRSMU_SOFT_RESETB_DFX				0x4929C
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_DFX		0x492D8
#define mmRSMU_IP_MASTER_STATUS_DFX			0x492DC
#define mmRSMU_GPUREG_SCRATCH_REG_0_DFX			0x492E0
#define mmRSMU_GPUREG_SCRATCH_REG_1_DFX			0x492E4
#define mmRSMU_HARD_RESETB_DFX				0x1025008
#define mmRSMU_PUB_FUSE_ADDR_DFX			0x102500C
#define mmRSMU_SEC_FUSE_ADDR_DFX			0x1025010
#define mmRSMU_MEM_POWER_CTRL_DFX			0x1025018
#define mmRSMU_MP0_STRAPRX_ADDR_DFX			0x102501C
#define mmRSMU_MP0_STRAPRX_DATA_DFX			0x1025020
#define mmRSMU_STRAP_CONTROL_DFX			0x1025034
#define mmRSMU_HARD_RESETB_DELAY_DFX			0x102521C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_DFX		0x1025220
#define mmRSMU_VF_ENABLE_DFX				0x1025224
#define mmRSMU_MGCG_CONTROL_DFX				0x1025228
#define mmRSMU_SEC_AXI_MASTER_ENABLE_DFX		0x1025800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_DFX		0x1025804
#define mmRSMU_AXI_MASTER_QOS_CNTL_DFX			0x1025808
#define mmRSMU_MASTER_ERROR_COUNTER_DFX			0x102580C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_DFX			0x1025810
#define mmRSMU_RESET_TIMEOUT_CONTROL_DFX		0x1025814
#define mmRSMU_SLAVE_ERROR_COUNTER_DFX			0x1025818
#define mmRSMU_AEB_LOCK_0_DFX				0x102581C
#define mmRSMU_AEB_LOCK_1_DFX				0x1025820
#define mmRSMU_AEB_OVERRIDE_0_DFX			0x1025824
#define mmRSMU_AEB_OVERRIDE_1_DFX			0x1025828
#define mmRSMU_SEC_INTR_ENABLE_DFX			0x102582C
#define mmRSMU_SEC_INTR_TARGET_ADDR_DFX			0x1025830
#define mmRSMU_SEC_INTR_CONFIG_DFX			0x1025834
#define mmRSMU_SEC_INTR_STATUS_DFX			0x1025838
#define mmRSMU_SEC_INTR_PENDING_DFX			0x102583C
#define mmRSMU_SEC_INTR_TYPE_DFX			0x1025840
#define mmRSMU_SEC_INTR_INTERCEPT_DFX			0x1025844
#define mmRSMU_SEC_INTR_CLEAR_DFX			0x1025848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_DFX		0x102592C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_DFX		0x1025930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_DFX	0x1025934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_DFX	0x1025938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DFX	0x102593C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_DFX	0x1025940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_DFX	0x1025944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DFX	0x1025948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DFX	0x102594C
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_DFX		0x1025B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_DFX		0x1025B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_DFX		0x1025B9C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_IP_DFX		0x1025BA0

// Registers from RSMU_DBGU0 block

#define mmRSMU_HCID_DBGU0				0x49300
#define mmRSMU_SIID_DBGU0				0x49304
#define mmRSMU_DBG_MUX_CONTROL_DBGU0			0x49308
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_DBGU0		0x4930C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_DBGU0		0x49310
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_DBGU0		0x49314
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_DBGU0		0x49318
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_DBGU0		0x49358
#define mmRSMU_IP_MASTER_STATUS_DBGU0			0x4935C
#define mmRSMU_GPUREG_SCRATCH_REG_0_DBGU0		0x49360
#define mmRSMU_GPUREG_SCRATCH_REG_1_DBGU0		0x49364
#define mmRSMU_HARD_RESETB_DBGU0			0x1026008
#define mmRSMU_MEM_POWER_CTRL_DBGU0			0x1026018
#define mmRSMU_STRAP_CONTROL_DBGU0			0x1026034
#define mmRSMU_COUNTER_0_DBGU0				0x10261D4
#define mmRSMU_COUNTER_1_DBGU0				0x10261D8
#define mmRSMU_HARD_RESETB_DELAY_DBGU0			0x102621C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_DBGU0		0x1026220
#define mmRSMU_VF_ENABLE_DBGU0				0x1026224
#define mmRSMU_MGCG_CONTROL_DBGU0			0x1026228
#define mmRSMU_SEC_AXI_MASTER_ENABLE_DBGU0		0x1026800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_DBGU0		0x1026804
#define mmRSMU_AXI_MASTER_QOS_CNTL_DBGU0		0x1026808
#define mmRSMU_MASTER_ERROR_COUNTER_DBGU0		0x102680C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_DBGU0		0x1026810
#define mmRSMU_RESET_TIMEOUT_CONTROL_DBGU0		0x1026814
#define mmRSMU_SLAVE_ERROR_COUNTER_DBGU0		0x1026818
#define mmRSMU_AEB_LOCK_0_DBGU0				0x102681C
#define mmRSMU_AEB_LOCK_1_DBGU0				0x1026820
#define mmRSMU_AEB_OVERRIDE_0_DBGU0			0x1026824
#define mmRSMU_AEB_OVERRIDE_1_DBGU0			0x1026828
#define mmRSMU_SEC_INTR_ENABLE_DBGU0			0x102682C
#define mmRSMU_SEC_INTR_TARGET_ADDR_DBGU0		0x1026830
#define mmRSMU_SEC_INTR_CONFIG_DBGU0			0x1026834
#define mmRSMU_SEC_INTR_STATUS_DBGU0			0x1026838
#define mmRSMU_SEC_INTR_PENDING_DBGU0			0x102683C
#define mmRSMU_SEC_INTR_TYPE_DBGU0			0x1026840
#define mmRSMU_SEC_INTR_INTERCEPT_DBGU0			0x1026844
#define mmRSMU_SEC_INTR_CLEAR_DBGU0			0x1026848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_DBGU0		0x102684C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_DBGU0	0x102692C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_DBGU0		0x1026930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_DBGU0 0x1026934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_DBGU0 0x1026938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DBGU0	0x102693C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_DBGU0 0x1026940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_DBGU0 0x1026944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DBGU0	0x1026948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DBGU0	0x102694C
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_DBGU0		0x1026B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_DBGU0		0x1026B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_DBGU0		0x1026B9C

// Registers from RSMU_DBGU1 block

#define mmRSMU_HCID_DBGU1				0x49380
#define mmRSMU_SIID_DBGU1				0x49384
#define mmRSMU_DBG_MUX_CONTROL_DBGU1			0x49388
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_DBGU1		0x4938C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_DBGU1		0x49390
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_DBGU1		0x49394
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_DBGU1		0x49398
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_DBGU1		0x493D8
#define mmRSMU_IP_MASTER_STATUS_DBGU1			0x493DC
#define mmRSMU_GPUREG_SCRATCH_REG_0_DBGU1		0x493E0
#define mmRSMU_GPUREG_SCRATCH_REG_1_DBGU1		0x493E4
#define mmRSMU_HARD_RESETB_DBGU1			0x1027008
#define mmRSMU_MEM_POWER_CTRL_DBGU1			0x1027018
#define mmRSMU_STRAP_CONTROL_DBGU1			0x1027034
#define mmRSMU_COUNTER_0_DBGU1				0x10271D4
#define mmRSMU_COUNTER_1_DBGU1				0x10271D8
#define mmRSMU_HARD_RESETB_DELAY_DBGU1			0x102721C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_DBGU1		0x1027220
#define mmRSMU_VF_ENABLE_DBGU1				0x1027224
#define mmRSMU_MGCG_CONTROL_DBGU1			0x1027228
#define mmRSMU_SEC_AXI_MASTER_ENABLE_DBGU1		0x1027800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_DBGU1		0x1027804
#define mmRSMU_AXI_MASTER_QOS_CNTL_DBGU1		0x1027808
#define mmRSMU_MASTER_ERROR_COUNTER_DBGU1		0x102780C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_DBGU1		0x1027810
#define mmRSMU_RESET_TIMEOUT_CONTROL_DBGU1		0x1027814
#define mmRSMU_SLAVE_ERROR_COUNTER_DBGU1		0x1027818
#define mmRSMU_AEB_LOCK_0_DBGU1				0x102781C
#define mmRSMU_AEB_LOCK_1_DBGU1				0x1027820
#define mmRSMU_AEB_OVERRIDE_0_DBGU1			0x1027824
#define mmRSMU_AEB_OVERRIDE_1_DBGU1			0x1027828
#define mmRSMU_SEC_INTR_ENABLE_DBGU1			0x102782C
#define mmRSMU_SEC_INTR_TARGET_ADDR_DBGU1		0x1027830
#define mmRSMU_SEC_INTR_CONFIG_DBGU1			0x1027834
#define mmRSMU_SEC_INTR_STATUS_DBGU1			0x1027838
#define mmRSMU_SEC_INTR_PENDING_DBGU1			0x102783C
#define mmRSMU_SEC_INTR_TYPE_DBGU1			0x1027840
#define mmRSMU_SEC_INTR_INTERCEPT_DBGU1			0x1027844
#define mmRSMU_SEC_INTR_CLEAR_DBGU1			0x1027848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_DBGU1		0x102784C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_DBGU1	0x102792C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_DBGU1		0x1027930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_DBGU1 0x1027934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_DBGU1 0x1027938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DBGU1	0x102793C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_DBGU1 0x1027940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_DBGU1 0x1027944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DBGU1	0x1027948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DBGU1	0x102794C
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_DBGU1		0x1027B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_DBGU1		0x1027B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_DBGU1		0x1027B9C

// Registers from RSMU_DBGU_IO block

#define mmRSMU_HCID_DBGU_IO				0x49680
#define mmRSMU_SIID_DBGU_IO				0x49684
#define mmRSMU_DBG_MUX_CONTROL_DBGU_IO			0x49688
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_DBGU_IO		0x4968C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_DBGU_IO		0x49690
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_DBGU_IO		0x49694
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_DBGU_IO		0x49698
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_DBGU_IO		0x496D8
#define mmRSMU_IP_MASTER_STATUS_DBGU_IO			0x496DC
#define mmRSMU_GPUREG_SCRATCH_REG_0_DBGU_IO		0x496E0
#define mmRSMU_GPUREG_SCRATCH_REG_1_DBGU_IO		0x496E4
#define mmRSMU_HARD_RESETB_DBGU_IO			0x102D008
#define mmRSMU_MEM_POWER_CTRL_DBGU_IO			0x102D018
#define mmRSMU_STRAP_CONTROL_DBGU_IO			0x102D034
#define mmRSMU_COUNTER_0_DBGU_IO			0x102D1D4
#define mmRSMU_COUNTER_1_DBGU_IO			0x102D1D8
#define mmRSMU_HARD_RESETB_DELAY_DBGU_IO		0x102D21C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_DBGU_IO		0x102D220
#define mmRSMU_VF_ENABLE_DBGU_IO			0x102D224
#define mmRSMU_MGCG_CONTROL_DBGU_IO			0x102D228
#define mmRSMU_SEC_AXI_MASTER_ENABLE_DBGU_IO		0x102D800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_DBGU_IO		0x102D804
#define mmRSMU_AXI_MASTER_QOS_CNTL_DBGU_IO		0x102D808
#define mmRSMU_MASTER_ERROR_COUNTER_DBGU_IO		0x102D80C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_DBGU_IO		0x102D810
#define mmRSMU_RESET_TIMEOUT_CONTROL_DBGU_IO		0x102D814
#define mmRSMU_SLAVE_ERROR_COUNTER_DBGU_IO		0x102D818
#define mmRSMU_AEB_LOCK_0_DBGU_IO			0x102D81C
#define mmRSMU_AEB_LOCK_1_DBGU_IO			0x102D820
#define mmRSMU_AEB_OVERRIDE_0_DBGU_IO			0x102D824
#define mmRSMU_AEB_OVERRIDE_1_DBGU_IO			0x102D828
#define mmRSMU_SEC_INTR_ENABLE_DBGU_IO			0x102D82C
#define mmRSMU_SEC_INTR_TARGET_ADDR_DBGU_IO		0x102D830
#define mmRSMU_SEC_INTR_CONFIG_DBGU_IO			0x102D834
#define mmRSMU_SEC_INTR_STATUS_DBGU_IO			0x102D838
#define mmRSMU_SEC_INTR_PENDING_DBGU_IO			0x102D83C
#define mmRSMU_SEC_INTR_TYPE_DBGU_IO			0x102D840
#define mmRSMU_SEC_INTR_INTERCEPT_DBGU_IO		0x102D844
#define mmRSMU_SEC_INTR_CLEAR_DBGU_IO			0x102D848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_DBGU_IO		0x102D84C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_DBGU_IO	0x102D92C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_DBGU_IO		0x102D930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_DBGU_IO 0x102D934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_DBGU_IO 0x102D938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DBGU_IO 0x102D93C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_DBGU_IO 0x102D940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_DBGU_IO 0x102D944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DBGU_IO 0x102D948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DBGU_IO 0x102D94C
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_DBGU_IO		0x102DB94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_DBGU_IO		0x102DB98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_DBGU_IO		0x102DB9C

// Registers from RSMU_OSSSYS block

#define mmRSMU_HCID_OSSSYS				0x49400
#define mmRSMU_SIID_OSSSYS				0x49404
#define mmRSMU_DBG_MUX_CONTROL_OSSSYS			0x49408
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_OSSSYS		0x4940C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_OSSSYS		0x49410
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_OSSSYS		0x49414
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_OSSSYS		0x49418
#define mmRSMU_SOFT_RESETB_OSSSYS			0x4941C
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_OSSSYS		0x49458
#define mmRSMU_IP_MASTER_STATUS_OSSSYS			0x4945C
#define mmRSMU_GPUREG_SCRATCH_REG_0_OSSSYS		0x49460
#define mmRSMU_GPUREG_SCRATCH_REG_1_OSSSYS		0x49464
#define mmRSMU_HARD_RESETB_OSSSYS			0x1028008
#define mmRSMU_PUB_FUSE_ADDR_OSSSYS			0x102800C
#define mmRSMU_SEC_FUSE_ADDR_OSSSYS			0x1028010
#define mmRSMU_MEM_POWER_CTRL_OSSSYS			0x1028018
#define mmRSMU_MP0_STRAPRX_ADDR_OSSSYS			0x102801C
#define mmRSMU_MP0_STRAPRX_DATA_OSSSYS			0x1028020
#define mmRSMU_SMS_FUSE_CFG_OSSSYS			0x1028028
#define mmRSMU_SMS_FUSE_ADDR_BASE_OSSSYS		0x102802C
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_OSSSYS		0x1028030
#define mmRSMU_STRAP_CONTROL_OSSSYS			0x1028034
#define mmRSMU_DPM_CONTROL_OSSSYS			0x10281C8
#define mmRSMU_DPM_ACC_OSSSYS				0x10281CC
#define mmRSMU_DPM_IPCLK_REF_COUNTER_OSSSYS		0x10281D0
#define mmRSMU_COUNTER_0_OSSSYS				0x10281D4
#define mmRSMU_COUNTER_1_OSSSYS				0x10281D8
#define mmRSMU_HARD_RESETB_DELAY_OSSSYS			0x102821C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_OSSSYS		0x1028220
#define mmRSMU_VF_ENABLE_OSSSYS				0x1028224
#define mmRSMU_MGCG_CONTROL_OSSSYS			0x1028228
#define mmRSMU_SEC_AXI_MASTER_ENABLE_OSSSYS		0x1028800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_OSSSYS		0x1028804
#define mmRSMU_AXI_MASTER_QOS_CNTL_OSSSYS		0x1028808
#define mmRSMU_MASTER_ERROR_COUNTER_OSSSYS		0x102880C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_OSSSYS		0x1028810
#define mmRSMU_RESET_TIMEOUT_CONTROL_OSSSYS		0x1028814
#define mmRSMU_SLAVE_ERROR_COUNTER_OSSSYS		0x1028818
#define mmRSMU_AEB_LOCK_0_OSSSYS			0x102881C
#define mmRSMU_AEB_LOCK_1_OSSSYS			0x1028820
#define mmRSMU_AEB_OVERRIDE_0_OSSSYS			0x1028824
#define mmRSMU_AEB_OVERRIDE_1_OSSSYS			0x1028828
#define mmRSMU_SEC_INTR_ENABLE_OSSSYS			0x102882C
#define mmRSMU_SEC_INTR_TARGET_ADDR_OSSSYS		0x1028830
#define mmRSMU_SEC_INTR_CONFIG_OSSSYS			0x1028834
#define mmRSMU_SEC_INTR_STATUS_OSSSYS			0x1028838
#define mmRSMU_SEC_INTR_PENDING_OSSSYS			0x102883C
#define mmRSMU_SEC_INTR_TYPE_OSSSYS			0x1028840
#define mmRSMU_SEC_INTR_INTERCEPT_OSSSYS		0x1028844
#define mmRSMU_SEC_INTR_CLEAR_OSSSYS			0x1028848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_OSSSYS		0x102884C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_1_OSSSYS		0x1028850
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_OSSSYS	0x102892C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_OSSSYS		0x1028930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_OSSSYS 0x1028934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_OSSSYS 0x1028938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_OSSSYS	0x102893C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_OSSSYS 0x1028940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_OSSSYS 0x1028944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_OSSSYS	0x1028948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_OSSSYS	0x102894C
#define mmRSMU_SEC_START_ADDR_GROUP_0_OSSSYS		0x1028950
#define mmRSMU_SEC_END_ADDR_GROUP_0_OSSSYS		0x1028954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_OSSSYS	0x1028958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_OSSSYS	0x102895C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_OSSSYS	0x1028960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_OSSSYS	0x1028964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_OSSSYS	0x1028968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_OSSSYS	0x102896C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_OSSSYS	0x1028970
#define mmRSMU_SEC_START_ADDR_GROUP_1_OSSSYS		0x1028974
#define mmRSMU_SEC_END_ADDR_GROUP_1_OSSSYS		0x1028978
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_OSSSYS	0x102897C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_OSSSYS	0x1028980
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_OSSSYS	0x1028984
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_OSSSYS	0x1028988
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_OSSSYS	0x102898C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_OSSSYS	0x1028990
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_OSSSYS	0x1028994
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_OSSSYS		0x1028B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_OSSSYS		0x1028B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_OSSSYS		0x1028B9C

// Registers from RSMU_HDP block

#define mmRSMU_HCID_HDP					0x49480
#define mmRSMU_SIID_HDP					0x49484
#define mmRSMU_DBG_MUX_CONTROL_HDP			0x49488
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_HDP		0x4948C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_HDP		0x49490
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_HDP		0x49494
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_HDP		0x49498
#define mmRSMU_SOFT_RESETB_HDP				0x4949C
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_HDP		0x494D8
#define mmRSMU_IP_MASTER_STATUS_HDP			0x494DC
#define mmRSMU_GPUREG_SCRATCH_REG_0_HDP			0x494E0
#define mmRSMU_GPUREG_SCRATCH_REG_1_HDP			0x494E4
#define mmRSMU_HARD_RESETB_HDP				0x1029008
#define mmRSMU_MEM_POWER_CTRL_HDP			0x1029018
#define mmRSMU_STRAP_CONTROL_HDP			0x1029034
#define mmRSMU_DPM_CONTROL_HDP				0x10291C8
#define mmRSMU_DPM_ACC_HDP				0x10291CC
#define mmRSMU_DPM_IPCLK_REF_COUNTER_HDP		0x10291D0
#define mmRSMU_HARD_RESETB_DELAY_HDP			0x102921C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_HDP		0x1029220
#define mmRSMU_VF_ENABLE_HDP				0x1029224
#define mmRSMU_MGCG_CONTROL_HDP				0x1029228
#define mmRSMU_SEC_AXI_MASTER_ENABLE_HDP		0x1029800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_HDP		0x1029804
#define mmRSMU_AXI_MASTER_QOS_CNTL_HDP			0x1029808
#define mmRSMU_MASTER_ERROR_COUNTER_HDP			0x102980C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_HDP			0x1029810
#define mmRSMU_RESET_TIMEOUT_CONTROL_HDP		0x1029814
#define mmRSMU_SLAVE_ERROR_COUNTER_HDP			0x1029818
#define mmRSMU_AEB_LOCK_0_HDP				0x102981C
#define mmRSMU_AEB_LOCK_1_HDP				0x1029820
#define mmRSMU_AEB_OVERRIDE_0_HDP			0x1029824
#define mmRSMU_AEB_OVERRIDE_1_HDP			0x1029828
#define mmRSMU_SEC_INTR_ENABLE_HDP			0x102982C
#define mmRSMU_SEC_INTR_TARGET_ADDR_HDP			0x1029830
#define mmRSMU_SEC_INTR_CONFIG_HDP			0x1029834
#define mmRSMU_SEC_INTR_STATUS_HDP			0x1029838
#define mmRSMU_SEC_INTR_PENDING_HDP			0x102983C
#define mmRSMU_SEC_INTR_TYPE_HDP			0x1029840
#define mmRSMU_SEC_INTR_INTERCEPT_HDP			0x1029844
#define mmRSMU_SEC_INTR_CLEAR_HDP			0x1029848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_HDP		0x102984C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_HDP		0x102992C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_HDP		0x1029930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_HDP	0x1029934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_HDP	0x1029938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_HDP	0x102993C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_HDP	0x1029940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_HDP	0x1029944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_HDP	0x1029948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_HDP	0x102994C
#define mmRSMU_SEC_START_ADDR_GROUP_0_HDP		0x1029950
#define mmRSMU_SEC_END_ADDR_GROUP_0_HDP			0x1029954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_HDP		0x1029958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_HDP		0x102995C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_HDP		0x1029960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_HDP		0x1029964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_HDP		0x1029968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_HDP		0x102996C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_HDP		0x1029970
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_HDP		0x1029B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_HDP		0x1029B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_HDP		0x1029B9C

// Registers from RSMU_SDMA0 block

#define mmRSMU_HCID_SDMA0				0x49500
#define mmRSMU_SIID_SDMA0				0x49504
#define mmRSMU_DBG_MUX_CONTROL_SDMA0			0x49508
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_SDMA0		0x4950C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_SDMA0		0x49510
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_SDMA0		0x49514
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_SDMA0		0x49518
#define mmRSMU_SOFT_RESETB_SDMA0			0x4951C
#define mmRSMU_PGFSM_CONTROL_SDMA0			0x49520
#define mmRSMU_PGFSM_WR_DATA_SDMA0			0x49524
#define mmRSMU_PGFSM_RD_DATA_SDMA0			0x49528
#define mmRSMU_IH_CREDIT_SDMA0				0x4952C
#define mmRSMU_IH_RESET_CNTL_SDMA0			0x49530
#define mmRSMU_SEM_RESP_SDMA0				0x49534
#define mmRSMU_SEM_RESET_CNTL_SDMA0			0x49538
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_SDMA0		0x49558
#define mmRSMU_IP_MASTER_STATUS_SDMA0			0x4955C
#define mmRSMU_GPUREG_SCRATCH_REG_0_SDMA0		0x49560
#define mmRSMU_GPUREG_SCRATCH_REG_1_SDMA0		0x49564
#define mmRSMU_COLD_RESETB_SDMA0			0x102A004
#define mmRSMU_HARD_RESETB_SDMA0			0x102A008
#define mmRSMU_PUB_FUSE_ADDR_SDMA0			0x102A00C
#define mmRSMU_SEC_FUSE_ADDR_SDMA0			0x102A010
#define mmRSMU_MEM_POWER_CTRL_SDMA0			0x102A018
#define mmRSMU_MP0_STRAPRX_ADDR_SDMA0			0x102A01C
#define mmRSMU_MP0_STRAPRX_DATA_SDMA0			0x102A020
#define mmRSMU_STRAP_CONTROL_SDMA0			0x102A034
#define mmRSMU_CAC_LKG_WEIGHT_0_SDMA0			0x102A05C
#define mmRSMU_CAC_LKG_ACC_0_SDMA0			0x102A09C
#define mmRSMU_CAC_CONTROL_SDMA0			0x102A13C
#define mmRSMU_CAC_WEIGHT_0_SDMA0			0x102A140
#define mmRSMU_CAC_AGGR_LO_SDMA0			0x102A180
#define mmRSMU_CAC_AGGR_HI_SDMA0			0x102A184
#define mmRSMU_DPM_CONTROL_SDMA0			0x102A1C8
#define mmRSMU_DPM_ACC_SDMA0				0x102A1CC
#define mmRSMU_DPM_IPCLK_REF_COUNTER_SDMA0		0x102A1D0
#define mmRSMU_COUNTER_0_SDMA0				0x102A1D4
#define mmRSMU_COUNTER_1_SDMA0				0x102A1D8
#define mmRSMU_HARD_RESETB_DELAY_SDMA0			0x102A21C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_SDMA0		0x102A220
#define mmRSMU_VF_ENABLE_SDMA0				0x102A224
#define mmRSMU_MGCG_CONTROL_SDMA0			0x102A228
#define mmRSMU_CAC_ACC_0_SDMA0				0x102A23C
#define mmRSMU_CAC_ACC_1_SDMA0				0x102A240
#define mmRSMU_SEC_AXI_MASTER_ENABLE_SDMA0		0x102A800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_SDMA0		0x102A804
#define mmRSMU_AXI_MASTER_QOS_CNTL_SDMA0		0x102A808
#define mmRSMU_MASTER_ERROR_COUNTER_SDMA0		0x102A80C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_SDMA0		0x102A810
#define mmRSMU_RESET_TIMEOUT_CONTROL_SDMA0		0x102A814
#define mmRSMU_SLAVE_ERROR_COUNTER_SDMA0		0x102A818
#define mmRSMU_AEB_LOCK_0_SDMA0				0x102A81C
#define mmRSMU_AEB_LOCK_1_SDMA0				0x102A820
#define mmRSMU_AEB_OVERRIDE_0_SDMA0			0x102A824
#define mmRSMU_AEB_OVERRIDE_1_SDMA0			0x102A828
#define mmRSMU_SEC_INTR_ENABLE_SDMA0			0x102A82C
#define mmRSMU_SEC_INTR_TARGET_ADDR_SDMA0		0x102A830
#define mmRSMU_SEC_INTR_CONFIG_SDMA0			0x102A834
#define mmRSMU_SEC_INTR_STATUS_SDMA0			0x102A838
#define mmRSMU_SEC_INTR_PENDING_SDMA0			0x102A83C
#define mmRSMU_SEC_INTR_TYPE_SDMA0			0x102A840
#define mmRSMU_SEC_INTR_INTERCEPT_SDMA0			0x102A844
#define mmRSMU_SEC_INTR_CLEAR_SDMA0			0x102A848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_SDMA0		0x102A84C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_SDMA0	0x102A92C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_SDMA0		0x102A930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_SDMA0 0x102A934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_SDMA0 0x102A938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SDMA0	0x102A93C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_SDMA0 0x102A940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_SDMA0 0x102A944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SDMA0	0x102A948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SDMA0	0x102A94C
#define mmRSMU_SEC_START_ADDR_GROUP_0_SDMA0		0x102A950
#define mmRSMU_SEC_END_ADDR_GROUP_0_SDMA0		0x102A954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_SDMA0	0x102A958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_SDMA0	0x102A95C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_SDMA0		0x102A960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_SDMA0	0x102A964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_SDMA0	0x102A968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_SDMA0		0x102A96C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_SDMA0		0x102A970
#define mmRSMU_SEC_START_ADDR_GROUP_1_SDMA0		0x102A974
#define mmRSMU_SEC_END_ADDR_GROUP_1_SDMA0		0x102A978
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_SDMA0	0x102A97C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_SDMA0	0x102A980
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_SDMA0		0x102A984
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_SDMA0	0x102A988
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_SDMA0	0x102A98C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_SDMA0		0x102A990
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_SDMA0		0x102A994
#define mmRSMU_SEC_START_ADDR_GROUP_2_SDMA0		0x102A998
#define mmRSMU_SEC_END_ADDR_GROUP_2_SDMA0		0x102A99C
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_2_SDMA0	0x102A9A0
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_2_SDMA0	0x102A9A4
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_2_SDMA0		0x102A9A8
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_2_SDMA0	0x102A9AC
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_2_SDMA0	0x102A9B0
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_2_SDMA0		0x102A9B4
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_2_SDMA0		0x102A9B8
#define mmRSMU_SEC_START_ADDR_GROUP_3_SDMA0		0x102A9BC
#define mmRSMU_SEC_END_ADDR_GROUP_3_SDMA0		0x102A9C0
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_3_SDMA0	0x102A9C4
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_3_SDMA0	0x102A9C8
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_3_SDMA0		0x102A9CC
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_3_SDMA0	0x102A9D0
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_3_SDMA0	0x102A9D4
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_3_SDMA0		0x102A9D8
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_3_SDMA0		0x102A9DC
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_SDMA0		0x102AB94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_SDMA0		0x102AB98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_SDMA0		0x102AB9C

// Registers from RSMU_DF block

#define mmRSMU_HCID_DF					0x49700
#define mmRSMU_SIID_DF					0x49704
#define mmRSMU_DBG_MUX_CONTROL_DF			0x49708
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_DF		0x4970C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_DF		0x49710
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_DF		0x49714
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_DF		0x49718
#define mmRSMU_SOFT_RESETB_DF				0x4971C
#define mmRSMU_PGFSM_CONTROL_DF				0x49720
#define mmRSMU_PGFSM_WR_DATA_DF				0x49724
#define mmRSMU_PGFSM_RD_DATA_DF				0x49728
#define mmRSMU_VIRTUAL_WIRE_INDEX_DF			0x49748
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_DF			0x49758
#define mmRSMU_IP_MASTER_STATUS_DF			0x4975C
#define mmRSMU_GPUREG_SCRATCH_REG_0_DF			0x49760
#define mmRSMU_GPUREG_SCRATCH_REG_1_DF			0x49764
#define mmRSMU_COLD_RESETB_DF				0x102E004
#define mmRSMU_HARD_RESETB_DF				0x102E008
#define mmRSMU_PUB_FUSE_ADDR_DF				0x102E00C
#define mmRSMU_SEC_FUSE_ADDR_DF				0x102E010
#define mmRSMU_MEM_POWER_CTRL_DF			0x102E018
#define mmRSMU_MP0_STRAPRX_ADDR_DF			0x102E01C
#define mmRSMU_MP0_STRAPRX_DATA_DF			0x102E020
#define mmRSMU_STRAP_CONTROL_DF				0x102E034
#define mmRSMU_CAC_LKG_WEIGHT_0_DF			0x102E05C
#define mmRSMU_CAC_LKG_ACC_0_DF				0x102E09C
#define mmRSMU_CAC_LKG_ACC_1_DF				0x102E0A0
#define mmRSMU_CAC_CONTROL_DF				0x102E13C
#define mmRSMU_CAC_WEIGHT_0_DF				0x102E140
#define mmRSMU_CAC_WEIGHT_1_DF				0x102E144
#define mmRSMU_CAC_WEIGHT_2_DF				0x102E148
#define mmRSMU_CAC_WEIGHT_3_DF				0x102E14C
#define mmRSMU_CAC_WEIGHT_4_DF				0x102E150
#define mmRSMU_CAC_WEIGHT_5_DF				0x102E154
#define mmRSMU_CAC_WEIGHT_6_DF				0x102E158
#define mmRSMU_CAC_WEIGHT_7_DF				0x102E15C
#define mmRSMU_CAC_WEIGHT_8_DF				0x102E160
#define mmRSMU_CAC_WEIGHT_9_DF				0x102E164
#define mmRSMU_CAC_AGGR_LO_DF				0x102E180
#define mmRSMU_CAC_AGGR_HI_DF				0x102E184
#define mmRSMU_DPM_CONTROL_DF				0x102E1C8
#define mmRSMU_DPM_ACC_DF				0x102E1CC
#define mmRSMU_DPM_IPCLK_REF_COUNTER_DF			0x102E1D0
#define mmRSMU_COUNTER_0_DF				0x102E1D4
#define mmRSMU_COUNTER_1_DF				0x102E1D8
#define mmRSMU_PWRMGT_INTR_ENABLE_P0_DF			0x102E1DC
#define mmRSMU_PWRMGT_INTR_ENABLE_P1_DF			0x102E1E0
#define mmRSMU_PWRMGT_INTR_ENABLE_P2_DF			0x102E1E4
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P0_DF		0x102E1E8
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P1_DF		0x102E1EC
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P2_DF		0x102E1F0
#define mmRSMU_PWRMGT_INTR_CONFIG_P0_DF			0x102E1F4
#define mmRSMU_PWRMGT_INTR_CONFIG_P1_DF			0x102E1F8
#define mmRSMU_PWRMGT_INTR_CONFIG_P2_DF			0x102E1FC
#define mmRSMU_PWRMGT_INTR_STATUS_DF			0x102E200
#define mmRSMU_PWRMGT_INTR_PENDING_P0_DF		0x102E204
#define mmRSMU_PWRMGT_INTR_PENDING_P1_DF		0x102E208
#define mmRSMU_PWRMGT_INTR_PENDING_P2_DF		0x102E20C
#define mmRSMU_PWRMGT_INTR_TYPE_DF			0x102E210
#define mmRSMU_PWRMGT_INTR_INTERCEPT_DF			0x102E214
#define mmRSMU_PWRMGT_INTR_CLEAR_DF			0x102E218
#define mmRSMU_HARD_RESETB_DELAY_DF			0x102E21C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_DF			0x102E220
#define mmRSMU_VF_ENABLE_DF				0x102E224
#define mmRSMU_MGCG_CONTROL_DF				0x102E228
#define mmRSMU_CAC_ACC_0_DF				0x102E23C
#define mmRSMU_CAC_ACC_1_DF				0x102E240
#define mmRSMU_CAC_ACC_2_DF				0x102E244
#define mmRSMU_CAC_ACC_3_DF				0x102E248
#define mmRSMU_CAC_ACC_4_DF				0x102E24C
#define mmRSMU_CAC_ACC_5_DF				0x102E250
#define mmRSMU_CAC_ACC_6_DF				0x102E254
#define mmRSMU_CAC_ACC_7_DF				0x102E258
#define mmRSMU_CAC_ACC_8_DF				0x102E25C
#define mmRSMU_CAC_ACC_9_DF				0x102E260
#define mmRSMU_CAC_ACC_10_DF				0x102E264
#define mmRSMU_CAC_ACC_11_DF				0x102E268
#define mmRSMU_CAC_ACC_12_DF				0x102E26C
#define mmRSMU_CAC_ACC_13_DF				0x102E270
#define mmRSMU_CAC_ACC_14_DF				0x102E274
#define mmRSMU_CAC_ACC_15_DF				0x102E278
#define mmRSMU_CAC_ACC_16_DF				0x102E27C
#define mmRSMU_CAC_ACC_17_DF				0x102E280
#define mmRSMU_CAC_ACC_18_DF				0x102E284
#define mmRSMU_SEC_AXI_MASTER_ENABLE_DF			0x102E800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_DF		0x102E804
#define mmRSMU_AXI_MASTER_QOS_CNTL_DF			0x102E808
#define mmRSMU_MASTER_ERROR_COUNTER_DF			0x102E80C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_DF			0x102E810
#define mmRSMU_RESET_TIMEOUT_CONTROL_DF			0x102E814
#define mmRSMU_SLAVE_ERROR_COUNTER_DF			0x102E818
#define mmRSMU_AEB_LOCK_0_DF				0x102E81C
#define mmRSMU_AEB_LOCK_1_DF				0x102E820
#define mmRSMU_AEB_OVERRIDE_0_DF			0x102E824
#define mmRSMU_AEB_OVERRIDE_1_DF			0x102E828
#define mmRSMU_SEC_INTR_ENABLE_DF			0x102E82C
#define mmRSMU_SEC_INTR_TARGET_ADDR_DF			0x102E830
#define mmRSMU_SEC_INTR_CONFIG_DF			0x102E834
#define mmRSMU_SEC_INTR_STATUS_DF			0x102E838
#define mmRSMU_SEC_INTR_PENDING_DF			0x102E83C
#define mmRSMU_SEC_INTR_TYPE_DF				0x102E840
#define mmRSMU_SEC_INTR_INTERCEPT_DF			0x102E844
#define mmRSMU_SEC_INTR_CLEAR_DF			0x102E848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_DF		0x102E92C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_DF		0x102E930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_DF	0x102E934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_DF	0x102E938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DF	0x102E93C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_DF	0x102E940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_DF	0x102E944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DF	0x102E948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DF	0x102E94C
#define mmRSMU_SEC_START_ADDR_GROUP_0_DF		0x102E950
#define mmRSMU_SEC_END_ADDR_GROUP_0_DF			0x102E954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_DF		0x102E958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_DF		0x102E95C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_DF		0x102E960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_DF		0x102E964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_DF		0x102E968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_DF		0x102E96C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_DF		0x102E970
#define mmRSMU_SEC_START_ADDR_GROUP_1_DF		0x102E974
#define mmRSMU_SEC_END_ADDR_GROUP_1_DF			0x102E978
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_DF		0x102E97C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_DF		0x102E980
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_DF		0x102E984
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_DF		0x102E988
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_DF		0x102E98C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_DF		0x102E990
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_DF		0x102E994
#define mmRSMU_AXI_MASTER_TRAN_COUNTER_DF		0x102EB90
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_DF		0x102EB94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_DF		0x102EB98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_DF			0x102EB9C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_IP_DF		0x102EBA0

// Registers from RSMU_FCH block

#define mmRSMU_HCID_FCH					0x49800
#define mmRSMU_SIID_FCH					0x49804
#define mmRSMU_DBG_MUX_CONTROL_FCH			0x49808
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_FCH		0x4980C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_FCH		0x49810
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_FCH		0x49814
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_FCH		0x49818
#define mmRSMU_SOFT_RESETB_FCH				0x4981C
#define mmRSMU_PGFSM_CONTROL_FCH			0x49820
#define mmRSMU_PGFSM_WR_DATA_FCH			0x49824
#define mmRSMU_PGFSM_RD_DATA_FCH			0x49828
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_FCH		0x49858
#define mmRSMU_IP_MASTER_STATUS_FCH			0x4985C
#define mmRSMU_GPUREG_SCRATCH_REG_0_FCH			0x49860
#define mmRSMU_GPUREG_SCRATCH_REG_1_FCH			0x49864
#define mmRSMU_COLD_RESETB_FCH				0x1030004
#define mmRSMU_HARD_RESETB_FCH				0x1030008
#define mmRSMU_PUB_FUSE_ADDR_FCH			0x103000C
#define mmRSMU_SEC_FUSE_ADDR_FCH			0x1030010
#define mmRSMU_MEM_POWER_CTRL_FCH			0x1030018
#define mmRSMU_MP0_STRAPRX_ADDR_FCH			0x103001C
#define mmRSMU_MP0_STRAPRX_DATA_FCH			0x1030020
#define mmRSMU_SMS_FUSE_CFG_FCH				0x1030028
#define mmRSMU_SMS_FUSE_ADDR_BASE_FCH			0x103002C
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_FCH			0x1030030
#define mmRSMU_STRAP_CONTROL_FCH			0x1030034
#define mmRSMU_CAC_LKG_WEIGHT_0_FCH			0x103005C
#define mmRSMU_CAC_LKG_ACC_0_FCH			0x103009C
#define mmRSMU_CAC_CONTROL_FCH				0x103013C
#define mmRSMU_CAC_WEIGHT_0_FCH				0x1030140
#define mmRSMU_CAC_WEIGHT_1_FCH				0x1030144
#define mmRSMU_CAC_WEIGHT_2_FCH				0x1030148
#define mmRSMU_CAC_WEIGHT_3_FCH				0x103014C
#define mmRSMU_CAC_WEIGHT_4_FCH				0x1030150
#define mmRSMU_CAC_WEIGHT_5_FCH				0x1030154
#define mmRSMU_CAC_AGGR_LO_FCH				0x1030180
#define mmRSMU_CAC_AGGR_HI_FCH				0x1030184
#define mmRSMU_COUNTER_0_FCH				0x10301D4
#define mmRSMU_COUNTER_1_FCH				0x10301D8
#define mmRSMU_PWRMGT_INTR_ENABLE_P0_FCH		0x10301DC
#define mmRSMU_PWRMGT_INTR_ENABLE_P1_FCH		0x10301E0
#define mmRSMU_PWRMGT_INTR_ENABLE_P2_FCH		0x10301E4
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P0_FCH		0x10301E8
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P1_FCH		0x10301EC
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P2_FCH		0x10301F0
#define mmRSMU_PWRMGT_INTR_CONFIG_P0_FCH		0x10301F4
#define mmRSMU_PWRMGT_INTR_CONFIG_P1_FCH		0x10301F8
#define mmRSMU_PWRMGT_INTR_CONFIG_P2_FCH		0x10301FC
#define mmRSMU_PWRMGT_INTR_STATUS_FCH			0x1030200
#define mmRSMU_PWRMGT_INTR_PENDING_P0_FCH		0x1030204
#define mmRSMU_PWRMGT_INTR_PENDING_P1_FCH		0x1030208
#define mmRSMU_PWRMGT_INTR_PENDING_P2_FCH		0x103020C
#define mmRSMU_PWRMGT_INTR_TYPE_FCH			0x1030210
#define mmRSMU_PWRMGT_INTR_INTERCEPT_FCH		0x1030214
#define mmRSMU_PWRMGT_INTR_CLEAR_FCH			0x1030218
#define mmRSMU_HARD_RESETB_DELAY_FCH			0x103021C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_FCH		0x1030220
#define mmRSMU_VF_ENABLE_FCH				0x1030224
#define mmRSMU_MGCG_CONTROL_FCH				0x1030228
#define mmRSMU_CAC_ACC_0_FCH				0x103023C
#define mmRSMU_CAC_ACC_1_FCH				0x1030240
#define mmRSMU_CAC_ACC_2_FCH				0x1030244
#define mmRSMU_CAC_ACC_3_FCH				0x1030248
#define mmRSMU_CAC_ACC_4_FCH				0x103024C
#define mmRSMU_CAC_ACC_5_FCH				0x1030250
#define mmRSMU_CAC_ACC_6_FCH				0x1030254
#define mmRSMU_CAC_ACC_7_FCH				0x1030258
#define mmRSMU_CAC_ACC_8_FCH				0x103025C
#define mmRSMU_CAC_ACC_9_FCH				0x1030260
#define mmRSMU_CAC_ACC_10_FCH				0x1030264
#define mmRSMU_SEC_AXI_MASTER_ENABLE_FCH		0x1030800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_FCH		0x1030804
#define mmRSMU_AXI_MASTER_QOS_CNTL_FCH			0x1030808
#define mmRSMU_MASTER_ERROR_COUNTER_FCH			0x103080C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_FCH			0x1030810
#define mmRSMU_RESET_TIMEOUT_CONTROL_FCH		0x1030814
#define mmRSMU_SLAVE_ERROR_COUNTER_FCH			0x1030818
#define mmRSMU_AEB_LOCK_0_FCH				0x103081C
#define mmRSMU_AEB_LOCK_1_FCH				0x1030820
#define mmRSMU_AEB_OVERRIDE_0_FCH			0x1030824
#define mmRSMU_AEB_OVERRIDE_1_FCH			0x1030828
#define mmRSMU_SEC_INTR_ENABLE_FCH			0x103082C
#define mmRSMU_SEC_INTR_TARGET_ADDR_FCH			0x1030830
#define mmRSMU_SEC_INTR_CONFIG_FCH			0x1030834
#define mmRSMU_SEC_INTR_STATUS_FCH			0x1030838
#define mmRSMU_SEC_INTR_PENDING_FCH			0x103083C
#define mmRSMU_SEC_INTR_TYPE_FCH			0x1030840
#define mmRSMU_SEC_INTR_INTERCEPT_FCH			0x1030844
#define mmRSMU_SEC_INTR_CLEAR_FCH			0x1030848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_FCH		0x103084C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_FCH		0x103092C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_FCH		0x1030930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_FCH	0x1030934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_FCH	0x1030938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_FCH	0x103093C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_FCH	0x1030940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_FCH	0x1030944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_FCH	0x1030948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_FCH	0x103094C
#define mmRSMU_SEC_START_ADDR_GROUP_0_FCH		0x1030950
#define mmRSMU_SEC_END_ADDR_GROUP_0_FCH			0x1030954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_FCH		0x1030958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_FCH		0x103095C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_FCH		0x1030960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_FCH		0x1030964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_FCH		0x1030968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_FCH		0x103096C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_FCH		0x1030970
#define mmRSMU_SEC_START_ADDR_GROUP_1_FCH		0x1030974
#define mmRSMU_SEC_END_ADDR_GROUP_1_FCH			0x1030978
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_FCH		0x103097C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_FCH		0x1030980
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_FCH		0x1030984
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_FCH		0x1030988
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_FCH		0x103098C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_FCH		0x1030990
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_FCH		0x1030994
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_FCH		0x1030B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_FCH		0x1030B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_FCH		0x1030B9C

// Registers from RSMU_L1IMUIOAGR block

#define mmRSMU_HCID_L1IMUIOAGR				0x49980
#define mmRSMU_SIID_L1IMUIOAGR				0x49984
#define mmRSMU_DBG_MUX_CONTROL_L1IMUIOAGR		0x49988
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_L1IMUIOAGR	0x4998C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_L1IMUIOAGR	0x49990
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_L1IMUIOAGR	0x49994
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_L1IMUIOAGR	0x49998
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_L1IMUIOAGR		0x499D8
#define mmRSMU_IP_MASTER_STATUS_L1IMUIOAGR		0x499DC
#define mmRSMU_GPUREG_SCRATCH_REG_0_L1IMUIOAGR		0x499E0
#define mmRSMU_GPUREG_SCRATCH_REG_1_L1IMUIOAGR		0x499E4
#define mmRSMU_COLD_RESETB_L1IMUIOAGR			0x1033004
#define mmRSMU_HARD_RESETB_L1IMUIOAGR			0x1033008
#define mmRSMU_MEM_POWER_CTRL_L1IMUIOAGR		0x1033018
#define mmRSMU_STRAP_CONTROL_L1IMUIOAGR			0x1033034
#define mmRSMU_CAC_CONTROL_L1IMUIOAGR			0x103313C
#define mmRSMU_CAC_WEIGHT_0_L1IMUIOAGR			0x1033140
#define mmRSMU_CAC_WEIGHT_1_L1IMUIOAGR			0x1033144
#define mmRSMU_CAC_WEIGHT_2_L1IMUIOAGR			0x1033148
#define mmRSMU_CAC_WEIGHT_3_L1IMUIOAGR			0x103314C
#define mmRSMU_CAC_WEIGHT_4_L1IMUIOAGR			0x1033150
#define mmRSMU_CAC_WEIGHT_5_L1IMUIOAGR			0x1033154
#define mmRSMU_CAC_AGGR_LO_L1IMUIOAGR			0x1033180
#define mmRSMU_CAC_AGGR_HI_L1IMUIOAGR			0x1033184
#define mmRSMU_HARD_RESETB_DELAY_L1IMUIOAGR		0x103321C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_L1IMUIOAGR		0x1033220
#define mmRSMU_VF_ENABLE_L1IMUIOAGR			0x1033224
#define mmRSMU_MGCG_CONTROL_L1IMUIOAGR			0x1033228
#define mmRSMU_CAC_ACC_0_L1IMUIOAGR			0x103323C
#define mmRSMU_CAC_ACC_1_L1IMUIOAGR			0x1033240
#define mmRSMU_CAC_ACC_2_L1IMUIOAGR			0x1033244
#define mmRSMU_CAC_ACC_3_L1IMUIOAGR			0x1033248
#define mmRSMU_CAC_ACC_4_L1IMUIOAGR			0x103324C
#define mmRSMU_CAC_ACC_5_L1IMUIOAGR			0x1033250
#define mmRSMU_CAC_ACC_6_L1IMUIOAGR			0x1033254
#define mmRSMU_CAC_ACC_7_L1IMUIOAGR			0x1033258
#define mmRSMU_CAC_ACC_8_L1IMUIOAGR			0x103325C
#define mmRSMU_CAC_ACC_9_L1IMUIOAGR			0x1033260
#define mmRSMU_CAC_ACC_10_L1IMUIOAGR			0x1033264
#define mmRSMU_CAC_ACC_11_L1IMUIOAGR			0x1033268
#define mmRSMU_SEC_AXI_MASTER_ENABLE_L1IMUIOAGR		0x1033800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_L1IMUIOAGR	0x1033804
#define mmRSMU_AXI_MASTER_QOS_CNTL_L1IMUIOAGR		0x1033808
#define mmRSMU_MASTER_ERROR_COUNTER_L1IMUIOAGR		0x103380C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_L1IMUIOAGR		0x1033810
#define mmRSMU_RESET_TIMEOUT_CONTROL_L1IMUIOAGR		0x1033814
#define mmRSMU_SLAVE_ERROR_COUNTER_L1IMUIOAGR		0x1033818
#define mmRSMU_AEB_LOCK_0_L1IMUIOAGR			0x103381C
#define mmRSMU_AEB_LOCK_1_L1IMUIOAGR			0x1033820
#define mmRSMU_AEB_OVERRIDE_0_L1IMUIOAGR		0x1033824
#define mmRSMU_AEB_OVERRIDE_1_L1IMUIOAGR		0x1033828
#define mmRSMU_SEC_INTR_ENABLE_L1IMUIOAGR		0x103382C
#define mmRSMU_SEC_INTR_TARGET_ADDR_L1IMUIOAGR		0x1033830
#define mmRSMU_SEC_INTR_CONFIG_L1IMUIOAGR		0x1033834
#define mmRSMU_SEC_INTR_STATUS_L1IMUIOAGR		0x1033838
#define mmRSMU_SEC_INTR_PENDING_L1IMUIOAGR		0x103383C
#define mmRSMU_SEC_INTR_TYPE_L1IMUIOAGR			0x1033840
#define mmRSMU_SEC_INTR_INTERCEPT_L1IMUIOAGR		0x1033844
#define mmRSMU_SEC_INTR_CLEAR_L1IMUIOAGR		0x1033848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_L1IMUIOAGR	0x103384C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_L1IMUIOAGR	0x103392C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_L1IMUIOAGR	0x1033930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_L1IMUIOAGR 0x1033934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_L1IMUIOAGR 0x1033938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_L1IMUIOAGR 0x103393C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_L1IMUIOAGR 0x1033940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_L1IMUIOAGR 0x1033944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_L1IMUIOAGR 0x1033948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_L1IMUIOAGR 0x103394C
#define mmRSMU_SEC_START_ADDR_GROUP_0_L1IMUIOAGR	0x1033950
#define mmRSMU_SEC_END_ADDR_GROUP_0_L1IMUIOAGR		0x1033954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_L1IMUIOAGR	0x1033958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_L1IMUIOAGR	0x103395C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_L1IMUIOAGR	0x1033960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_L1IMUIOAGR	0x1033964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_L1IMUIOAGR	0x1033968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_L1IMUIOAGR	0x103396C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_L1IMUIOAGR	0x1033970
#define mmRSMU_SEC_START_ADDR_GROUP_1_L1IMUIOAGR	0x1033974
#define mmRSMU_SEC_END_ADDR_GROUP_1_L1IMUIOAGR		0x1033978
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_L1IMUIOAGR	0x103397C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_L1IMUIOAGR	0x1033980
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_L1IMUIOAGR	0x1033984
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_L1IMUIOAGR	0x1033988
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_L1IMUIOAGR	0x103398C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_L1IMUIOAGR	0x1033990
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_L1IMUIOAGR	0x1033994
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_L1IMUIOAGR	0x1033B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_L1IMUIOAGR	0x1033B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_L1IMUIOAGR		0x1033B9C

// Registers from RSMU_L1IMUPCIE block

#define mmRSMU_HCID_L1IMUPCIE				0x49900
#define mmRSMU_SIID_L1IMUPCIE				0x49904
#define mmRSMU_DBG_MUX_CONTROL_L1IMUPCIE		0x49908
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_L1IMUPCIE		0x4990C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_L1IMUPCIE		0x49910
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_L1IMUPCIE		0x49914
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_L1IMUPCIE		0x49918
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_L1IMUPCIE		0x49958
#define mmRSMU_IP_MASTER_STATUS_L1IMUPCIE		0x4995C
#define mmRSMU_GPUREG_SCRATCH_REG_0_L1IMUPCIE		0x49960
#define mmRSMU_GPUREG_SCRATCH_REG_1_L1IMUPCIE		0x49964
#define mmRSMU_COLD_RESETB_L1IMUPCIE			0x1032004
#define mmRSMU_HARD_RESETB_L1IMUPCIE			0x1032008
#define mmRSMU_MEM_POWER_CTRL_L1IMUPCIE			0x1032018
#define mmRSMU_STRAP_CONTROL_L1IMUPCIE			0x1032034
#define mmRSMU_CAC_CONTROL_L1IMUPCIE			0x103213C
#define mmRSMU_CAC_WEIGHT_0_L1IMUPCIE			0x1032140
#define mmRSMU_CAC_WEIGHT_1_L1IMUPCIE			0x1032144
#define mmRSMU_CAC_WEIGHT_2_L1IMUPCIE			0x1032148
#define mmRSMU_CAC_WEIGHT_3_L1IMUPCIE			0x103214C
#define mmRSMU_CAC_WEIGHT_4_L1IMUPCIE			0x1032150
#define mmRSMU_CAC_WEIGHT_5_L1IMUPCIE			0x1032154
#define mmRSMU_CAC_AGGR_LO_L1IMUPCIE			0x1032180
#define mmRSMU_CAC_AGGR_HI_L1IMUPCIE			0x1032184
#define mmRSMU_HARD_RESETB_DELAY_L1IMUPCIE		0x103221C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_L1IMUPCIE		0x1032220
#define mmRSMU_VF_ENABLE_L1IMUPCIE			0x1032224
#define mmRSMU_MGCG_CONTROL_L1IMUPCIE			0x1032228
#define mmRSMU_CAC_ACC_0_L1IMUPCIE			0x103223C
#define mmRSMU_CAC_ACC_1_L1IMUPCIE			0x1032240
#define mmRSMU_CAC_ACC_2_L1IMUPCIE			0x1032244
#define mmRSMU_CAC_ACC_3_L1IMUPCIE			0x1032248
#define mmRSMU_CAC_ACC_4_L1IMUPCIE			0x103224C
#define mmRSMU_CAC_ACC_5_L1IMUPCIE			0x1032250
#define mmRSMU_CAC_ACC_6_L1IMUPCIE			0x1032254
#define mmRSMU_CAC_ACC_7_L1IMUPCIE			0x1032258
#define mmRSMU_CAC_ACC_8_L1IMUPCIE			0x103225C
#define mmRSMU_CAC_ACC_9_L1IMUPCIE			0x1032260
#define mmRSMU_CAC_ACC_10_L1IMUPCIE			0x1032264
#define mmRSMU_CAC_ACC_11_L1IMUPCIE			0x1032268
#define mmRSMU_SEC_AXI_MASTER_ENABLE_L1IMUPCIE		0x1032800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_L1IMUPCIE	0x1032804
#define mmRSMU_AXI_MASTER_QOS_CNTL_L1IMUPCIE		0x1032808
#define mmRSMU_MASTER_ERROR_COUNTER_L1IMUPCIE		0x103280C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_L1IMUPCIE		0x1032810
#define mmRSMU_RESET_TIMEOUT_CONTROL_L1IMUPCIE		0x1032814
#define mmRSMU_SLAVE_ERROR_COUNTER_L1IMUPCIE		0x1032818
#define mmRSMU_AEB_LOCK_0_L1IMUPCIE			0x103281C
#define mmRSMU_AEB_LOCK_1_L1IMUPCIE			0x1032820
#define mmRSMU_AEB_OVERRIDE_0_L1IMUPCIE			0x1032824
#define mmRSMU_AEB_OVERRIDE_1_L1IMUPCIE			0x1032828
#define mmRSMU_SEC_INTR_ENABLE_L1IMUPCIE		0x103282C
#define mmRSMU_SEC_INTR_TARGET_ADDR_L1IMUPCIE		0x1032830
#define mmRSMU_SEC_INTR_CONFIG_L1IMUPCIE		0x1032834
#define mmRSMU_SEC_INTR_STATUS_L1IMUPCIE		0x1032838
#define mmRSMU_SEC_INTR_PENDING_L1IMUPCIE		0x103283C
#define mmRSMU_SEC_INTR_TYPE_L1IMUPCIE			0x1032840
#define mmRSMU_SEC_INTR_INTERCEPT_L1IMUPCIE		0x1032844
#define mmRSMU_SEC_INTR_CLEAR_L1IMUPCIE			0x1032848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_L1IMUPCIE	0x103284C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_L1IMUPCIE	0x103292C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_L1IMUPCIE	0x1032930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_L1IMUPCIE 0x1032934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_L1IMUPCIE 0x1032938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_L1IMUPCIE 0x103293C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_L1IMUPCIE 0x1032940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_L1IMUPCIE 0x1032944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_L1IMUPCIE 0x1032948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_L1IMUPCIE 0x103294C
#define mmRSMU_SEC_START_ADDR_GROUP_0_L1IMUPCIE		0x1032950
#define mmRSMU_SEC_END_ADDR_GROUP_0_L1IMUPCIE		0x1032954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_L1IMUPCIE	0x1032958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_L1IMUPCIE	0x103295C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_L1IMUPCIE	0x1032960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_L1IMUPCIE	0x1032964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_L1IMUPCIE	0x1032968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_L1IMUPCIE	0x103296C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_L1IMUPCIE	0x1032970
#define mmRSMU_SEC_START_ADDR_GROUP_1_L1IMUPCIE		0x1032974
#define mmRSMU_SEC_END_ADDR_GROUP_1_L1IMUPCIE		0x1032978
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_L1IMUPCIE	0x103297C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_L1IMUPCIE	0x1032980
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_L1IMUPCIE	0x1032984
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_L1IMUPCIE	0x1032988
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_L1IMUPCIE	0x103298C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_L1IMUPCIE	0x1032990
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_L1IMUPCIE	0x1032994
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_L1IMUPCIE	0x1032B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_L1IMUPCIE		0x1032B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_L1IMUPCIE		0x1032B9C

// Registers from RSMU_PCIE0 block

#define mmRSMU_HCID_PCIE0				0x4A300
#define mmRSMU_SIID_PCIE0				0x4A304
#define mmRSMU_DBG_MUX_CONTROL_PCIE0			0x4A308
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_PCIE0		0x4A30C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_PCIE0		0x4A310
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_PCIE0		0x4A314
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_PCIE0		0x4A318
#define mmRSMU_SOFT_RESETB_PCIE0			0x4A31C
#define mmRSMU_PGFSM_CONTROL_PCIE0			0x4A320
#define mmRSMU_PGFSM_WR_DATA_PCIE0			0x4A324
#define mmRSMU_PGFSM_RD_DATA_PCIE0			0x4A328
#define mmRSMU_SW_STRAPRX_ADDR_PCIE0			0x4A34C
#define mmRSMU_SW_STRAPRX_DATA_PCIE0			0x4A350
#define mmRSMU_SW_STRAP_CONTROL_PCIE0			0x4A354
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_PCIE0		0x4A358
#define mmRSMU_IP_MASTER_STATUS_PCIE0			0x4A35C
#define mmRSMU_GPUREG_SCRATCH_REG_0_PCIE0		0x4A360
#define mmRSMU_GPUREG_SCRATCH_REG_1_PCIE0		0x4A364
#define mmRSMU_COLD_RESETB_PCIE0			0x1046004
#define mmRSMU_HARD_RESETB_PCIE0			0x1046008
#define mmRSMU_PUB_FUSE_ADDR_PCIE0			0x104600C
#define mmRSMU_SEC_FUSE_ADDR_PCIE0			0x1046010
#define mmRSMU_ROM_ADDR_PCIE0				0x1046014
#define mmRSMU_MEM_POWER_CTRL_PCIE0			0x1046018
#define mmRSMU_MP0_STRAPRX_ADDR_PCIE0			0x104601C
#define mmRSMU_MP0_STRAPRX_DATA_PCIE0			0x1046020
#define mmRSMU_STRAP_CONTROL_PCIE0			0x1046034
#define mmRSMU_CAC_LKG_WEIGHT_0_PCIE0			0x104605C
#define mmRSMU_CAC_LKG_ACC_0_PCIE0			0x104609C
#define mmRSMU_CAC_CONTROL_PCIE0			0x104613C
#define mmRSMU_COUNTER_0_PCIE0				0x10461D4
#define mmRSMU_COUNTER_1_PCIE0				0x10461D8
#define mmRSMU_PWRMGT_INTR_ENABLE_P0_PCIE0		0x10461DC
#define mmRSMU_PWRMGT_INTR_ENABLE_P1_PCIE0		0x10461E0
#define mmRSMU_PWRMGT_INTR_ENABLE_P2_PCIE0		0x10461E4
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P0_PCIE0		0x10461E8
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P1_PCIE0		0x10461EC
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P2_PCIE0		0x10461F0
#define mmRSMU_PWRMGT_INTR_CONFIG_P0_PCIE0		0x10461F4
#define mmRSMU_PWRMGT_INTR_CONFIG_P1_PCIE0		0x10461F8
#define mmRSMU_PWRMGT_INTR_CONFIG_P2_PCIE0		0x10461FC
#define mmRSMU_PWRMGT_INTR_STATUS_PCIE0			0x1046200
#define mmRSMU_PWRMGT_INTR_PENDING_P0_PCIE0		0x1046204
#define mmRSMU_PWRMGT_INTR_PENDING_P1_PCIE0		0x1046208
#define mmRSMU_PWRMGT_INTR_PENDING_P2_PCIE0		0x104620C
#define mmRSMU_PWRMGT_INTR_TYPE_PCIE0			0x1046210
#define mmRSMU_PWRMGT_INTR_INTERCEPT_PCIE0		0x1046214
#define mmRSMU_PWRMGT_INTR_CLEAR_PCIE0			0x1046218
#define mmRSMU_HARD_RESETB_DELAY_PCIE0			0x104621C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_PCIE0		0x1046220
#define mmRSMU_VF_ENABLE_PCIE0				0x1046224
#define mmRSMU_MGCG_CONTROL_PCIE0			0x1046228
#define mmRSMU_SEC_AXI_MASTER_ENABLE_PCIE0		0x1046800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_PCIE0		0x1046804
#define mmRSMU_AXI_MASTER_QOS_CNTL_PCIE0		0x1046808
#define mmRSMU_MASTER_ERROR_COUNTER_PCIE0		0x104680C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_PCIE0		0x1046810
#define mmRSMU_RESET_TIMEOUT_CONTROL_PCIE0		0x1046814
#define mmRSMU_SLAVE_ERROR_COUNTER_PCIE0		0x1046818
#define mmRSMU_AEB_LOCK_0_PCIE0				0x104681C
#define mmRSMU_AEB_LOCK_1_PCIE0				0x1046820
#define mmRSMU_AEB_OVERRIDE_0_PCIE0			0x1046824
#define mmRSMU_AEB_OVERRIDE_1_PCIE0			0x1046828
#define mmRSMU_SEC_INTR_ENABLE_PCIE0			0x104682C
#define mmRSMU_SEC_INTR_TARGET_ADDR_PCIE0		0x1046830
#define mmRSMU_SEC_INTR_CONFIG_PCIE0			0x1046834
#define mmRSMU_SEC_INTR_STATUS_PCIE0			0x1046838
#define mmRSMU_SEC_INTR_PENDING_PCIE0			0x104683C
#define mmRSMU_SEC_INTR_TYPE_PCIE0			0x1046840
#define mmRSMU_SEC_INTR_INTERCEPT_PCIE0			0x1046844
#define mmRSMU_SEC_INTR_CLEAR_PCIE0			0x1046848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_PCIE0		0x104684C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_PCIE0	0x104692C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_PCIE0		0x1046930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_PCIE0 0x1046934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_PCIE0 0x1046938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_PCIE0	0x104693C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_PCIE0 0x1046940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_PCIE0 0x1046944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_PCIE0	0x1046948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_PCIE0	0x104694C
#define mmRSMU_SEC_START_ADDR_GROUP_0_PCIE0		0x1046950
#define mmRSMU_SEC_END_ADDR_GROUP_0_PCIE0		0x1046954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_PCIE0	0x1046958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_PCIE0	0x104695C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_PCIE0		0x1046960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_PCIE0	0x1046964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_PCIE0	0x1046968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_PCIE0		0x104696C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_PCIE0		0x1046970
#define mmRSMU_SEC_START_ADDR_GROUP_1_PCIE0		0x1046974
#define mmRSMU_SEC_END_ADDR_GROUP_1_PCIE0		0x1046978
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_PCIE0	0x104697C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_PCIE0	0x1046980
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_PCIE0		0x1046984
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_PCIE0	0x1046988
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_PCIE0	0x104698C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_PCIE0		0x1046990
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_PCIE0		0x1046994
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_PCIE0		0x1046B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_PCIE0		0x1046B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_PCIE0		0x1046B9C

// Registers from RSMU_SST block

#define mmRSMU_HCID_SST					0x4AD00
#define mmRSMU_SST0_RSMU_HCID_SST			0x4AD00
#define mmRSMU_SST1_RSMU_HCID_SST			0x4AD80
#define mmRSMU_SIID_SST					0x4AD04
#define mmRSMU_SST0_RSMU_SIID_SST			0x4AD04
#define mmRSMU_SST1_RSMU_SIID_SST			0x4AD84
#define mmRSMU_DBG_MUX_CONTROL_SST			0x4AD08
#define mmRSMU_SST0_RSMU_DBG_MUX_CONTROL_SST		0x4AD08
#define mmRSMU_SST1_RSMU_DBG_MUX_CONTROL_SST		0x4AD88
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_SST		0x4AD0C
#define mmRSMU_SST0_RSMU_SW_MMIO_PUB_IND_ADDR_0_SST	0x4AD0C
#define mmRSMU_SST1_RSMU_SW_MMIO_PUB_IND_ADDR_0_SST	0x4AD8C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_SST		0x4AD10
#define mmRSMU_SST0_RSMU_SW_MMIO_PUB_IND_DATA_0_SST	0x4AD10
#define mmRSMU_SST1_RSMU_SW_MMIO_PUB_IND_DATA_0_SST	0x4AD90
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_SST		0x4AD14
#define mmRSMU_SST0_RSMU_SW_MMIO_PUB_IND_ADDR_1_SST	0x4AD14
#define mmRSMU_SST1_RSMU_SW_MMIO_PUB_IND_ADDR_1_SST	0x4AD94
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_SST		0x4AD18
#define mmRSMU_SST0_RSMU_SW_MMIO_PUB_IND_DATA_1_SST	0x4AD18
#define mmRSMU_SST1_RSMU_SW_MMIO_PUB_IND_DATA_1_SST	0x4AD98
#define mmRSMU_SOFT_RESETB_SST				0x4AD1C
#define mmRSMU_SST0_RSMU_SOFT_RESETB_SST		0x4AD1C
#define mmRSMU_SST1_RSMU_SOFT_RESETB_SST		0x4AD9C
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_SST		0x4AD58
#define mmRSMU_SST0_RSMU_TIMEOUT_ERROR_LOG_REG_SST	0x4AD58
#define mmRSMU_SST1_RSMU_TIMEOUT_ERROR_LOG_REG_SST	0x4ADD8
#define mmRSMU_IP_MASTER_STATUS_SST			0x4AD5C
#define mmRSMU_SST0_RSMU_IP_MASTER_STATUS_SST		0x4AD5C
#define mmRSMU_SST1_RSMU_IP_MASTER_STATUS_SST		0x4ADDC
#define mmRSMU_GPUREG_SCRATCH_REG_0_SST			0x4AD60
#define mmRSMU_SST0_RSMU_GPUREG_SCRATCH_REG_0_SST	0x4AD60
#define mmRSMU_SST1_RSMU_GPUREG_SCRATCH_REG_0_SST	0x4ADE0
#define mmRSMU_GPUREG_SCRATCH_REG_1_SST			0x4AD64
#define mmRSMU_SST0_RSMU_GPUREG_SCRATCH_REG_1_SST	0x4AD64
#define mmRSMU_SST1_RSMU_GPUREG_SCRATCH_REG_1_SST	0x4ADE4
#define mmRSMU_COLD_RESETB_SST				0x105A004
#define mmRSMU_SST0_RSMU_COLD_RESETB_SST		0x105A004
#define mmRSMU_SST1_RSMU_COLD_RESETB_SST		0x105B004
#define mmRSMU_HARD_RESETB_SST				0x105A008
#define mmRSMU_SST0_RSMU_HARD_RESETB_SST		0x105A008
#define mmRSMU_SST1_RSMU_HARD_RESETB_SST		0x105B008
#define mmRSMU_MEM_POWER_CTRL_SST			0x105A018
#define mmRSMU_SST0_RSMU_MEM_POWER_CTRL_SST		0x105A018
#define mmRSMU_SST1_RSMU_MEM_POWER_CTRL_SST		0x105B018
#define mmRSMU_STRAP_CONTROL_SST			0x105A034
#define mmRSMU_SST0_RSMU_STRAP_CONTROL_SST		0x105A034
#define mmRSMU_SST1_RSMU_STRAP_CONTROL_SST		0x105B034
#define mmRSMU_DPM_CONTROL_SST				0x105A1C8
#define mmRSMU_SST0_RSMU_DPM_CONTROL_SST		0x105A1C8
#define mmRSMU_SST1_RSMU_DPM_CONTROL_SST		0x105B1C8
#define mmRSMU_DPM_ACC_SST				0x105A1CC
#define mmRSMU_SST0_RSMU_DPM_ACC_SST			0x105A1CC
#define mmRSMU_SST1_RSMU_DPM_ACC_SST			0x105B1CC
#define mmRSMU_DPM_IPCLK_REF_COUNTER_SST		0x105A1D0
#define mmRSMU_SST0_RSMU_DPM_IPCLK_REF_COUNTER_SST	0x105A1D0
#define mmRSMU_SST1_RSMU_DPM_IPCLK_REF_COUNTER_SST	0x105B1D0
#define mmRSMU_PWRMGT_INTR_ENABLE_P0_SST		0x105A1DC
#define mmRSMU_SST0_RSMU_PWRMGT_INTR_ENABLE_P0_SST	0x105A1DC
#define mmRSMU_SST1_RSMU_PWRMGT_INTR_ENABLE_P0_SST	0x105B1DC
#define mmRSMU_PWRMGT_INTR_ENABLE_P1_SST		0x105A1E0
#define mmRSMU_SST0_RSMU_PWRMGT_INTR_ENABLE_P1_SST	0x105A1E0
#define mmRSMU_SST1_RSMU_PWRMGT_INTR_ENABLE_P1_SST	0x105B1E0
#define mmRSMU_PWRMGT_INTR_ENABLE_P2_SST		0x105A1E4
#define mmRSMU_SST0_RSMU_PWRMGT_INTR_ENABLE_P2_SST	0x105A1E4
#define mmRSMU_SST1_RSMU_PWRMGT_INTR_ENABLE_P2_SST	0x105B1E4
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P0_SST		0x105A1E8
#define mmRSMU_SST0_RSMU_PWRMGT_INTR_TARGET_ADDR_P0_SST 0x105A1E8
#define mmRSMU_SST1_RSMU_PWRMGT_INTR_TARGET_ADDR_P0_SST 0x105B1E8
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P1_SST		0x105A1EC
#define mmRSMU_SST0_RSMU_PWRMGT_INTR_TARGET_ADDR_P1_SST 0x105A1EC
#define mmRSMU_SST1_RSMU_PWRMGT_INTR_TARGET_ADDR_P1_SST 0x105B1EC
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P2_SST		0x105A1F0
#define mmRSMU_SST0_RSMU_PWRMGT_INTR_TARGET_ADDR_P2_SST 0x105A1F0
#define mmRSMU_SST1_RSMU_PWRMGT_INTR_TARGET_ADDR_P2_SST 0x105B1F0
#define mmRSMU_PWRMGT_INTR_CONFIG_P0_SST		0x105A1F4
#define mmRSMU_SST0_RSMU_PWRMGT_INTR_CONFIG_P0_SST	0x105A1F4
#define mmRSMU_SST1_RSMU_PWRMGT_INTR_CONFIG_P0_SST	0x105B1F4
#define mmRSMU_PWRMGT_INTR_CONFIG_P1_SST		0x105A1F8
#define mmRSMU_SST0_RSMU_PWRMGT_INTR_CONFIG_P1_SST	0x105A1F8
#define mmRSMU_SST1_RSMU_PWRMGT_INTR_CONFIG_P1_SST	0x105B1F8
#define mmRSMU_PWRMGT_INTR_CONFIG_P2_SST		0x105A1FC
#define mmRSMU_SST0_RSMU_PWRMGT_INTR_CONFIG_P2_SST	0x105A1FC
#define mmRSMU_SST1_RSMU_PWRMGT_INTR_CONFIG_P2_SST	0x105B1FC
#define mmRSMU_PWRMGT_INTR_STATUS_SST			0x105A200
#define mmRSMU_SST0_RSMU_PWRMGT_INTR_STATUS_SST		0x105A200
#define mmRSMU_SST1_RSMU_PWRMGT_INTR_STATUS_SST		0x105B200
#define mmRSMU_PWRMGT_INTR_PENDING_P0_SST		0x105A204
#define mmRSMU_SST0_RSMU_PWRMGT_INTR_PENDING_P0_SST	0x105A204
#define mmRSMU_SST1_RSMU_PWRMGT_INTR_PENDING_P0_SST	0x105B204
#define mmRSMU_PWRMGT_INTR_PENDING_P1_SST		0x105A208
#define mmRSMU_SST0_RSMU_PWRMGT_INTR_PENDING_P1_SST	0x105A208
#define mmRSMU_SST1_RSMU_PWRMGT_INTR_PENDING_P1_SST	0x105B208
#define mmRSMU_PWRMGT_INTR_PENDING_P2_SST		0x105A20C
#define mmRSMU_SST0_RSMU_PWRMGT_INTR_PENDING_P2_SST	0x105A20C
#define mmRSMU_SST1_RSMU_PWRMGT_INTR_PENDING_P2_SST	0x105B20C
#define mmRSMU_PWRMGT_INTR_TYPE_SST			0x105A210
#define mmRSMU_SST0_RSMU_PWRMGT_INTR_TYPE_SST		0x105A210
#define mmRSMU_SST1_RSMU_PWRMGT_INTR_TYPE_SST		0x105B210
#define mmRSMU_PWRMGT_INTR_INTERCEPT_SST		0x105A214
#define mmRSMU_SST0_RSMU_PWRMGT_INTR_INTERCEPT_SST	0x105A214
#define mmRSMU_SST1_RSMU_PWRMGT_INTR_INTERCEPT_SST	0x105B214
#define mmRSMU_PWRMGT_INTR_CLEAR_SST			0x105A218
#define mmRSMU_SST0_RSMU_PWRMGT_INTR_CLEAR_SST		0x105A218
#define mmRSMU_SST1_RSMU_PWRMGT_INTR_CLEAR_SST		0x105B218
#define mmRSMU_HARD_RESETB_DELAY_SST			0x105A21C
#define mmRSMU_SST0_RSMU_HARD_RESETB_DELAY_SST		0x105A21C
#define mmRSMU_SST1_RSMU_HARD_RESETB_DELAY_SST		0x105B21C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_SST		0x105A220
#define mmRSMU_SST0_RSMU_MMIOPUB_SCRATCH_REG_0_SST	0x105A220
#define mmRSMU_SST1_RSMU_MMIOPUB_SCRATCH_REG_0_SST	0x105B220
#define mmRSMU_VF_ENABLE_SST				0x105A224
#define mmRSMU_SST0_RSMU_VF_ENABLE_SST			0x105A224
#define mmRSMU_SST1_RSMU_VF_ENABLE_SST			0x105B224
#define mmRSMU_MGCG_CONTROL_SST				0x105A228
#define mmRSMU_SST0_RSMU_MGCG_CONTROL_SST		0x105A228
#define mmRSMU_SST1_RSMU_MGCG_CONTROL_SST		0x105B228
#define mmRSMU_SEC_AXI_MASTER_ENABLE_SST		0x105A800
#define mmRSMU_SST0_RSMU_SEC_AXI_MASTER_ENABLE_SST	0x105A800
#define mmRSMU_SST1_RSMU_SEC_AXI_MASTER_ENABLE_SST	0x105B800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_SST		0x105A804
#define mmRSMU_SST0_RSMU_SEC_SLAVE_ERROR_COUNTER_SST	0x105A804
#define mmRSMU_SST1_RSMU_SEC_SLAVE_ERROR_COUNTER_SST	0x105B804
#define mmRSMU_AXI_MASTER_QOS_CNTL_SST			0x105A808
#define mmRSMU_SST0_RSMU_AXI_MASTER_QOS_CNTL_SST	0x105A808
#define mmRSMU_SST1_RSMU_AXI_MASTER_QOS_CNTL_SST	0x105B808
#define mmRSMU_MASTER_ERROR_COUNTER_SST			0x105A80C
#define mmRSMU_SST0_RSMU_MASTER_ERROR_COUNTER_SST	0x105A80C
#define mmRSMU_SST1_RSMU_MASTER_ERROR_COUNTER_SST	0x105B80C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_SST			0x105A810
#define mmRSMU_SST0_RSMU_SLAVE_TIMEOUT_VALUE_SST	0x105A810
#define mmRSMU_SST1_RSMU_SLAVE_TIMEOUT_VALUE_SST	0x105B810
#define mmRSMU_RESET_TIMEOUT_CONTROL_SST		0x105A814
#define mmRSMU_SST0_RSMU_RESET_TIMEOUT_CONTROL_SST	0x105A814
#define mmRSMU_SST1_RSMU_RESET_TIMEOUT_CONTROL_SST	0x105B814
#define mmRSMU_SLAVE_ERROR_COUNTER_SST			0x105A818
#define mmRSMU_SST0_RSMU_SLAVE_ERROR_COUNTER_SST	0x105A818
#define mmRSMU_SST1_RSMU_SLAVE_ERROR_COUNTER_SST	0x105B818
#define mmRSMU_AEB_LOCK_0_SST				0x105A81C
#define mmRSMU_SST0_RSMU_AEB_LOCK_0_SST			0x105A81C
#define mmRSMU_SST1_RSMU_AEB_LOCK_0_SST			0x105B81C
#define mmRSMU_AEB_LOCK_1_SST				0x105A820
#define mmRSMU_SST0_RSMU_AEB_LOCK_1_SST			0x105A820
#define mmRSMU_SST1_RSMU_AEB_LOCK_1_SST			0x105B820
#define mmRSMU_AEB_OVERRIDE_0_SST			0x105A824
#define mmRSMU_SST0_RSMU_AEB_OVERRIDE_0_SST		0x105A824
#define mmRSMU_SST1_RSMU_AEB_OVERRIDE_0_SST		0x105B824
#define mmRSMU_AEB_OVERRIDE_1_SST			0x105A828
#define mmRSMU_SST0_RSMU_AEB_OVERRIDE_1_SST		0x105A828
#define mmRSMU_SST1_RSMU_AEB_OVERRIDE_1_SST		0x105B828
#define mmRSMU_SEC_INTR_ENABLE_SST			0x105A82C
#define mmRSMU_SST0_RSMU_SEC_INTR_ENABLE_SST		0x105A82C
#define mmRSMU_SST1_RSMU_SEC_INTR_ENABLE_SST		0x105B82C
#define mmRSMU_SEC_INTR_TARGET_ADDR_SST			0x105A830
#define mmRSMU_SST0_RSMU_SEC_INTR_TARGET_ADDR_SST	0x105A830
#define mmRSMU_SST1_RSMU_SEC_INTR_TARGET_ADDR_SST	0x105B830
#define mmRSMU_SEC_INTR_CONFIG_SST			0x105A834
#define mmRSMU_SST0_RSMU_SEC_INTR_CONFIG_SST		0x105A834
#define mmRSMU_SST1_RSMU_SEC_INTR_CONFIG_SST		0x105B834
#define mmRSMU_SEC_INTR_STATUS_SST			0x105A838
#define mmRSMU_SST0_RSMU_SEC_INTR_STATUS_SST		0x105A838
#define mmRSMU_SST1_RSMU_SEC_INTR_STATUS_SST		0x105B838
#define mmRSMU_SEC_INTR_PENDING_SST			0x105A83C
#define mmRSMU_SST0_RSMU_SEC_INTR_PENDING_SST		0x105A83C
#define mmRSMU_SST1_RSMU_SEC_INTR_PENDING_SST		0x105B83C
#define mmRSMU_SEC_INTR_TYPE_SST			0x105A840
#define mmRSMU_SST0_RSMU_SEC_INTR_TYPE_SST		0x105A840
#define mmRSMU_SST1_RSMU_SEC_INTR_TYPE_SST		0x105B840
#define mmRSMU_SEC_INTR_INTERCEPT_SST			0x105A844
#define mmRSMU_SST0_RSMU_SEC_INTR_INTERCEPT_SST		0x105A844
#define mmRSMU_SST1_RSMU_SEC_INTR_INTERCEPT_SST		0x105B844
#define mmRSMU_SEC_INTR_CLEAR_SST			0x105A848
#define mmRSMU_SST0_RSMU_SEC_INTR_CLEAR_SST		0x105A848
#define mmRSMU_SST1_RSMU_SEC_INTR_CLEAR_SST		0x105B848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_SST		0x105A84C
#define mmRSMU_SST0_RSMU_SEC_MASTER_TRUST_LEVEL_0_SST	0x105A84C
#define mmRSMU_SST1_RSMU_SEC_MASTER_TRUST_LEVEL_0_SST	0x105B84C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_SST		0x105A92C
#define mmRSMU_SST0_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_SST 0x105A92C
#define mmRSMU_SST1_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_SST 0x105B92C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_SST		0x105A930
#define mmRSMU_SST0_RSMU_SEC_ACCESS_CONTROL_RSMU_SST	0x105A930
#define mmRSMU_SST1_RSMU_SEC_ACCESS_CONTROL_RSMU_SST	0x105B930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_SST	0x105A934
#define mmRSMU_SST0_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_SST 0x105A934
#define mmRSMU_SST1_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_SST 0x105B934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_SST	0x105A938
#define mmRSMU_SST0_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_SST 0x105A938
#define mmRSMU_SST1_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_SST 0x105B938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SST	0x105A93C
#define mmRSMU_SST0_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SST 0x105A93C
#define mmRSMU_SST1_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SST 0x105B93C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_SST	0x105A940
#define mmRSMU_SST0_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_SST 0x105A940
#define mmRSMU_SST1_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_SST 0x105B940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_SST	0x105A944
#define mmRSMU_SST0_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_SST 0x105A944
#define mmRSMU_SST1_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_SST 0x105B944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SST	0x105A948
#define mmRSMU_SST0_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SST 0x105A948
#define mmRSMU_SST1_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SST 0x105B948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SST	0x105A94C
#define mmRSMU_SST0_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SST 0x105A94C
#define mmRSMU_SST1_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SST 0x105B94C
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_SST		0x105AB94
#define mmRSMU_SST0_RSMU_SEC_SLAVE_ERROR_LOG_REG_SST	0x105AB94
#define mmRSMU_SST1_RSMU_SEC_SLAVE_ERROR_LOG_REG_SST	0x105BB94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_SST		0x105AB98
#define mmRSMU_SST0_RSMU_SEC_SLAVE_RANGE_ENABLE_SST	0x105AB98
#define mmRSMU_SST1_RSMU_SEC_SLAVE_RANGE_ENABLE_SST	0x105BB98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_SST		0x105AB9C
#define mmRSMU_SST0_RSMU_MMIOSEC_SCRATCH_REG_0_SST	0x105AB9C
#define mmRSMU_SST1_RSMU_MMIOSEC_SCRATCH_REG_0_SST	0x105BB9C

// Registers from RSMU_IOAGR block

#define mmRSMU_HCID_IOAGR				0x4B200
#define mmRSMU_SIID_IOAGR				0x4B204
#define mmRSMU_DBG_MUX_CONTROL_IOAGR			0x4B208
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_IOAGR		0x4B20C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_IOAGR		0x4B210
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_IOAGR		0x4B214
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_IOAGR		0x4B218
#define mmRSMU_PGFSM_CONTROL_IOAGR			0x4B220
#define mmRSMU_PGFSM_WR_DATA_IOAGR			0x4B224
#define mmRSMU_PGFSM_RD_DATA_IOAGR			0x4B228
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_IOAGR		0x4B258
#define mmRSMU_IP_MASTER_STATUS_IOAGR			0x4B25C
#define mmRSMU_GPUREG_SCRATCH_REG_0_IOAGR		0x4B260
#define mmRSMU_GPUREG_SCRATCH_REG_1_IOAGR		0x4B264
#define mmRSMU_COLD_RESETB_IOAGR			0x1064004
#define mmRSMU_HARD_RESETB_IOAGR			0x1064008
#define mmRSMU_MEM_POWER_CTRL_IOAGR			0x1064018
#define mmRSMU_STRAP_CONTROL_IOAGR			0x1064034
#define mmRSMU_CAC_LKG_WEIGHT_0_IOAGR			0x106405C
#define mmRSMU_CAC_LKG_ACC_0_IOAGR			0x106409C
#define mmRSMU_CAC_CONTROL_IOAGR			0x106413C
#define mmRSMU_PWRMGT_INTR_ENABLE_P0_IOAGR		0x10641DC
#define mmRSMU_PWRMGT_INTR_ENABLE_P1_IOAGR		0x10641E0
#define mmRSMU_PWRMGT_INTR_ENABLE_P2_IOAGR		0x10641E4
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P0_IOAGR		0x10641E8
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P1_IOAGR		0x10641EC
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P2_IOAGR		0x10641F0
#define mmRSMU_PWRMGT_INTR_CONFIG_P0_IOAGR		0x10641F4
#define mmRSMU_PWRMGT_INTR_CONFIG_P1_IOAGR		0x10641F8
#define mmRSMU_PWRMGT_INTR_CONFIG_P2_IOAGR		0x10641FC
#define mmRSMU_PWRMGT_INTR_STATUS_IOAGR			0x1064200
#define mmRSMU_PWRMGT_INTR_PENDING_P0_IOAGR		0x1064204
#define mmRSMU_PWRMGT_INTR_PENDING_P1_IOAGR		0x1064208
#define mmRSMU_PWRMGT_INTR_PENDING_P2_IOAGR		0x106420C
#define mmRSMU_PWRMGT_INTR_TYPE_IOAGR			0x1064210
#define mmRSMU_PWRMGT_INTR_INTERCEPT_IOAGR		0x1064214
#define mmRSMU_PWRMGT_INTR_CLEAR_IOAGR			0x1064218
#define mmRSMU_HARD_RESETB_DELAY_IOAGR			0x106421C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_IOAGR		0x1064220
#define mmRSMU_VF_ENABLE_IOAGR				0x1064224
#define mmRSMU_MGCG_CONTROL_IOAGR			0x1064228
#define mmRSMU_SEC_AXI_MASTER_ENABLE_IOAGR		0x1064800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_IOAGR		0x1064804
#define mmRSMU_AXI_MASTER_QOS_CNTL_IOAGR		0x1064808
#define mmRSMU_MASTER_ERROR_COUNTER_IOAGR		0x106480C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_IOAGR		0x1064810
#define mmRSMU_RESET_TIMEOUT_CONTROL_IOAGR		0x1064814
#define mmRSMU_SLAVE_ERROR_COUNTER_IOAGR		0x1064818
#define mmRSMU_AEB_LOCK_0_IOAGR				0x106481C
#define mmRSMU_AEB_LOCK_1_IOAGR				0x1064820
#define mmRSMU_AEB_OVERRIDE_0_IOAGR			0x1064824
#define mmRSMU_AEB_OVERRIDE_1_IOAGR			0x1064828
#define mmRSMU_SEC_INTR_ENABLE_IOAGR			0x106482C
#define mmRSMU_SEC_INTR_TARGET_ADDR_IOAGR		0x1064830
#define mmRSMU_SEC_INTR_CONFIG_IOAGR			0x1064834
#define mmRSMU_SEC_INTR_STATUS_IOAGR			0x1064838
#define mmRSMU_SEC_INTR_PENDING_IOAGR			0x106483C
#define mmRSMU_SEC_INTR_TYPE_IOAGR			0x1064840
#define mmRSMU_SEC_INTR_INTERCEPT_IOAGR			0x1064844
#define mmRSMU_SEC_INTR_CLEAR_IOAGR			0x1064848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_IOAGR		0x106484C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_IOAGR	0x106492C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_IOAGR		0x1064930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_IOAGR 0x1064934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_IOAGR 0x1064938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_IOAGR	0x106493C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_IOAGR 0x1064940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_IOAGR 0x1064944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_IOAGR	0x1064948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_IOAGR	0x106494C
#define mmRSMU_SEC_START_ADDR_GROUP_0_IOAGR		0x1064950
#define mmRSMU_SEC_END_ADDR_GROUP_0_IOAGR		0x1064954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_IOAGR	0x1064958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_IOAGR	0x106495C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_IOAGR		0x1064960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_IOAGR	0x1064964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_IOAGR	0x1064968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_IOAGR		0x106496C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_IOAGR		0x1064970
#define mmRSMU_SEC_START_ADDR_GROUP_1_IOAGR		0x1064974
#define mmRSMU_SEC_END_ADDR_GROUP_1_IOAGR		0x1064978
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_IOAGR	0x106497C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_IOAGR	0x1064980
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_IOAGR		0x1064984
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_IOAGR	0x1064988
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_IOAGR	0x106498C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_IOAGR		0x1064990
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_IOAGR		0x1064994
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_IOAGR		0x1064B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_IOAGR		0x1064B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_IOAGR		0x1064B9C

// Registers from RSMU_DFX_DAP block

#define mmRSMU_HCID_DFX_DAP				0x49880
#define mmRSMU_SIID_DFX_DAP				0x49884
#define mmRSMU_DBG_MUX_CONTROL_DFX_DAP			0x49888
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_DFX_DAP		0x4988C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_DFX_DAP		0x49890
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_DFX_DAP		0x49894
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_DFX_DAP		0x49898
#define mmRSMU_SOFT_RESETB_DFX_DAP			0x4989C
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_DFX_DAP		0x498D8
#define mmRSMU_IP_MASTER_STATUS_DFX_DAP			0x498DC
#define mmRSMU_GPUREG_SCRATCH_REG_0_DFX_DAP		0x498E0
#define mmRSMU_GPUREG_SCRATCH_REG_1_DFX_DAP		0x498E4
#define mmRSMU_HARD_RESETB_DFX_DAP			0x1031008
#define mmRSMU_MEM_POWER_CTRL_DFX_DAP			0x1031018
#define mmRSMU_STRAP_CONTROL_DFX_DAP			0x1031034
#define mmRSMU_HARD_RESETB_DELAY_DFX_DAP		0x103121C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_DFX_DAP		0x1031220
#define mmRSMU_VF_ENABLE_DFX_DAP			0x1031224
#define mmRSMU_MGCG_CONTROL_DFX_DAP			0x1031228
#define mmRSMU_SEC_AXI_MASTER_ENABLE_DFX_DAP		0x1031800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_DFX_DAP		0x1031804
#define mmRSMU_AXI_MASTER_QOS_CNTL_DFX_DAP		0x1031808
#define mmRSMU_MASTER_ERROR_COUNTER_DFX_DAP		0x103180C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_DFX_DAP		0x1031810
#define mmRSMU_RESET_TIMEOUT_CONTROL_DFX_DAP		0x1031814
#define mmRSMU_SLAVE_ERROR_COUNTER_DFX_DAP		0x1031818
#define mmRSMU_AEB_LOCK_0_DFX_DAP			0x103181C
#define mmRSMU_AEB_LOCK_1_DFX_DAP			0x1031820
#define mmRSMU_AEB_OVERRIDE_0_DFX_DAP			0x1031824
#define mmRSMU_AEB_OVERRIDE_1_DFX_DAP			0x1031828
#define mmRSMU_SEC_INTR_ENABLE_DFX_DAP			0x103182C
#define mmRSMU_SEC_INTR_TARGET_ADDR_DFX_DAP		0x1031830
#define mmRSMU_SEC_INTR_CONFIG_DFX_DAP			0x1031834
#define mmRSMU_SEC_INTR_STATUS_DFX_DAP			0x1031838
#define mmRSMU_SEC_INTR_PENDING_DFX_DAP			0x103183C
#define mmRSMU_SEC_INTR_TYPE_DFX_DAP			0x1031840
#define mmRSMU_SEC_INTR_INTERCEPT_DFX_DAP		0x1031844
#define mmRSMU_SEC_INTR_CLEAR_DFX_DAP			0x1031848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_DFX_DAP		0x103184C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_DFX_DAP	0x103192C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_DFX_DAP		0x1031930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_DFX_DAP 0x1031934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_DFX_DAP 0x1031938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_DFX_DAP 0x103193C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_DFX_DAP 0x1031940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_DFX_DAP 0x1031944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_DFX_DAP 0x1031948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_DFX_DAP 0x103194C
#define mmRSMU_AXI_MASTER_TRAN_COUNTER_DFX_DAP		0x1031B90
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_DFX_DAP		0x1031B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_DFX_DAP		0x1031B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_DFX_DAP		0x1031B9C

// Registers from RSMU_XGBE block

#define mmRSMU_HCID_XGBE				0x4EC00
#define mmRSMU_SIID_XGBE				0x4EC04
#define mmRSMU_DBG_MUX_CONTROL_XGBE			0x4EC08
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_XGBE		0x4EC0C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_XGBE		0x4EC10
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_XGBE		0x4EC14
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_XGBE		0x4EC18
#define mmRSMU_PGFSM_CONTROL_XGBE			0x4EC20
#define mmRSMU_PGFSM_WR_DATA_XGBE			0x4EC24
#define mmRSMU_PGFSM_RD_DATA_XGBE			0x4EC28
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_XGBE		0x4EC58
#define mmRSMU_IP_MASTER_STATUS_XGBE			0x4EC5C
#define mmRSMU_GPUREG_SCRATCH_REG_0_XGBE		0x4EC60
#define mmRSMU_GPUREG_SCRATCH_REG_1_XGBE		0x4EC64
#define mmRSMU_COLD_RESETB_XGBE				0x10D8004
#define mmRSMU_HARD_RESETB_XGBE				0x10D8008
#define mmRSMU_PUB_FUSE_ADDR_XGBE			0x10D800C
#define mmRSMU_SEC_FUSE_ADDR_XGBE			0x10D8010
#define mmRSMU_MEM_POWER_CTRL_XGBE			0x10D8018
#define mmRSMU_MP0_STRAPRX_ADDR_XGBE			0x10D801C
#define mmRSMU_MP0_STRAPRX_DATA_XGBE			0x10D8020
#define mmRSMU_SMS_FUSE_CFG_XGBE			0x10D8028
#define mmRSMU_SMS_FUSE_ADDR_BASE_XGBE			0x10D802C
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_XGBE		0x10D8030
#define mmRSMU_STRAP_CONTROL_XGBE			0x10D8034
#define mmRSMU_CAC_LKG_WEIGHT_0_XGBE			0x10D805C
#define mmRSMU_CAC_LKG_ACC_0_XGBE			0x10D809C
#define mmRSMU_CAC_CONTROL_XGBE				0x10D813C
#define mmRSMU_CAC_WEIGHT_0_XGBE			0x10D8140
#define mmRSMU_CAC_WEIGHT_1_XGBE			0x10D8144
#define mmRSMU_CAC_WEIGHT_2_XGBE			0x10D8148
#define mmRSMU_CAC_WEIGHT_3_XGBE			0x10D814C
#define mmRSMU_CAC_WEIGHT_4_XGBE			0x10D8150
#define mmRSMU_CAC_WEIGHT_5_XGBE			0x10D8154
#define mmRSMU_CAC_WEIGHT_6_XGBE			0x10D8158
#define mmRSMU_CAC_WEIGHT_7_XGBE			0x10D815C
#define mmRSMU_CAC_WEIGHT_8_XGBE			0x10D8160
#define mmRSMU_CAC_AGGR_LO_XGBE				0x10D8180
#define mmRSMU_CAC_AGGR_HI_XGBE				0x10D8184
#define mmRSMU_PWRMGT_INTR_ENABLE_P0_XGBE		0x10D81DC
#define mmRSMU_PWRMGT_INTR_ENABLE_P1_XGBE		0x10D81E0
#define mmRSMU_PWRMGT_INTR_ENABLE_P2_XGBE		0x10D81E4
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P0_XGBE		0x10D81E8
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P1_XGBE		0x10D81EC
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P2_XGBE		0x10D81F0
#define mmRSMU_PWRMGT_INTR_CONFIG_P0_XGBE		0x10D81F4
#define mmRSMU_PWRMGT_INTR_CONFIG_P1_XGBE		0x10D81F8
#define mmRSMU_PWRMGT_INTR_CONFIG_P2_XGBE		0x10D81FC
#define mmRSMU_PWRMGT_INTR_STATUS_XGBE			0x10D8200
#define mmRSMU_PWRMGT_INTR_PENDING_P0_XGBE		0x10D8204
#define mmRSMU_PWRMGT_INTR_PENDING_P1_XGBE		0x10D8208
#define mmRSMU_PWRMGT_INTR_PENDING_P2_XGBE		0x10D820C
#define mmRSMU_PWRMGT_INTR_TYPE_XGBE			0x10D8210
#define mmRSMU_PWRMGT_INTR_INTERCEPT_XGBE		0x10D8214
#define mmRSMU_PWRMGT_INTR_CLEAR_XGBE			0x10D8218
#define mmRSMU_HARD_RESETB_DELAY_XGBE			0x10D821C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_XGBE		0x10D8220
#define mmRSMU_VF_ENABLE_XGBE				0x10D8224
#define mmRSMU_MGCG_CONTROL_XGBE			0x10D8228
#define mmRSMU_CAC_ACC_0_XGBE				0x10D823C
#define mmRSMU_CAC_ACC_1_XGBE				0x10D8240
#define mmRSMU_CAC_ACC_2_XGBE				0x10D8244
#define mmRSMU_CAC_ACC_3_XGBE				0x10D8248
#define mmRSMU_CAC_ACC_4_XGBE				0x10D824C
#define mmRSMU_CAC_ACC_5_XGBE				0x10D8250
#define mmRSMU_CAC_ACC_6_XGBE				0x10D8254
#define mmRSMU_CAC_ACC_7_XGBE				0x10D8258
#define mmRSMU_CAC_ACC_8_XGBE				0x10D825C
#define mmRSMU_CAC_ACC_9_XGBE				0x10D8260
#define mmRSMU_CAC_ACC_10_XGBE				0x10D8264
#define mmRSMU_CAC_ACC_11_XGBE				0x10D8268
#define mmRSMU_CAC_ACC_12_XGBE				0x10D826C
#define mmRSMU_CAC_ACC_13_XGBE				0x10D8270
#define mmRSMU_CAC_ACC_14_XGBE				0x10D8274
#define mmRSMU_CAC_ACC_15_XGBE				0x10D8278
#define mmRSMU_CAC_ACC_16_XGBE				0x10D827C
#define mmRSMU_SEC_AXI_MASTER_ENABLE_XGBE		0x10D8800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_XGBE		0x10D8804
#define mmRSMU_AXI_MASTER_QOS_CNTL_XGBE			0x10D8808
#define mmRSMU_MASTER_ERROR_COUNTER_XGBE		0x10D880C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_XGBE			0x10D8810
#define mmRSMU_RESET_TIMEOUT_CONTROL_XGBE		0x10D8814
#define mmRSMU_SLAVE_ERROR_COUNTER_XGBE			0x10D8818
#define mmRSMU_AEB_LOCK_0_XGBE				0x10D881C
#define mmRSMU_AEB_LOCK_1_XGBE				0x10D8820
#define mmRSMU_AEB_OVERRIDE_0_XGBE			0x10D8824
#define mmRSMU_AEB_OVERRIDE_1_XGBE			0x10D8828
#define mmRSMU_SEC_INTR_ENABLE_XGBE			0x10D882C
#define mmRSMU_SEC_INTR_TARGET_ADDR_XGBE		0x10D8830
#define mmRSMU_SEC_INTR_CONFIG_XGBE			0x10D8834
#define mmRSMU_SEC_INTR_STATUS_XGBE			0x10D8838
#define mmRSMU_SEC_INTR_PENDING_XGBE			0x10D883C
#define mmRSMU_SEC_INTR_TYPE_XGBE			0x10D8840
#define mmRSMU_SEC_INTR_INTERCEPT_XGBE			0x10D8844
#define mmRSMU_SEC_INTR_CLEAR_XGBE			0x10D8848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_XGBE		0x10D884C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_XGBE		0x10D892C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_XGBE		0x10D8930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_XGBE	0x10D8934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_XGBE	0x10D8938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_XGBE	0x10D893C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_XGBE	0x10D8940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_XGBE	0x10D8944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_XGBE	0x10D8948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_XGBE	0x10D894C
#define mmRSMU_SEC_START_ADDR_GROUP_0_XGBE		0x10D8950
#define mmRSMU_SEC_END_ADDR_GROUP_0_XGBE		0x10D8954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_XGBE	0x10D8958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_XGBE	0x10D895C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_XGBE		0x10D8960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_XGBE	0x10D8964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_XGBE	0x10D8968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_XGBE		0x10D896C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_XGBE		0x10D8970
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_XGBE		0x10D8B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_XGBE		0x10D8B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_XGBE		0x10D8B9C

// Registers from RSMU_NBIF_RV_GPU block

#define mmRSMU_HCID_NBIF_RV_GPU				0x4B600
#define mmRSMU_SIID_NBIF_RV_GPU				0x4B604
#define mmRSMU_DBG_MUX_CONTROL_NBIF_RV_GPU		0x4B608
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_NBIF_RV_GPU	0x4B60C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_NBIF_RV_GPU	0x4B610
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_NBIF_RV_GPU	0x4B614
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_NBIF_RV_GPU	0x4B618
#define mmRSMU_SOFT_RESETB_NBIF_RV_GPU			0x4B61C
#define mmRSMU_PGFSM_CONTROL_NBIF_RV_GPU		0x4B620
#define mmRSMU_PGFSM_WR_DATA_NBIF_RV_GPU		0x4B624
#define mmRSMU_PGFSM_RD_DATA_NBIF_RV_GPU		0x4B628
#define mmRSMU_IH_CREDIT_NBIF_RV_GPU			0x4B62C
#define mmRSMU_IH_RESET_CNTL_NBIF_RV_GPU		0x4B630
#define mmRSMU_VCE_INDEX_REGISTER_NBIF_RV_GPU		0x4B63C
#define mmRSMU_ISP_INDEX_REGISTER_NBIF_RV_GPU		0x4B640
#define mmRSMU_UMC_INDEX_REGISTER_NBIF_RV_GPU		0x4B644
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_NBIF_RV_GPU	0x4B658
#define mmRSMU_IP_MASTER_STATUS_NBIF_RV_GPU		0x4B65C
#define mmRSMU_GPUREG_SCRATCH_REG_0_NBIF_RV_GPU		0x4B660
#define mmRSMU_GPUREG_SCRATCH_REG_1_NBIF_RV_GPU		0x4B664
#define mmRSMU_COLD_RESETB_NBIF_RV_GPU			0x106C004
#define mmRSMU_HARD_RESETB_NBIF_RV_GPU			0x106C008
#define mmRSMU_PUB_FUSE_ADDR_NBIF_RV_GPU		0x106C00C
#define mmRSMU_SEC_FUSE_ADDR_NBIF_RV_GPU		0x106C010
#define mmRSMU_MEM_POWER_CTRL_NBIF_RV_GPU		0x106C018
#define mmRSMU_MP0_STRAPRX_ADDR_NBIF_RV_GPU		0x106C01C
#define mmRSMU_MP0_STRAPRX_DATA_NBIF_RV_GPU		0x106C020
#define mmRSMU_SMS_FUSE_CFG_NBIF_RV_GPU			0x106C028
#define mmRSMU_SMS_FUSE_ADDR_BASE_NBIF_RV_GPU		0x106C02C
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_NBIF_RV_GPU		0x106C030
#define mmRSMU_STRAP_CONTROL_NBIF_RV_GPU		0x106C034
#define mmRSMU_CAC_LKG_WEIGHT_0_NBIF_RV_GPU		0x106C05C
#define mmRSMU_CAC_LKG_ACC_0_NBIF_RV_GPU		0x106C09C
#define mmRSMU_CAC_CONTROL_NBIF_RV_GPU			0x106C13C
#define mmRSMU_DPM_CONTROL_NBIF_RV_GPU			0x106C1C8
#define mmRSMU_DPM_ACC_NBIF_RV_GPU			0x106C1CC
#define mmRSMU_DPM_IPCLK_REF_COUNTER_NBIF_RV_GPU	0x106C1D0
#define mmRSMU_PWRMGT_INTR_ENABLE_P0_NBIF_RV_GPU	0x106C1DC
#define mmRSMU_PWRMGT_INTR_ENABLE_P1_NBIF_RV_GPU	0x106C1E0
#define mmRSMU_PWRMGT_INTR_ENABLE_P2_NBIF_RV_GPU	0x106C1E4
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P0_NBIF_RV_GPU	0x106C1E8
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P1_NBIF_RV_GPU	0x106C1EC
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P2_NBIF_RV_GPU	0x106C1F0
#define mmRSMU_PWRMGT_INTR_CONFIG_P0_NBIF_RV_GPU	0x106C1F4
#define mmRSMU_PWRMGT_INTR_CONFIG_P1_NBIF_RV_GPU	0x106C1F8
#define mmRSMU_PWRMGT_INTR_CONFIG_P2_NBIF_RV_GPU	0x106C1FC
#define mmRSMU_PWRMGT_INTR_STATUS_NBIF_RV_GPU		0x106C200
#define mmRSMU_PWRMGT_INTR_PENDING_P0_NBIF_RV_GPU	0x106C204
#define mmRSMU_PWRMGT_INTR_PENDING_P1_NBIF_RV_GPU	0x106C208
#define mmRSMU_PWRMGT_INTR_PENDING_P2_NBIF_RV_GPU	0x106C20C
#define mmRSMU_PWRMGT_INTR_TYPE_NBIF_RV_GPU		0x106C210
#define mmRSMU_PWRMGT_INTR_INTERCEPT_NBIF_RV_GPU	0x106C214
#define mmRSMU_PWRMGT_INTR_CLEAR_NBIF_RV_GPU		0x106C218
#define mmRSMU_HARD_RESETB_DELAY_NBIF_RV_GPU		0x106C21C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_NBIF_RV_GPU	0x106C220
#define mmRSMU_VF_ENABLE_NBIF_RV_GPU			0x106C224
#define mmRSMU_MGCG_CONTROL_NBIF_RV_GPU			0x106C228
#define mmRSMU_SEC_AXI_MASTER_ENABLE_NBIF_RV_GPU	0x106C800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_NBIF_RV_GPU	0x106C804
#define mmRSMU_AXI_MASTER_QOS_CNTL_NBIF_RV_GPU		0x106C808
#define mmRSMU_MASTER_ERROR_COUNTER_NBIF_RV_GPU		0x106C80C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_NBIF_RV_GPU		0x106C810
#define mmRSMU_RESET_TIMEOUT_CONTROL_NBIF_RV_GPU	0x106C814
#define mmRSMU_SLAVE_ERROR_COUNTER_NBIF_RV_GPU		0x106C818
#define mmRSMU_AEB_LOCK_0_NBIF_RV_GPU			0x106C81C
#define mmRSMU_AEB_LOCK_1_NBIF_RV_GPU			0x106C820
#define mmRSMU_AEB_OVERRIDE_0_NBIF_RV_GPU		0x106C824
#define mmRSMU_AEB_OVERRIDE_1_NBIF_RV_GPU		0x106C828
#define mmRSMU_SEC_INTR_ENABLE_NBIF_RV_GPU		0x106C82C
#define mmRSMU_SEC_INTR_TARGET_ADDR_NBIF_RV_GPU		0x106C830
#define mmRSMU_SEC_INTR_CONFIG_NBIF_RV_GPU		0x106C834
#define mmRSMU_SEC_INTR_STATUS_NBIF_RV_GPU		0x106C838
#define mmRSMU_SEC_INTR_PENDING_NBIF_RV_GPU		0x106C83C
#define mmRSMU_SEC_INTR_TYPE_NBIF_RV_GPU		0x106C840
#define mmRSMU_SEC_INTR_INTERCEPT_NBIF_RV_GPU		0x106C844
#define mmRSMU_SEC_INTR_CLEAR_NBIF_RV_GPU		0x106C848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_NBIF_RV_GPU	0x106C92C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_NBIF_RV_GPU	0x106C930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_NBIF_RV_GPU 0x106C934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_NBIF_RV_GPU 0x106C938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_NBIF_RV_GPU 0x106C93C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_NBIF_RV_GPU 0x106C940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_NBIF_RV_GPU 0x106C944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_NBIF_RV_GPU 0x106C948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_NBIF_RV_GPU 0x106C94C
#define mmRSMU_SEC_START_ADDR_GROUP_0_NBIF_RV_GPU	0x106C950
#define mmRSMU_SEC_END_ADDR_GROUP_0_NBIF_RV_GPU		0x106C954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_NBIF_RV_GPU 0x106C958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_NBIF_RV_GPU 0x106C95C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_NBIF_RV_GPU	0x106C960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_NBIF_RV_GPU 0x106C964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_NBIF_RV_GPU 0x106C968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_NBIF_RV_GPU	0x106C96C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_NBIF_RV_GPU	0x106C970
#define mmRSMU_SEC_START_ADDR_GROUP_1_NBIF_RV_GPU	0x106C974
#define mmRSMU_SEC_END_ADDR_GROUP_1_NBIF_RV_GPU		0x106C978
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_NBIF_RV_GPU 0x106C97C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_NBIF_RV_GPU 0x106C980
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_NBIF_RV_GPU	0x106C984
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_NBIF_RV_GPU 0x106C988
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_NBIF_RV_GPU 0x106C98C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_NBIF_RV_GPU	0x106C990
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_NBIF_RV_GPU	0x106C994
#define mmRSMU_AXI_MASTER_TRAN_COUNTER_NBIF_RV_GPU	0x106CB90
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_NBIF_RV_GPU	0x106CB94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_NBIF_RV_GPU	0x106CB98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_NBIF_RV_GPU	0x106CB9C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_IP_NBIF_RV_GPU	0x106CBA0

// Registers from RSMU_IOAPIC block

#define mmRSMU_HCID_IOAPIC				0x4BE00
#define mmRSMU_SIID_IOAPIC				0x4BE04
#define mmRSMU_DBG_MUX_CONTROL_IOAPIC			0x4BE08
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_IOAPIC		0x4BE0C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_IOAPIC		0x4BE10
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_IOAPIC		0x4BE14
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_IOAPIC		0x4BE18
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_IOAPIC		0x4BE58
#define mmRSMU_IP_MASTER_STATUS_IOAPIC			0x4BE5C
#define mmRSMU_GPUREG_SCRATCH_REG_0_IOAPIC		0x4BE60
#define mmRSMU_GPUREG_SCRATCH_REG_1_IOAPIC		0x4BE64
#define mmRSMU_HARD_RESETB_IOAPIC			0x107C008
#define mmRSMU_MEM_POWER_CTRL_IOAPIC			0x107C018
#define mmRSMU_STRAP_CONTROL_IOAPIC			0x107C034
#define mmRSMU_HARD_RESETB_DELAY_IOAPIC			0x107C21C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_IOAPIC		0x107C220
#define mmRSMU_VF_ENABLE_IOAPIC				0x107C224
#define mmRSMU_MGCG_CONTROL_IOAPIC			0x107C228
#define mmRSMU_SEC_AXI_MASTER_ENABLE_IOAPIC		0x107C800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_IOAPIC		0x107C804
#define mmRSMU_AXI_MASTER_QOS_CNTL_IOAPIC		0x107C808
#define mmRSMU_MASTER_ERROR_COUNTER_IOAPIC		0x107C80C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_IOAPIC		0x107C810
#define mmRSMU_RESET_TIMEOUT_CONTROL_IOAPIC		0x107C814
#define mmRSMU_SLAVE_ERROR_COUNTER_IOAPIC		0x107C818
#define mmRSMU_AEB_LOCK_0_IOAPIC			0x107C81C
#define mmRSMU_AEB_LOCK_1_IOAPIC			0x107C820
#define mmRSMU_AEB_OVERRIDE_0_IOAPIC			0x107C824
#define mmRSMU_AEB_OVERRIDE_1_IOAPIC			0x107C828
#define mmRSMU_SEC_INTR_ENABLE_IOAPIC			0x107C82C
#define mmRSMU_SEC_INTR_TARGET_ADDR_IOAPIC		0x107C830
#define mmRSMU_SEC_INTR_CONFIG_IOAPIC			0x107C834
#define mmRSMU_SEC_INTR_STATUS_IOAPIC			0x107C838
#define mmRSMU_SEC_INTR_PENDING_IOAPIC			0x107C83C
#define mmRSMU_SEC_INTR_TYPE_IOAPIC			0x107C840
#define mmRSMU_SEC_INTR_INTERCEPT_IOAPIC		0x107C844
#define mmRSMU_SEC_INTR_CLEAR_IOAPIC			0x107C848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_IOAPIC		0x107C84C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_IOAPIC	0x107C92C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_IOAPIC		0x107C930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_IOAPIC 0x107C934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_IOAPIC 0x107C938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_IOAPIC	0x107C93C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_IOAPIC 0x107C940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_IOAPIC 0x107C944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_IOAPIC	0x107C948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_IOAPIC	0x107C94C
#define mmRSMU_SEC_START_ADDR_GROUP_0_IOAPIC		0x107C950
#define mmRSMU_SEC_END_ADDR_GROUP_0_IOAPIC		0x107C954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_IOAPIC	0x107C958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_IOAPIC	0x107C95C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_IOAPIC	0x107C960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_IOAPIC	0x107C964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_IOAPIC	0x107C968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_IOAPIC	0x107C96C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_IOAPIC	0x107C970
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_IOAPIC		0x107CB94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_IOAPIC		0x107CB98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_IOAPIC		0x107CB9C

// Registers from RSMU_SYSTEMHUB_RV_GPU block

#define mmRSMU_HCID_SYSTEMHUB_RV_GPU			0x4C000
#define mmRSMU_SIID_SYSTEMHUB_RV_GPU			0x4C004
#define mmRSMU_DBG_MUX_CONTROL_SYSTEMHUB_RV_GPU		0x4C008
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_SYSTEMHUB_RV_GPU	0x4C00C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_SYSTEMHUB_RV_GPU	0x4C010
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_SYSTEMHUB_RV_GPU	0x4C014
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_SYSTEMHUB_RV_GPU	0x4C018
#define mmRSMU_SOFT_RESETB_SYSTEMHUB_RV_GPU		0x4C01C
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_SYSTEMHUB_RV_GPU	0x4C058
#define mmRSMU_IP_MASTER_STATUS_SYSTEMHUB_RV_GPU	0x4C05C
#define mmRSMU_GPUREG_SCRATCH_REG_0_SYSTEMHUB_RV_GPU	0x4C060
#define mmRSMU_GPUREG_SCRATCH_REG_1_SYSTEMHUB_RV_GPU	0x4C064
#define mmRSMU_COLD_RESETB_SYSTEMHUB_RV_GPU		0x1080004
#define mmRSMU_HARD_RESETB_SYSTEMHUB_RV_GPU		0x1080008
#define mmRSMU_PUB_FUSE_ADDR_SYSTEMHUB_RV_GPU		0x108000C
#define mmRSMU_SEC_FUSE_ADDR_SYSTEMHUB_RV_GPU		0x1080010
#define mmRSMU_MEM_POWER_CTRL_SYSTEMHUB_RV_GPU		0x1080018
#define mmRSMU_MP0_STRAPRX_ADDR_SYSTEMHUB_RV_GPU	0x108001C
#define mmRSMU_MP0_STRAPRX_DATA_SYSTEMHUB_RV_GPU	0x1080020
#define mmRSMU_STRAP_CONTROL_SYSTEMHUB_RV_GPU		0x1080034
#define mmRSMU_DPM_CONTROL_SYSTEMHUB_RV_GPU		0x10801C8
#define mmRSMU_DPM_ACC_SYSTEMHUB_RV_GPU			0x10801CC
#define mmRSMU_DPM_IPCLK_REF_COUNTER_SYSTEMHUB_RV_GPU	0x10801D0
#define mmRSMU_PWRMGT_INTR_ENABLE_P0_SYSTEMHUB_RV_GPU	0x10801DC
#define mmRSMU_PWRMGT_INTR_ENABLE_P1_SYSTEMHUB_RV_GPU	0x10801E0
#define mmRSMU_PWRMGT_INTR_ENABLE_P2_SYSTEMHUB_RV_GPU	0x10801E4
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P0_SYSTEMHUB_RV_GPU 0x10801E8
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P1_SYSTEMHUB_RV_GPU 0x10801EC
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P2_SYSTEMHUB_RV_GPU 0x10801F0
#define mmRSMU_PWRMGT_INTR_CONFIG_P0_SYSTEMHUB_RV_GPU	0x10801F4
#define mmRSMU_PWRMGT_INTR_CONFIG_P1_SYSTEMHUB_RV_GPU	0x10801F8
#define mmRSMU_PWRMGT_INTR_CONFIG_P2_SYSTEMHUB_RV_GPU	0x10801FC
#define mmRSMU_PWRMGT_INTR_STATUS_SYSTEMHUB_RV_GPU	0x1080200
#define mmRSMU_PWRMGT_INTR_PENDING_P0_SYSTEMHUB_RV_GPU	0x1080204
#define mmRSMU_PWRMGT_INTR_PENDING_P1_SYSTEMHUB_RV_GPU	0x1080208
#define mmRSMU_PWRMGT_INTR_PENDING_P2_SYSTEMHUB_RV_GPU	0x108020C
#define mmRSMU_PWRMGT_INTR_TYPE_SYSTEMHUB_RV_GPU	0x1080210
#define mmRSMU_PWRMGT_INTR_INTERCEPT_SYSTEMHUB_RV_GPU	0x1080214
#define mmRSMU_PWRMGT_INTR_CLEAR_SYSTEMHUB_RV_GPU	0x1080218
#define mmRSMU_HARD_RESETB_DELAY_SYSTEMHUB_RV_GPU	0x108021C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_SYSTEMHUB_RV_GPU	0x1080220
#define mmRSMU_VF_ENABLE_SYSTEMHUB_RV_GPU		0x1080224
#define mmRSMU_MGCG_CONTROL_SYSTEMHUB_RV_GPU		0x1080228
#define mmRSMU_SEC_AXI_MASTER_ENABLE_SYSTEMHUB_RV_GPU	0x1080800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_SYSTEMHUB_RV_GPU 0x1080804
#define mmRSMU_AXI_MASTER_QOS_CNTL_SYSTEMHUB_RV_GPU	0x1080808
#define mmRSMU_MASTER_ERROR_COUNTER_SYSTEMHUB_RV_GPU	0x108080C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_SYSTEMHUB_RV_GPU	0x1080810
#define mmRSMU_RESET_TIMEOUT_CONTROL_SYSTEMHUB_RV_GPU	0x1080814
#define mmRSMU_SLAVE_ERROR_COUNTER_SYSTEMHUB_RV_GPU	0x1080818
#define mmRSMU_AEB_LOCK_0_SYSTEMHUB_RV_GPU		0x108081C
#define mmRSMU_AEB_LOCK_1_SYSTEMHUB_RV_GPU		0x1080820
#define mmRSMU_AEB_OVERRIDE_0_SYSTEMHUB_RV_GPU		0x1080824
#define mmRSMU_AEB_OVERRIDE_1_SYSTEMHUB_RV_GPU		0x1080828
#define mmRSMU_SEC_INTR_ENABLE_SYSTEMHUB_RV_GPU		0x108082C
#define mmRSMU_SEC_INTR_TARGET_ADDR_SYSTEMHUB_RV_GPU	0x1080830
#define mmRSMU_SEC_INTR_CONFIG_SYSTEMHUB_RV_GPU		0x1080834
#define mmRSMU_SEC_INTR_STATUS_SYSTEMHUB_RV_GPU		0x1080838
#define mmRSMU_SEC_INTR_PENDING_SYSTEMHUB_RV_GPU	0x108083C
#define mmRSMU_SEC_INTR_TYPE_SYSTEMHUB_RV_GPU		0x1080840
#define mmRSMU_SEC_INTR_INTERCEPT_SYSTEMHUB_RV_GPU	0x1080844
#define mmRSMU_SEC_INTR_CLEAR_SYSTEMHUB_RV_GPU		0x1080848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_SYSTEMHUB_RV_GPU 0x108084C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_SYSTEMHUB_RV_GPU 0x108092C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_SYSTEMHUB_RV_GPU 0x1080930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_SYSTEMHUB_RV_GPU 0x1080934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_SYSTEMHUB_RV_GPU 0x1080938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SYSTEMHUB_RV_GPU 0x108093C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_SYSTEMHUB_RV_GPU 0x1080940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_SYSTEMHUB_RV_GPU 0x1080944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SYSTEMHUB_RV_GPU 0x1080948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SYSTEMHUB_RV_GPU 0x108094C
#define mmRSMU_SEC_START_ADDR_GROUP_0_SYSTEMHUB_RV_GPU	0x1080950
#define mmRSMU_SEC_END_ADDR_GROUP_0_SYSTEMHUB_RV_GPU	0x1080954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_SYSTEMHUB_RV_GPU 0x1080958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_SYSTEMHUB_RV_GPU 0x108095C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_SYSTEMHUB_RV_GPU 0x1080960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_SYSTEMHUB_RV_GPU 0x1080964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_SYSTEMHUB_RV_GPU 0x1080968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_SYSTEMHUB_RV_GPU 0x108096C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_SYSTEMHUB_RV_GPU 0x1080970
#define mmRSMU_SEC_START_ADDR_GROUP_1_SYSTEMHUB_RV_GPU	0x1080974
#define mmRSMU_SEC_END_ADDR_GROUP_1_SYSTEMHUB_RV_GPU	0x1080978
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_SYSTEMHUB_RV_GPU 0x108097C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_SYSTEMHUB_RV_GPU 0x1080980
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_SYSTEMHUB_RV_GPU 0x1080984
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_SYSTEMHUB_RV_GPU 0x1080988
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_SYSTEMHUB_RV_GPU 0x108098C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_SYSTEMHUB_RV_GPU 0x1080990
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_SYSTEMHUB_RV_GPU 0x1080994
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_SYSTEMHUB_RV_GPU 0x1080B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_SYSTEMHUB_RV_GPU	0x1080B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_SYSTEMHUB_RV_GPU	0x1080B9C

// Registers from RSMU_UMC block

#define mmRSMU_HCID_UMC					0x4CB00
#define mmRSMU_UMC0_RSMU_HCID_UMC			0x4CB00
#define mmRSMU_UMC1_RSMU_HCID_UMC			0x4CB80
#define mmRSMU_SIID_UMC					0x4CB04
#define mmRSMU_UMC0_RSMU_SIID_UMC			0x4CB04
#define mmRSMU_UMC1_RSMU_SIID_UMC			0x4CB84
#define mmRSMU_DBG_MUX_CONTROL_UMC			0x4CB08
#define mmRSMU_UMC0_RSMU_DBG_MUX_CONTROL_UMC		0x4CB08
#define mmRSMU_UMC1_RSMU_DBG_MUX_CONTROL_UMC		0x4CB88
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_UMC		0x4CB0C
#define mmRSMU_UMC0_RSMU_SW_MMIO_PUB_IND_ADDR_0_UMC	0x4CB0C
#define mmRSMU_UMC1_RSMU_SW_MMIO_PUB_IND_ADDR_0_UMC	0x4CB8C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_UMC		0x4CB10
#define mmRSMU_UMC0_RSMU_SW_MMIO_PUB_IND_DATA_0_UMC	0x4CB10
#define mmRSMU_UMC1_RSMU_SW_MMIO_PUB_IND_DATA_0_UMC	0x4CB90
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_UMC		0x4CB14
#define mmRSMU_UMC0_RSMU_SW_MMIO_PUB_IND_ADDR_1_UMC	0x4CB14
#define mmRSMU_UMC1_RSMU_SW_MMIO_PUB_IND_ADDR_1_UMC	0x4CB94
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_UMC		0x4CB18
#define mmRSMU_UMC0_RSMU_SW_MMIO_PUB_IND_DATA_1_UMC	0x4CB18
#define mmRSMU_UMC1_RSMU_SW_MMIO_PUB_IND_DATA_1_UMC	0x4CB98
#define mmRSMU_PGFSM_CONTROL_UMC			0x4CB20
#define mmRSMU_UMC0_RSMU_PGFSM_CONTROL_UMC		0x4CB20
#define mmRSMU_UMC1_RSMU_PGFSM_CONTROL_UMC		0x4CBA0
#define mmRSMU_PGFSM_WR_DATA_UMC			0x4CB24
#define mmRSMU_UMC0_RSMU_PGFSM_WR_DATA_UMC		0x4CB24
#define mmRSMU_UMC1_RSMU_PGFSM_WR_DATA_UMC		0x4CBA4
#define mmRSMU_PGFSM_RD_DATA_UMC			0x4CB28
#define mmRSMU_UMC0_RSMU_PGFSM_RD_DATA_UMC		0x4CB28
#define mmRSMU_UMC1_RSMU_PGFSM_RD_DATA_UMC		0x4CBA8
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_UMC		0x4CB58
#define mmRSMU_UMC0_RSMU_TIMEOUT_ERROR_LOG_REG_UMC	0x4CB58
#define mmRSMU_UMC1_RSMU_TIMEOUT_ERROR_LOG_REG_UMC	0x4CBD8
#define mmRSMU_IP_MASTER_STATUS_UMC			0x4CB5C
#define mmRSMU_UMC0_RSMU_IP_MASTER_STATUS_UMC		0x4CB5C
#define mmRSMU_UMC1_RSMU_IP_MASTER_STATUS_UMC		0x4CBDC
#define mmRSMU_GPUREG_SCRATCH_REG_0_UMC			0x4CB60
#define mmRSMU_UMC0_RSMU_GPUREG_SCRATCH_REG_0_UMC	0x4CB60
#define mmRSMU_UMC1_RSMU_GPUREG_SCRATCH_REG_0_UMC	0x4CBE0
#define mmRSMU_GPUREG_SCRATCH_REG_1_UMC			0x4CB64
#define mmRSMU_UMC0_RSMU_GPUREG_SCRATCH_REG_1_UMC	0x4CB64
#define mmRSMU_UMC1_RSMU_GPUREG_SCRATCH_REG_1_UMC	0x4CBE4
#define mmRSMU_COLD_RESETB_UMC				0x1096004
#define mmRSMU_UMC0_RSMU_COLD_RESETB_UMC		0x1096004
#define mmRSMU_UMC1_RSMU_COLD_RESETB_UMC		0x1097004
#define mmRSMU_HARD_RESETB_UMC				0x1096008
#define mmRSMU_UMC0_RSMU_HARD_RESETB_UMC		0x1096008
#define mmRSMU_UMC1_RSMU_HARD_RESETB_UMC		0x1097008
#define mmRSMU_PUB_FUSE_ADDR_UMC			0x109600C
#define mmRSMU_UMC0_RSMU_PUB_FUSE_ADDR_UMC		0x109600C
#define mmRSMU_UMC1_RSMU_PUB_FUSE_ADDR_UMC		0x109700C
#define mmRSMU_SEC_FUSE_ADDR_UMC			0x1096010
#define mmRSMU_UMC0_RSMU_SEC_FUSE_ADDR_UMC		0x1096010
#define mmRSMU_UMC1_RSMU_SEC_FUSE_ADDR_UMC		0x1097010
#define mmRSMU_MEM_POWER_CTRL_UMC			0x1096018
#define mmRSMU_UMC0_RSMU_MEM_POWER_CTRL_UMC		0x1096018
#define mmRSMU_UMC1_RSMU_MEM_POWER_CTRL_UMC		0x1097018
#define mmRSMU_MP0_STRAPRX_ADDR_UMC			0x109601C
#define mmRSMU_UMC0_RSMU_MP0_STRAPRX_ADDR_UMC		0x109601C
#define mmRSMU_UMC1_RSMU_MP0_STRAPRX_ADDR_UMC		0x109701C
#define mmRSMU_MP0_STRAPRX_DATA_UMC			0x1096020
#define mmRSMU_UMC0_RSMU_MP0_STRAPRX_DATA_UMC		0x1096020
#define mmRSMU_UMC1_RSMU_MP0_STRAPRX_DATA_UMC		0x1097020
#define mmRSMU_SMS_FUSE_CFG_UMC				0x1096028
#define mmRSMU_UMC0_RSMU_SMS_FUSE_CFG_UMC		0x1096028
#define mmRSMU_UMC1_RSMU_SMS_FUSE_CFG_UMC		0x1097028
#define mmRSMU_SMS_FUSE_ADDR_BASE_UMC			0x109602C
#define mmRSMU_UMC0_RSMU_SMS_FUSE_ADDR_BASE_UMC		0x109602C
#define mmRSMU_UMC1_RSMU_SMS_FUSE_ADDR_BASE_UMC		0x109702C
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_UMC			0x1096030
#define mmRSMU_UMC0_RSMU_SMS_FUSE_ADDR_OFFSET_UMC	0x1096030
#define mmRSMU_UMC1_RSMU_SMS_FUSE_ADDR_OFFSET_UMC	0x1097030
#define mmRSMU_STRAP_CONTROL_UMC			0x1096034
#define mmRSMU_UMC0_RSMU_STRAP_CONTROL_UMC		0x1096034
#define mmRSMU_UMC1_RSMU_STRAP_CONTROL_UMC		0x1097034
#define mmRSMU_CAC_LKG_WEIGHT_0_UMC			0x109605C
#define mmRSMU_UMC0_RSMU_CAC_LKG_WEIGHT_0_UMC		0x109605C
#define mmRSMU_UMC1_RSMU_CAC_LKG_WEIGHT_0_UMC		0x109705C
#define mmRSMU_CAC_LKG_WEIGHT_1_UMC			0x1096060
#define mmRSMU_UMC0_RSMU_CAC_LKG_WEIGHT_1_UMC		0x1096060
#define mmRSMU_UMC1_RSMU_CAC_LKG_WEIGHT_1_UMC		0x1097060
#define mmRSMU_CAC_LKG_ACC_0_UMC			0x109609C
#define mmRSMU_UMC0_RSMU_CAC_LKG_ACC_0_UMC		0x109609C
#define mmRSMU_UMC1_RSMU_CAC_LKG_ACC_0_UMC		0x109709C
#define mmRSMU_CAC_LKG_ACC_1_UMC			0x10960A0
#define mmRSMU_UMC0_RSMU_CAC_LKG_ACC_1_UMC		0x10960A0
#define mmRSMU_UMC1_RSMU_CAC_LKG_ACC_1_UMC		0x10970A0
#define mmRSMU_CAC_LKG_ACC_2_UMC			0x10960A4
#define mmRSMU_UMC0_RSMU_CAC_LKG_ACC_2_UMC		0x10960A4
#define mmRSMU_UMC1_RSMU_CAC_LKG_ACC_2_UMC		0x10970A4
#define mmRSMU_CAC_CONTROL_UMC				0x109613C
#define mmRSMU_UMC0_RSMU_CAC_CONTROL_UMC		0x109613C
#define mmRSMU_UMC1_RSMU_CAC_CONTROL_UMC		0x109713C
#define mmRSMU_CAC_WEIGHT_0_UMC				0x1096140
#define mmRSMU_UMC0_RSMU_CAC_WEIGHT_0_UMC		0x1096140
#define mmRSMU_UMC1_RSMU_CAC_WEIGHT_0_UMC		0x1097140
#define mmRSMU_CAC_WEIGHT_1_UMC				0x1096144
#define mmRSMU_UMC0_RSMU_CAC_WEIGHT_1_UMC		0x1096144
#define mmRSMU_UMC1_RSMU_CAC_WEIGHT_1_UMC		0x1097144
#define mmRSMU_CAC_WEIGHT_2_UMC				0x1096148
#define mmRSMU_UMC0_RSMU_CAC_WEIGHT_2_UMC		0x1096148
#define mmRSMU_UMC1_RSMU_CAC_WEIGHT_2_UMC		0x1097148
#define mmRSMU_CAC_WEIGHT_3_UMC				0x109614C
#define mmRSMU_UMC0_RSMU_CAC_WEIGHT_3_UMC		0x109614C
#define mmRSMU_UMC1_RSMU_CAC_WEIGHT_3_UMC		0x109714C
#define mmRSMU_CAC_WEIGHT_4_UMC				0x1096150
#define mmRSMU_UMC0_RSMU_CAC_WEIGHT_4_UMC		0x1096150
#define mmRSMU_UMC1_RSMU_CAC_WEIGHT_4_UMC		0x1097150
#define mmRSMU_CAC_AGGR_LO_UMC				0x1096180
#define mmRSMU_UMC0_RSMU_CAC_AGGR_LO_UMC		0x1096180
#define mmRSMU_UMC1_RSMU_CAC_AGGR_LO_UMC		0x1097180
#define mmRSMU_CAC_AGGR_HI_UMC				0x1096184
#define mmRSMU_UMC0_RSMU_CAC_AGGR_HI_UMC		0x1096184
#define mmRSMU_UMC1_RSMU_CAC_AGGR_HI_UMC		0x1097184
#define mmRSMU_DPM_CONTROL_UMC				0x10961C8
#define mmRSMU_UMC0_RSMU_DPM_CONTROL_UMC		0x10961C8
#define mmRSMU_UMC1_RSMU_DPM_CONTROL_UMC		0x10971C8
#define mmRSMU_DPM_ACC_UMC				0x10961CC
#define mmRSMU_UMC0_RSMU_DPM_ACC_UMC			0x10961CC
#define mmRSMU_UMC1_RSMU_DPM_ACC_UMC			0x10971CC
#define mmRSMU_DPM_IPCLK_REF_COUNTER_UMC		0x10961D0
#define mmRSMU_UMC0_RSMU_DPM_IPCLK_REF_COUNTER_UMC	0x10961D0
#define mmRSMU_UMC1_RSMU_DPM_IPCLK_REF_COUNTER_UMC	0x10971D0
#define mmRSMU_HARD_RESETB_DELAY_UMC			0x109621C
#define mmRSMU_UMC0_RSMU_HARD_RESETB_DELAY_UMC		0x109621C
#define mmRSMU_UMC1_RSMU_HARD_RESETB_DELAY_UMC		0x109721C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_UMC		0x1096220
#define mmRSMU_UMC0_RSMU_MMIOPUB_SCRATCH_REG_0_UMC	0x1096220
#define mmRSMU_UMC1_RSMU_MMIOPUB_SCRATCH_REG_0_UMC	0x1097220
#define mmRSMU_VF_ENABLE_UMC				0x1096224
#define mmRSMU_UMC0_RSMU_VF_ENABLE_UMC			0x1096224
#define mmRSMU_UMC1_RSMU_VF_ENABLE_UMC			0x1097224
#define mmRSMU_MGCG_CONTROL_UMC				0x1096228
#define mmRSMU_UMC0_RSMU_MGCG_CONTROL_UMC		0x1096228
#define mmRSMU_UMC1_RSMU_MGCG_CONTROL_UMC		0x1097228
#define mmRSMU_VIRTUAL_WIRE_SRC_ID_UMC			0x1096238
#define mmRSMU_UMC0_RSMU_VIRTUAL_WIRE_SRC_ID_UMC	0x1096238
#define mmRSMU_UMC1_RSMU_VIRTUAL_WIRE_SRC_ID_UMC	0x1097238
#define mmRSMU_CAC_ACC_0_UMC				0x109623C
#define mmRSMU_UMC0_RSMU_CAC_ACC_0_UMC			0x109623C
#define mmRSMU_UMC1_RSMU_CAC_ACC_0_UMC			0x109723C
#define mmRSMU_CAC_ACC_1_UMC				0x1096240
#define mmRSMU_UMC0_RSMU_CAC_ACC_1_UMC			0x1096240
#define mmRSMU_UMC1_RSMU_CAC_ACC_1_UMC			0x1097240
#define mmRSMU_CAC_ACC_2_UMC				0x1096244
#define mmRSMU_UMC0_RSMU_CAC_ACC_2_UMC			0x1096244
#define mmRSMU_UMC1_RSMU_CAC_ACC_2_UMC			0x1097244
#define mmRSMU_CAC_ACC_3_UMC				0x1096248
#define mmRSMU_UMC0_RSMU_CAC_ACC_3_UMC			0x1096248
#define mmRSMU_UMC1_RSMU_CAC_ACC_3_UMC			0x1097248
#define mmRSMU_CAC_ACC_4_UMC				0x109624C
#define mmRSMU_UMC0_RSMU_CAC_ACC_4_UMC			0x109624C
#define mmRSMU_UMC1_RSMU_CAC_ACC_4_UMC			0x109724C
#define mmRSMU_CAC_ACC_5_UMC				0x1096250
#define mmRSMU_UMC0_RSMU_CAC_ACC_5_UMC			0x1096250
#define mmRSMU_UMC1_RSMU_CAC_ACC_5_UMC			0x1097250
#define mmRSMU_CAC_ACC_6_UMC				0x1096254
#define mmRSMU_UMC0_RSMU_CAC_ACC_6_UMC			0x1096254
#define mmRSMU_UMC1_RSMU_CAC_ACC_6_UMC			0x1097254
#define mmRSMU_CAC_ACC_7_UMC				0x1096258
#define mmRSMU_UMC0_RSMU_CAC_ACC_7_UMC			0x1096258
#define mmRSMU_UMC1_RSMU_CAC_ACC_7_UMC			0x1097258
#define mmRSMU_CAC_ACC_8_UMC				0x109625C
#define mmRSMU_UMC0_RSMU_CAC_ACC_8_UMC			0x109625C
#define mmRSMU_UMC1_RSMU_CAC_ACC_8_UMC			0x109725C
#define mmRSMU_SEC_AXI_MASTER_ENABLE_UMC		0x1096800
#define mmRSMU_UMC0_RSMU_SEC_AXI_MASTER_ENABLE_UMC	0x1096800
#define mmRSMU_UMC1_RSMU_SEC_AXI_MASTER_ENABLE_UMC	0x1097800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_UMC		0x1096804
#define mmRSMU_UMC0_RSMU_SEC_SLAVE_ERROR_COUNTER_UMC	0x1096804
#define mmRSMU_UMC1_RSMU_SEC_SLAVE_ERROR_COUNTER_UMC	0x1097804
#define mmRSMU_AXI_MASTER_QOS_CNTL_UMC			0x1096808
#define mmRSMU_UMC0_RSMU_AXI_MASTER_QOS_CNTL_UMC	0x1096808
#define mmRSMU_UMC1_RSMU_AXI_MASTER_QOS_CNTL_UMC	0x1097808
#define mmRSMU_MASTER_ERROR_COUNTER_UMC			0x109680C
#define mmRSMU_UMC0_RSMU_MASTER_ERROR_COUNTER_UMC	0x109680C
#define mmRSMU_UMC1_RSMU_MASTER_ERROR_COUNTER_UMC	0x109780C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_UMC			0x1096810
#define mmRSMU_UMC0_RSMU_SLAVE_TIMEOUT_VALUE_UMC	0x1096810
#define mmRSMU_UMC1_RSMU_SLAVE_TIMEOUT_VALUE_UMC	0x1097810
#define mmRSMU_RESET_TIMEOUT_CONTROL_UMC		0x1096814
#define mmRSMU_UMC0_RSMU_RESET_TIMEOUT_CONTROL_UMC	0x1096814
#define mmRSMU_UMC1_RSMU_RESET_TIMEOUT_CONTROL_UMC	0x1097814
#define mmRSMU_SLAVE_ERROR_COUNTER_UMC			0x1096818
#define mmRSMU_UMC0_RSMU_SLAVE_ERROR_COUNTER_UMC	0x1096818
#define mmRSMU_UMC1_RSMU_SLAVE_ERROR_COUNTER_UMC	0x1097818
#define mmRSMU_AEB_LOCK_0_UMC				0x109681C
#define mmRSMU_UMC0_RSMU_AEB_LOCK_0_UMC			0x109681C
#define mmRSMU_UMC1_RSMU_AEB_LOCK_0_UMC			0x109781C
#define mmRSMU_AEB_LOCK_1_UMC				0x1096820
#define mmRSMU_UMC0_RSMU_AEB_LOCK_1_UMC			0x1096820
#define mmRSMU_UMC1_RSMU_AEB_LOCK_1_UMC			0x1097820
#define mmRSMU_AEB_OVERRIDE_0_UMC			0x1096824
#define mmRSMU_UMC0_RSMU_AEB_OVERRIDE_0_UMC		0x1096824
#define mmRSMU_UMC1_RSMU_AEB_OVERRIDE_0_UMC		0x1097824
#define mmRSMU_AEB_OVERRIDE_1_UMC			0x1096828
#define mmRSMU_UMC0_RSMU_AEB_OVERRIDE_1_UMC		0x1096828
#define mmRSMU_UMC1_RSMU_AEB_OVERRIDE_1_UMC		0x1097828
#define mmRSMU_SEC_INTR_ENABLE_UMC			0x109682C
#define mmRSMU_UMC0_RSMU_SEC_INTR_ENABLE_UMC		0x109682C
#define mmRSMU_UMC1_RSMU_SEC_INTR_ENABLE_UMC		0x109782C
#define mmRSMU_SEC_INTR_TARGET_ADDR_UMC			0x1096830
#define mmRSMU_UMC0_RSMU_SEC_INTR_TARGET_ADDR_UMC	0x1096830
#define mmRSMU_UMC1_RSMU_SEC_INTR_TARGET_ADDR_UMC	0x1097830
#define mmRSMU_SEC_INTR_CONFIG_UMC			0x1096834
#define mmRSMU_UMC0_RSMU_SEC_INTR_CONFIG_UMC		0x1096834
#define mmRSMU_UMC1_RSMU_SEC_INTR_CONFIG_UMC		0x1097834
#define mmRSMU_SEC_INTR_STATUS_UMC			0x1096838
#define mmRSMU_UMC0_RSMU_SEC_INTR_STATUS_UMC		0x1096838
#define mmRSMU_UMC1_RSMU_SEC_INTR_STATUS_UMC		0x1097838
#define mmRSMU_SEC_INTR_PENDING_UMC			0x109683C
#define mmRSMU_UMC0_RSMU_SEC_INTR_PENDING_UMC		0x109683C
#define mmRSMU_UMC1_RSMU_SEC_INTR_PENDING_UMC		0x109783C
#define mmRSMU_SEC_INTR_TYPE_UMC			0x1096840
#define mmRSMU_UMC0_RSMU_SEC_INTR_TYPE_UMC		0x1096840
#define mmRSMU_UMC1_RSMU_SEC_INTR_TYPE_UMC		0x1097840
#define mmRSMU_SEC_INTR_INTERCEPT_UMC			0x1096844
#define mmRSMU_UMC0_RSMU_SEC_INTR_INTERCEPT_UMC		0x1096844
#define mmRSMU_UMC1_RSMU_SEC_INTR_INTERCEPT_UMC		0x1097844
#define mmRSMU_SEC_INTR_CLEAR_UMC			0x1096848
#define mmRSMU_UMC0_RSMU_SEC_INTR_CLEAR_UMC		0x1096848
#define mmRSMU_UMC1_RSMU_SEC_INTR_CLEAR_UMC		0x1097848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_UMC		0x109684C
#define mmRSMU_UMC0_RSMU_SEC_MASTER_TRUST_LEVEL_0_UMC	0x109684C
#define mmRSMU_UMC1_RSMU_SEC_MASTER_TRUST_LEVEL_0_UMC	0x109784C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_UMC		0x109692C
#define mmRSMU_UMC0_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_UMC 0x109692C
#define mmRSMU_UMC1_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_UMC 0x109792C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_UMC		0x1096930
#define mmRSMU_UMC0_RSMU_SEC_ACCESS_CONTROL_RSMU_UMC	0x1096930
#define mmRSMU_UMC1_RSMU_SEC_ACCESS_CONTROL_RSMU_UMC	0x1097930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_UMC	0x1096934
#define mmRSMU_UMC0_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_UMC 0x1096934
#define mmRSMU_UMC1_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_UMC 0x1097934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_UMC	0x1096938
#define mmRSMU_UMC0_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_UMC 0x1096938
#define mmRSMU_UMC1_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_UMC 0x1097938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_UMC	0x109693C
#define mmRSMU_UMC0_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_UMC 0x109693C
#define mmRSMU_UMC1_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_UMC 0x109793C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_UMC	0x1096940
#define mmRSMU_UMC0_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_UMC 0x1096940
#define mmRSMU_UMC1_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_UMC 0x1097940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_UMC	0x1096944
#define mmRSMU_UMC0_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_UMC 0x1096944
#define mmRSMU_UMC1_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_UMC 0x1097944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_UMC	0x1096948
#define mmRSMU_UMC0_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_UMC 0x1096948
#define mmRSMU_UMC1_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_UMC 0x1097948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_UMC	0x109694C
#define mmRSMU_UMC0_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_UMC 0x109694C
#define mmRSMU_UMC1_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_UMC 0x109794C
#define mmRSMU_SEC_START_ADDR_GROUP_0_UMC		0x1096950
#define mmRSMU_UMC0_RSMU_SEC_START_ADDR_GROUP_0_UMC	0x1096950
#define mmRSMU_UMC1_RSMU_SEC_START_ADDR_GROUP_0_UMC	0x1097950
#define mmRSMU_SEC_END_ADDR_GROUP_0_UMC			0x1096954
#define mmRSMU_UMC0_RSMU_SEC_END_ADDR_GROUP_0_UMC	0x1096954
#define mmRSMU_UMC1_RSMU_SEC_END_ADDR_GROUP_0_UMC	0x1097954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_UMC		0x1096958
#define mmRSMU_UMC0_RSMU_SEC_INITID_MASK_SET0_GROUP_0_UMC 0x1096958
#define mmRSMU_UMC1_RSMU_SEC_INITID_MASK_SET0_GROUP_0_UMC 0x1097958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_UMC		0x109695C
#define mmRSMU_UMC0_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_UMC 0x109695C
#define mmRSMU_UMC1_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_UMC 0x109795C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_UMC		0x1096960
#define mmRSMU_UMC0_RSMU_SEC_MISC_MASK_SET0_GROUP_0_UMC 0x1096960
#define mmRSMU_UMC1_RSMU_SEC_MISC_MASK_SET0_GROUP_0_UMC 0x1097960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_UMC		0x1096964
#define mmRSMU_UMC0_RSMU_SEC_INITID_MASK_SET1_GROUP_0_UMC 0x1096964
#define mmRSMU_UMC1_RSMU_SEC_INITID_MASK_SET1_GROUP_0_UMC 0x1097964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_UMC		0x1096968
#define mmRSMU_UMC0_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_UMC 0x1096968
#define mmRSMU_UMC1_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_UMC 0x1097968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_UMC		0x109696C
#define mmRSMU_UMC0_RSMU_SEC_MISC_MASK_SET1_GROUP_0_UMC 0x109696C
#define mmRSMU_UMC1_RSMU_SEC_MISC_MASK_SET1_GROUP_0_UMC 0x109796C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_UMC		0x1096970
#define mmRSMU_UMC0_RSMU_SEC_ACCESS_CONTROL_GROUP_0_UMC 0x1096970
#define mmRSMU_UMC1_RSMU_SEC_ACCESS_CONTROL_GROUP_0_UMC 0x1097970
#define mmRSMU_SEC_START_ADDR_GROUP_1_UMC		0x1096974
#define mmRSMU_UMC0_RSMU_SEC_START_ADDR_GROUP_1_UMC	0x1096974
#define mmRSMU_UMC1_RSMU_SEC_START_ADDR_GROUP_1_UMC	0x1097974
#define mmRSMU_SEC_END_ADDR_GROUP_1_UMC			0x1096978
#define mmRSMU_UMC0_RSMU_SEC_END_ADDR_GROUP_1_UMC	0x1096978
#define mmRSMU_UMC1_RSMU_SEC_END_ADDR_GROUP_1_UMC	0x1097978
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_UMC		0x109697C
#define mmRSMU_UMC0_RSMU_SEC_INITID_MASK_SET0_GROUP_1_UMC 0x109697C
#define mmRSMU_UMC1_RSMU_SEC_INITID_MASK_SET0_GROUP_1_UMC 0x109797C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_UMC		0x1096980
#define mmRSMU_UMC0_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_UMC 0x1096980
#define mmRSMU_UMC1_RSMU_SEC_UNITID_MASK_SET0_GROUP_1_UMC 0x1097980
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_UMC		0x1096984
#define mmRSMU_UMC0_RSMU_SEC_MISC_MASK_SET0_GROUP_1_UMC 0x1096984
#define mmRSMU_UMC1_RSMU_SEC_MISC_MASK_SET0_GROUP_1_UMC 0x1097984
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_UMC		0x1096988
#define mmRSMU_UMC0_RSMU_SEC_INITID_MASK_SET1_GROUP_1_UMC 0x1096988
#define mmRSMU_UMC1_RSMU_SEC_INITID_MASK_SET1_GROUP_1_UMC 0x1097988
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_UMC		0x109698C
#define mmRSMU_UMC0_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_UMC 0x109698C
#define mmRSMU_UMC1_RSMU_SEC_UNITID_MASK_SET1_GROUP_1_UMC 0x109798C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_UMC		0x1096990
#define mmRSMU_UMC0_RSMU_SEC_MISC_MASK_SET1_GROUP_1_UMC 0x1096990
#define mmRSMU_UMC1_RSMU_SEC_MISC_MASK_SET1_GROUP_1_UMC 0x1097990
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_UMC		0x1096994
#define mmRSMU_UMC0_RSMU_SEC_ACCESS_CONTROL_GROUP_1_UMC 0x1096994
#define mmRSMU_UMC1_RSMU_SEC_ACCESS_CONTROL_GROUP_1_UMC 0x1097994
#define mmRSMU_SEC_START_ADDR_GROUP_2_UMC		0x1096998
#define mmRSMU_UMC0_RSMU_SEC_START_ADDR_GROUP_2_UMC	0x1096998
#define mmRSMU_UMC1_RSMU_SEC_START_ADDR_GROUP_2_UMC	0x1097998
#define mmRSMU_SEC_END_ADDR_GROUP_2_UMC			0x109699C
#define mmRSMU_UMC0_RSMU_SEC_END_ADDR_GROUP_2_UMC	0x109699C
#define mmRSMU_UMC1_RSMU_SEC_END_ADDR_GROUP_2_UMC	0x109799C
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_2_UMC		0x10969A0
#define mmRSMU_UMC0_RSMU_SEC_INITID_MASK_SET0_GROUP_2_UMC 0x10969A0
#define mmRSMU_UMC1_RSMU_SEC_INITID_MASK_SET0_GROUP_2_UMC 0x10979A0
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_2_UMC		0x10969A4
#define mmRSMU_UMC0_RSMU_SEC_UNITID_MASK_SET0_GROUP_2_UMC 0x10969A4
#define mmRSMU_UMC1_RSMU_SEC_UNITID_MASK_SET0_GROUP_2_UMC 0x10979A4
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_2_UMC		0x10969A8
#define mmRSMU_UMC0_RSMU_SEC_MISC_MASK_SET0_GROUP_2_UMC 0x10969A8
#define mmRSMU_UMC1_RSMU_SEC_MISC_MASK_SET0_GROUP_2_UMC 0x10979A8
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_2_UMC		0x10969AC
#define mmRSMU_UMC0_RSMU_SEC_INITID_MASK_SET1_GROUP_2_UMC 0x10969AC
#define mmRSMU_UMC1_RSMU_SEC_INITID_MASK_SET1_GROUP_2_UMC 0x10979AC
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_2_UMC		0x10969B0
#define mmRSMU_UMC0_RSMU_SEC_UNITID_MASK_SET1_GROUP_2_UMC 0x10969B0
#define mmRSMU_UMC1_RSMU_SEC_UNITID_MASK_SET1_GROUP_2_UMC 0x10979B0
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_2_UMC		0x10969B4
#define mmRSMU_UMC0_RSMU_SEC_MISC_MASK_SET1_GROUP_2_UMC 0x10969B4
#define mmRSMU_UMC1_RSMU_SEC_MISC_MASK_SET1_GROUP_2_UMC 0x10979B4
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_2_UMC		0x10969B8
#define mmRSMU_UMC0_RSMU_SEC_ACCESS_CONTROL_GROUP_2_UMC 0x10969B8
#define mmRSMU_UMC1_RSMU_SEC_ACCESS_CONTROL_GROUP_2_UMC 0x10979B8
#define mmRSMU_SEC_START_ADDR_GROUP_3_UMC		0x10969BC
#define mmRSMU_UMC0_RSMU_SEC_START_ADDR_GROUP_3_UMC	0x10969BC
#define mmRSMU_UMC1_RSMU_SEC_START_ADDR_GROUP_3_UMC	0x10979BC
#define mmRSMU_SEC_END_ADDR_GROUP_3_UMC			0x10969C0
#define mmRSMU_UMC0_RSMU_SEC_END_ADDR_GROUP_3_UMC	0x10969C0
#define mmRSMU_UMC1_RSMU_SEC_END_ADDR_GROUP_3_UMC	0x10979C0
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_3_UMC		0x10969C4
#define mmRSMU_UMC0_RSMU_SEC_INITID_MASK_SET0_GROUP_3_UMC 0x10969C4
#define mmRSMU_UMC1_RSMU_SEC_INITID_MASK_SET0_GROUP_3_UMC 0x10979C4
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_3_UMC		0x10969C8
#define mmRSMU_UMC0_RSMU_SEC_UNITID_MASK_SET0_GROUP_3_UMC 0x10969C8
#define mmRSMU_UMC1_RSMU_SEC_UNITID_MASK_SET0_GROUP_3_UMC 0x10979C8
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_3_UMC		0x10969CC
#define mmRSMU_UMC0_RSMU_SEC_MISC_MASK_SET0_GROUP_3_UMC 0x10969CC
#define mmRSMU_UMC1_RSMU_SEC_MISC_MASK_SET0_GROUP_3_UMC 0x10979CC
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_3_UMC		0x10969D0
#define mmRSMU_UMC0_RSMU_SEC_INITID_MASK_SET1_GROUP_3_UMC 0x10969D0
#define mmRSMU_UMC1_RSMU_SEC_INITID_MASK_SET1_GROUP_3_UMC 0x10979D0
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_3_UMC		0x10969D4
#define mmRSMU_UMC0_RSMU_SEC_UNITID_MASK_SET1_GROUP_3_UMC 0x10969D4
#define mmRSMU_UMC1_RSMU_SEC_UNITID_MASK_SET1_GROUP_3_UMC 0x10979D4
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_3_UMC		0x10969D8
#define mmRSMU_UMC0_RSMU_SEC_MISC_MASK_SET1_GROUP_3_UMC 0x10969D8
#define mmRSMU_UMC1_RSMU_SEC_MISC_MASK_SET1_GROUP_3_UMC 0x10979D8
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_3_UMC		0x10969DC
#define mmRSMU_UMC0_RSMU_SEC_ACCESS_CONTROL_GROUP_3_UMC 0x10969DC
#define mmRSMU_UMC1_RSMU_SEC_ACCESS_CONTROL_GROUP_3_UMC 0x10979DC
#define mmRSMU_SEC_START_ADDR_GROUP_4_UMC		0x10969E0
#define mmRSMU_UMC0_RSMU_SEC_START_ADDR_GROUP_4_UMC	0x10969E0
#define mmRSMU_UMC1_RSMU_SEC_START_ADDR_GROUP_4_UMC	0x10979E0
#define mmRSMU_SEC_END_ADDR_GROUP_4_UMC			0x10969E4
#define mmRSMU_UMC0_RSMU_SEC_END_ADDR_GROUP_4_UMC	0x10969E4
#define mmRSMU_UMC1_RSMU_SEC_END_ADDR_GROUP_4_UMC	0x10979E4
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_4_UMC		0x10969E8
#define mmRSMU_UMC0_RSMU_SEC_INITID_MASK_SET0_GROUP_4_UMC 0x10969E8
#define mmRSMU_UMC1_RSMU_SEC_INITID_MASK_SET0_GROUP_4_UMC 0x10979E8
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_4_UMC		0x10969EC
#define mmRSMU_UMC0_RSMU_SEC_UNITID_MASK_SET0_GROUP_4_UMC 0x10969EC
#define mmRSMU_UMC1_RSMU_SEC_UNITID_MASK_SET0_GROUP_4_UMC 0x10979EC
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_4_UMC		0x10969F0
#define mmRSMU_UMC0_RSMU_SEC_MISC_MASK_SET0_GROUP_4_UMC 0x10969F0
#define mmRSMU_UMC1_RSMU_SEC_MISC_MASK_SET0_GROUP_4_UMC 0x10979F0
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_4_UMC		0x10969F4
#define mmRSMU_UMC0_RSMU_SEC_INITID_MASK_SET1_GROUP_4_UMC 0x10969F4
#define mmRSMU_UMC1_RSMU_SEC_INITID_MASK_SET1_GROUP_4_UMC 0x10979F4
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_4_UMC		0x10969F8
#define mmRSMU_UMC0_RSMU_SEC_UNITID_MASK_SET1_GROUP_4_UMC 0x10969F8
#define mmRSMU_UMC1_RSMU_SEC_UNITID_MASK_SET1_GROUP_4_UMC 0x10979F8
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_4_UMC		0x10969FC
#define mmRSMU_UMC0_RSMU_SEC_MISC_MASK_SET1_GROUP_4_UMC 0x10969FC
#define mmRSMU_UMC1_RSMU_SEC_MISC_MASK_SET1_GROUP_4_UMC 0x10979FC
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_4_UMC		0x1096A00
#define mmRSMU_UMC0_RSMU_SEC_ACCESS_CONTROL_GROUP_4_UMC 0x1096A00
#define mmRSMU_UMC1_RSMU_SEC_ACCESS_CONTROL_GROUP_4_UMC 0x1097A00
#define mmRSMU_SEC_START_ADDR_GROUP_5_UMC		0x1096A04
#define mmRSMU_UMC0_RSMU_SEC_START_ADDR_GROUP_5_UMC	0x1096A04
#define mmRSMU_UMC1_RSMU_SEC_START_ADDR_GROUP_5_UMC	0x1097A04
#define mmRSMU_SEC_END_ADDR_GROUP_5_UMC			0x1096A08
#define mmRSMU_UMC0_RSMU_SEC_END_ADDR_GROUP_5_UMC	0x1096A08
#define mmRSMU_UMC1_RSMU_SEC_END_ADDR_GROUP_5_UMC	0x1097A08
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_5_UMC		0x1096A0C
#define mmRSMU_UMC0_RSMU_SEC_INITID_MASK_SET0_GROUP_5_UMC 0x1096A0C
#define mmRSMU_UMC1_RSMU_SEC_INITID_MASK_SET0_GROUP_5_UMC 0x1097A0C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_5_UMC		0x1096A10
#define mmRSMU_UMC0_RSMU_SEC_UNITID_MASK_SET0_GROUP_5_UMC 0x1096A10
#define mmRSMU_UMC1_RSMU_SEC_UNITID_MASK_SET0_GROUP_5_UMC 0x1097A10
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_5_UMC		0x1096A14
#define mmRSMU_UMC0_RSMU_SEC_MISC_MASK_SET0_GROUP_5_UMC 0x1096A14
#define mmRSMU_UMC1_RSMU_SEC_MISC_MASK_SET0_GROUP_5_UMC 0x1097A14
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_5_UMC		0x1096A18
#define mmRSMU_UMC0_RSMU_SEC_INITID_MASK_SET1_GROUP_5_UMC 0x1096A18
#define mmRSMU_UMC1_RSMU_SEC_INITID_MASK_SET1_GROUP_5_UMC 0x1097A18
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_5_UMC		0x1096A1C
#define mmRSMU_UMC0_RSMU_SEC_UNITID_MASK_SET1_GROUP_5_UMC 0x1096A1C
#define mmRSMU_UMC1_RSMU_SEC_UNITID_MASK_SET1_GROUP_5_UMC 0x1097A1C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_5_UMC		0x1096A20
#define mmRSMU_UMC0_RSMU_SEC_MISC_MASK_SET1_GROUP_5_UMC 0x1096A20
#define mmRSMU_UMC1_RSMU_SEC_MISC_MASK_SET1_GROUP_5_UMC 0x1097A20
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_5_UMC		0x1096A24
#define mmRSMU_UMC0_RSMU_SEC_ACCESS_CONTROL_GROUP_5_UMC 0x1096A24
#define mmRSMU_UMC1_RSMU_SEC_ACCESS_CONTROL_GROUP_5_UMC 0x1097A24
#define mmRSMU_SEC_START_ADDR_GROUP_6_UMC		0x1096A28
#define mmRSMU_UMC0_RSMU_SEC_START_ADDR_GROUP_6_UMC	0x1096A28
#define mmRSMU_UMC1_RSMU_SEC_START_ADDR_GROUP_6_UMC	0x1097A28
#define mmRSMU_SEC_END_ADDR_GROUP_6_UMC			0x1096A2C
#define mmRSMU_UMC0_RSMU_SEC_END_ADDR_GROUP_6_UMC	0x1096A2C
#define mmRSMU_UMC1_RSMU_SEC_END_ADDR_GROUP_6_UMC	0x1097A2C
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_6_UMC		0x1096A30
#define mmRSMU_UMC0_RSMU_SEC_INITID_MASK_SET0_GROUP_6_UMC 0x1096A30
#define mmRSMU_UMC1_RSMU_SEC_INITID_MASK_SET0_GROUP_6_UMC 0x1097A30
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_6_UMC		0x1096A34
#define mmRSMU_UMC0_RSMU_SEC_UNITID_MASK_SET0_GROUP_6_UMC 0x1096A34
#define mmRSMU_UMC1_RSMU_SEC_UNITID_MASK_SET0_GROUP_6_UMC 0x1097A34
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_6_UMC		0x1096A38
#define mmRSMU_UMC0_RSMU_SEC_MISC_MASK_SET0_GROUP_6_UMC 0x1096A38
#define mmRSMU_UMC1_RSMU_SEC_MISC_MASK_SET0_GROUP_6_UMC 0x1097A38
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_6_UMC		0x1096A3C
#define mmRSMU_UMC0_RSMU_SEC_INITID_MASK_SET1_GROUP_6_UMC 0x1096A3C
#define mmRSMU_UMC1_RSMU_SEC_INITID_MASK_SET1_GROUP_6_UMC 0x1097A3C
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_6_UMC		0x1096A40
#define mmRSMU_UMC0_RSMU_SEC_UNITID_MASK_SET1_GROUP_6_UMC 0x1096A40
#define mmRSMU_UMC1_RSMU_SEC_UNITID_MASK_SET1_GROUP_6_UMC 0x1097A40
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_6_UMC		0x1096A44
#define mmRSMU_UMC0_RSMU_SEC_MISC_MASK_SET1_GROUP_6_UMC 0x1096A44
#define mmRSMU_UMC1_RSMU_SEC_MISC_MASK_SET1_GROUP_6_UMC 0x1097A44
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_6_UMC		0x1096A48
#define mmRSMU_UMC0_RSMU_SEC_ACCESS_CONTROL_GROUP_6_UMC 0x1096A48
#define mmRSMU_UMC1_RSMU_SEC_ACCESS_CONTROL_GROUP_6_UMC 0x1097A48
#define mmRSMU_SEC_START_ADDR_GROUP_7_UMC		0x1096A4C
#define mmRSMU_UMC0_RSMU_SEC_START_ADDR_GROUP_7_UMC	0x1096A4C
#define mmRSMU_UMC1_RSMU_SEC_START_ADDR_GROUP_7_UMC	0x1097A4C
#define mmRSMU_SEC_END_ADDR_GROUP_7_UMC			0x1096A50
#define mmRSMU_UMC0_RSMU_SEC_END_ADDR_GROUP_7_UMC	0x1096A50
#define mmRSMU_UMC1_RSMU_SEC_END_ADDR_GROUP_7_UMC	0x1097A50
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_7_UMC		0x1096A54
#define mmRSMU_UMC0_RSMU_SEC_INITID_MASK_SET0_GROUP_7_UMC 0x1096A54
#define mmRSMU_UMC1_RSMU_SEC_INITID_MASK_SET0_GROUP_7_UMC 0x1097A54
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_7_UMC		0x1096A58
#define mmRSMU_UMC0_RSMU_SEC_UNITID_MASK_SET0_GROUP_7_UMC 0x1096A58
#define mmRSMU_UMC1_RSMU_SEC_UNITID_MASK_SET0_GROUP_7_UMC 0x1097A58
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_7_UMC		0x1096A5C
#define mmRSMU_UMC0_RSMU_SEC_MISC_MASK_SET0_GROUP_7_UMC 0x1096A5C
#define mmRSMU_UMC1_RSMU_SEC_MISC_MASK_SET0_GROUP_7_UMC 0x1097A5C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_7_UMC		0x1096A60
#define mmRSMU_UMC0_RSMU_SEC_INITID_MASK_SET1_GROUP_7_UMC 0x1096A60
#define mmRSMU_UMC1_RSMU_SEC_INITID_MASK_SET1_GROUP_7_UMC 0x1097A60
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_7_UMC		0x1096A64
#define mmRSMU_UMC0_RSMU_SEC_UNITID_MASK_SET1_GROUP_7_UMC 0x1096A64
#define mmRSMU_UMC1_RSMU_SEC_UNITID_MASK_SET1_GROUP_7_UMC 0x1097A64
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_7_UMC		0x1096A68
#define mmRSMU_UMC0_RSMU_SEC_MISC_MASK_SET1_GROUP_7_UMC 0x1096A68
#define mmRSMU_UMC1_RSMU_SEC_MISC_MASK_SET1_GROUP_7_UMC 0x1097A68
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_7_UMC		0x1096A6C
#define mmRSMU_UMC0_RSMU_SEC_ACCESS_CONTROL_GROUP_7_UMC 0x1096A6C
#define mmRSMU_UMC1_RSMU_SEC_ACCESS_CONTROL_GROUP_7_UMC 0x1097A6C
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_UMC		0x1096B94
#define mmRSMU_UMC0_RSMU_SEC_SLAVE_ERROR_LOG_REG_UMC	0x1096B94
#define mmRSMU_UMC1_RSMU_SEC_SLAVE_ERROR_LOG_REG_UMC	0x1097B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_UMC		0x1096B98
#define mmRSMU_UMC0_RSMU_SEC_SLAVE_RANGE_ENABLE_UMC	0x1096B98
#define mmRSMU_UMC1_RSMU_SEC_SLAVE_RANGE_ENABLE_UMC	0x1097B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_UMC		0x1096B9C
#define mmRSMU_UMC0_RSMU_MMIOSEC_SCRATCH_REG_0_UMC	0x1096B9C
#define mmRSMU_UMC1_RSMU_MMIOSEC_SCRATCH_REG_0_UMC	0x1097B9C

// Registers from RSMU_SATA block

#define mmRSMU_HCID_SATA				0x4D400
#define mmRSMU_SIID_SATA				0x4D404
#define mmRSMU_DBG_MUX_CONTROL_SATA			0x4D408
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_SATA		0x4D40C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_SATA		0x4D410
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_SATA		0x4D414
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_SATA		0x4D418
#define mmRSMU_SOFT_RESETB_SATA				0x4D41C
#define mmRSMU_PGFSM_CONTROL_SATA			0x4D420
#define mmRSMU_PGFSM_WR_DATA_SATA			0x4D424
#define mmRSMU_PGFSM_RD_DATA_SATA			0x4D428
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_SATA		0x4D458
#define mmRSMU_IP_MASTER_STATUS_SATA			0x4D45C
#define mmRSMU_GPUREG_SCRATCH_REG_0_SATA		0x4D460
#define mmRSMU_GPUREG_SCRATCH_REG_1_SATA		0x4D464
#define mmRSMU_COLD_RESETB_SATA				0x10A8004
#define mmRSMU_HARD_RESETB_SATA				0x10A8008
#define mmRSMU_PUB_FUSE_ADDR_SATA			0x10A800C
#define mmRSMU_SEC_FUSE_ADDR_SATA			0x10A8010
#define mmRSMU_MEM_POWER_CTRL_SATA			0x10A8018
#define mmRSMU_MP0_STRAPRX_ADDR_SATA			0x10A801C
#define mmRSMU_MP0_STRAPRX_DATA_SATA			0x10A8020
#define mmRSMU_SMS_FUSE_CFG_SATA			0x10A8028
#define mmRSMU_SMS_FUSE_ADDR_BASE_SATA			0x10A802C
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_SATA		0x10A8030
#define mmRSMU_STRAP_CONTROL_SATA			0x10A8034
#define mmRSMU_CAC_LKG_WEIGHT_0_SATA			0x10A805C
#define mmRSMU_CAC_LKG_ACC_0_SATA			0x10A809C
#define mmRSMU_CAC_CONTROL_SATA				0x10A813C
#define mmRSMU_CAC_WEIGHT_0_SATA			0x10A8140
#define mmRSMU_CAC_WEIGHT_1_SATA			0x10A8144
#define mmRSMU_CAC_WEIGHT_2_SATA			0x10A8148
#define mmRSMU_CAC_WEIGHT_3_SATA			0x10A814C
#define mmRSMU_CAC_WEIGHT_4_SATA			0x10A8150
#define mmRSMU_CAC_WEIGHT_5_SATA			0x10A8154
#define mmRSMU_CAC_AGGR_LO_SATA				0x10A8180
#define mmRSMU_CAC_AGGR_HI_SATA				0x10A8184
#define mmRSMU_COUNTER_0_SATA				0x10A81D4
#define mmRSMU_COUNTER_1_SATA				0x10A81D8
#define mmRSMU_PWRMGT_INTR_ENABLE_P0_SATA		0x10A81DC
#define mmRSMU_PWRMGT_INTR_ENABLE_P1_SATA		0x10A81E0
#define mmRSMU_PWRMGT_INTR_ENABLE_P2_SATA		0x10A81E4
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P0_SATA		0x10A81E8
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P1_SATA		0x10A81EC
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P2_SATA		0x10A81F0
#define mmRSMU_PWRMGT_INTR_CONFIG_P0_SATA		0x10A81F4
#define mmRSMU_PWRMGT_INTR_CONFIG_P1_SATA		0x10A81F8
#define mmRSMU_PWRMGT_INTR_CONFIG_P2_SATA		0x10A81FC
#define mmRSMU_PWRMGT_INTR_STATUS_SATA			0x10A8200
#define mmRSMU_PWRMGT_INTR_PENDING_P0_SATA		0x10A8204
#define mmRSMU_PWRMGT_INTR_PENDING_P1_SATA		0x10A8208
#define mmRSMU_PWRMGT_INTR_PENDING_P2_SATA		0x10A820C
#define mmRSMU_PWRMGT_INTR_TYPE_SATA			0x10A8210
#define mmRSMU_PWRMGT_INTR_INTERCEPT_SATA		0x10A8214
#define mmRSMU_PWRMGT_INTR_CLEAR_SATA			0x10A8218
#define mmRSMU_HARD_RESETB_DELAY_SATA			0x10A821C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_SATA		0x10A8220
#define mmRSMU_VF_ENABLE_SATA				0x10A8224
#define mmRSMU_MGCG_CONTROL_SATA			0x10A8228
#define mmRSMU_CAC_ACC_0_SATA				0x10A823C
#define mmRSMU_CAC_ACC_1_SATA				0x10A8240
#define mmRSMU_CAC_ACC_2_SATA				0x10A8244
#define mmRSMU_CAC_ACC_3_SATA				0x10A8248
#define mmRSMU_CAC_ACC_4_SATA				0x10A824C
#define mmRSMU_CAC_ACC_5_SATA				0x10A8250
#define mmRSMU_CAC_ACC_6_SATA				0x10A8254
#define mmRSMU_CAC_ACC_7_SATA				0x10A8258
#define mmRSMU_CAC_ACC_8_SATA				0x10A825C
#define mmRSMU_CAC_ACC_9_SATA				0x10A8260
#define mmRSMU_CAC_ACC_10_SATA				0x10A8264
#define mmRSMU_SEC_AXI_MASTER_ENABLE_SATA		0x10A8800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_SATA		0x10A8804
#define mmRSMU_AXI_MASTER_QOS_CNTL_SATA			0x10A8808
#define mmRSMU_MASTER_ERROR_COUNTER_SATA		0x10A880C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_SATA			0x10A8810
#define mmRSMU_RESET_TIMEOUT_CONTROL_SATA		0x10A8814
#define mmRSMU_SLAVE_ERROR_COUNTER_SATA			0x10A8818
#define mmRSMU_AEB_LOCK_0_SATA				0x10A881C
#define mmRSMU_AEB_LOCK_1_SATA				0x10A8820
#define mmRSMU_AEB_OVERRIDE_0_SATA			0x10A8824
#define mmRSMU_AEB_OVERRIDE_1_SATA			0x10A8828
#define mmRSMU_SEC_INTR_ENABLE_SATA			0x10A882C
#define mmRSMU_SEC_INTR_TARGET_ADDR_SATA		0x10A8830
#define mmRSMU_SEC_INTR_CONFIG_SATA			0x10A8834
#define mmRSMU_SEC_INTR_STATUS_SATA			0x10A8838
#define mmRSMU_SEC_INTR_PENDING_SATA			0x10A883C
#define mmRSMU_SEC_INTR_TYPE_SATA			0x10A8840
#define mmRSMU_SEC_INTR_INTERCEPT_SATA			0x10A8844
#define mmRSMU_SEC_INTR_CLEAR_SATA			0x10A8848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_SATA		0x10A884C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_SATA		0x10A892C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_SATA		0x10A8930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_SATA	0x10A8934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_SATA	0x10A8938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SATA	0x10A893C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_SATA	0x10A8940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_SATA	0x10A8944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SATA	0x10A8948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SATA	0x10A894C
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_SATA		0x10A8B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_SATA		0x10A8B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_SATA		0x10A8B9C

// Registers from RSMU_CCXSEC block

#define mmRSMU_HCID_CCXSEC				0x4D800
#define mmRSMU_SIID_CCXSEC				0x4D804
#define mmRSMU_DBG_MUX_CONTROL_CCXSEC			0x4D808
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_CCXSEC		0x4D80C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_CCXSEC		0x4D810
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_CCXSEC		0x4D814
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_CCXSEC		0x4D818
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_CCXSEC		0x4D858
#define mmRSMU_IP_MASTER_STATUS_CCXSEC			0x4D85C
#define mmRSMU_GPUREG_SCRATCH_REG_0_CCXSEC		0x4D860
#define mmRSMU_GPUREG_SCRATCH_REG_1_CCXSEC		0x4D864
#define mmRSMU_COLD_RESETB_CCXSEC			0x10B0004
#define mmRSMU_HARD_RESETB_CCXSEC			0x10B0008
#define mmRSMU_MEM_POWER_CTRL_CCXSEC			0x10B0018
#define mmRSMU_STRAP_CONTROL_CCXSEC			0x10B0034
#define mmRSMU_HARD_RESETB_DELAY_CCXSEC			0x10B021C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_CCXSEC		0x10B0220
#define mmRSMU_VF_ENABLE_CCXSEC				0x10B0224
#define mmRSMU_MGCG_CONTROL_CCXSEC			0x10B0228
#define mmRSMU_SEC_AXI_MASTER_ENABLE_CCXSEC		0x10B0800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_CCXSEC		0x10B0804
#define mmRSMU_AXI_MASTER_QOS_CNTL_CCXSEC		0x10B0808
#define mmRSMU_MASTER_ERROR_COUNTER_CCXSEC		0x10B080C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_CCXSEC		0x10B0810
#define mmRSMU_RESET_TIMEOUT_CONTROL_CCXSEC		0x10B0814
#define mmRSMU_SLAVE_ERROR_COUNTER_CCXSEC		0x10B0818
#define mmRSMU_AEB_LOCK_0_CCXSEC			0x10B081C
#define mmRSMU_AEB_LOCK_1_CCXSEC			0x10B0820
#define mmRSMU_AEB_OVERRIDE_0_CCXSEC			0x10B0824
#define mmRSMU_AEB_OVERRIDE_1_CCXSEC			0x10B0828
#define mmRSMU_SEC_INTR_ENABLE_CCXSEC			0x10B082C
#define mmRSMU_SEC_INTR_TARGET_ADDR_CCXSEC		0x10B0830
#define mmRSMU_SEC_INTR_CONFIG_CCXSEC			0x10B0834
#define mmRSMU_SEC_INTR_STATUS_CCXSEC			0x10B0838
#define mmRSMU_SEC_INTR_PENDING_CCXSEC			0x10B083C
#define mmRSMU_SEC_INTR_TYPE_CCXSEC			0x10B0840
#define mmRSMU_SEC_INTR_INTERCEPT_CCXSEC		0x10B0844
#define mmRSMU_SEC_INTR_CLEAR_CCXSEC			0x10B0848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CCXSEC	0x10B092C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_CCXSEC		0x10B0930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CCXSEC 0x10B0934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CCXSEC 0x10B0938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CCXSEC	0x10B093C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CCXSEC 0x10B0940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CCXSEC 0x10B0944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CCXSEC	0x10B0948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CCXSEC	0x10B094C
#define mmRSMU_SEC_START_ADDR_GROUP_0_CCXSEC		0x10B0950
#define mmRSMU_SEC_END_ADDR_GROUP_0_CCXSEC		0x10B0954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_CCXSEC	0x10B0958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_CCXSEC	0x10B095C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_CCXSEC	0x10B0960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_CCXSEC	0x10B0964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_CCXSEC	0x10B0968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_CCXSEC	0x10B096C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_CCXSEC	0x10B0970
#define mmRSMU_SEC_START_ADDR_GROUP_1_CCXSEC		0x10B0974
#define mmRSMU_SEC_END_ADDR_GROUP_1_CCXSEC		0x10B0978
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_CCXSEC	0x10B097C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_CCXSEC	0x10B0980
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_CCXSEC	0x10B0984
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_CCXSEC	0x10B0988
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_CCXSEC	0x10B098C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_CCXSEC	0x10B0990
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_CCXSEC	0x10B0994
#define mmRSMU_AXI_MASTER_TRAN_COUNTER_CCXSEC		0x10B0B90
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_CCXSEC		0x10B0B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_CCXSEC		0x10B0B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_CCXSEC		0x10B0B9C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_IP_CCXSEC		0x10B0BA0

// Registers from RSMU_PCIE_PCS block

#define mmRSMU_HCID_PCIE_PCS				0x4A800
#define mmRSMU_SIID_PCIE_PCS				0x4A804
#define mmRSMU_DBG_MUX_CONTROL_PCIE_PCS			0x4A808
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_PCIE_PCS		0x4A80C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_PCIE_PCS		0x4A810
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_PCIE_PCS		0x4A814
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_PCIE_PCS		0x4A818
#define mmRSMU_SOFT_RESETB_PCIE_PCS			0x4A81C
#define mmRSMU_PGFSM_CONTROL_PCIE_PCS			0x4A820
#define mmRSMU_PGFSM_WR_DATA_PCIE_PCS			0x4A824
#define mmRSMU_PGFSM_RD_DATA_PCIE_PCS			0x4A828
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_PCIE_PCS		0x4A858
#define mmRSMU_IP_MASTER_STATUS_PCIE_PCS		0x4A85C
#define mmRSMU_GPUREG_SCRATCH_REG_0_PCIE_PCS		0x4A860
#define mmRSMU_GPUREG_SCRATCH_REG_1_PCIE_PCS		0x4A864
#define mmRSMU_COLD_RESETB_PCIE_PCS			0x1050004
#define mmRSMU_HARD_RESETB_PCIE_PCS			0x1050008
#define mmRSMU_MEM_POWER_CTRL_PCIE_PCS			0x1050018
#define mmRSMU_STRAP_CONTROL_PCIE_PCS			0x1050034
#define mmRSMU_CAC_LKG_WEIGHT_0_PCIE_PCS		0x105005C
#define mmRSMU_CAC_LKG_ACC_0_PCIE_PCS			0x105009C
#define mmRSMU_CAC_CONTROL_PCIE_PCS			0x105013C
#define mmRSMU_CAC_WEIGHT_0_PCIE_PCS			0x1050140
#define mmRSMU_CAC_WEIGHT_1_PCIE_PCS			0x1050144
#define mmRSMU_CAC_WEIGHT_2_PCIE_PCS			0x1050148
#define mmRSMU_CAC_WEIGHT_3_PCIE_PCS			0x105014C
#define mmRSMU_CAC_WEIGHT_4_PCIE_PCS			0x1050150
#define mmRSMU_CAC_WEIGHT_5_PCIE_PCS			0x1050154
#define mmRSMU_CAC_WEIGHT_6_PCIE_PCS			0x1050158
#define mmRSMU_CAC_WEIGHT_7_PCIE_PCS			0x105015C
#define mmRSMU_CAC_WEIGHT_8_PCIE_PCS			0x1050160
#define mmRSMU_CAC_AGGR_LO_PCIE_PCS			0x1050180
#define mmRSMU_CAC_AGGR_HI_PCIE_PCS			0x1050184
#define mmRSMU_HARD_RESETB_DELAY_PCIE_PCS		0x105021C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_PCIE_PCS		0x1050220
#define mmRSMU_VF_ENABLE_PCIE_PCS			0x1050224
#define mmRSMU_MGCG_CONTROL_PCIE_PCS			0x1050228
#define mmRSMU_CAC_ACC_0_PCIE_PCS			0x105023C
#define mmRSMU_CAC_ACC_1_PCIE_PCS			0x1050240
#define mmRSMU_CAC_ACC_2_PCIE_PCS			0x1050244
#define mmRSMU_CAC_ACC_3_PCIE_PCS			0x1050248
#define mmRSMU_CAC_ACC_4_PCIE_PCS			0x105024C
#define mmRSMU_CAC_ACC_5_PCIE_PCS			0x1050250
#define mmRSMU_CAC_ACC_6_PCIE_PCS			0x1050254
#define mmRSMU_CAC_ACC_7_PCIE_PCS			0x1050258
#define mmRSMU_CAC_ACC_8_PCIE_PCS			0x105025C
#define mmRSMU_CAC_ACC_9_PCIE_PCS			0x1050260
#define mmRSMU_CAC_ACC_10_PCIE_PCS			0x1050264
#define mmRSMU_CAC_ACC_11_PCIE_PCS			0x1050268
#define mmRSMU_CAC_ACC_12_PCIE_PCS			0x105026C
#define mmRSMU_CAC_ACC_13_PCIE_PCS			0x1050270
#define mmRSMU_CAC_ACC_14_PCIE_PCS			0x1050274
#define mmRSMU_CAC_ACC_15_PCIE_PCS			0x1050278
#define mmRSMU_CAC_ACC_16_PCIE_PCS			0x105027C
#define mmRSMU_SEC_AXI_MASTER_ENABLE_PCIE_PCS		0x1050800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_PCIE_PCS		0x1050804
#define mmRSMU_AXI_MASTER_QOS_CNTL_PCIE_PCS		0x1050808
#define mmRSMU_MASTER_ERROR_COUNTER_PCIE_PCS		0x105080C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_PCIE_PCS		0x1050810
#define mmRSMU_RESET_TIMEOUT_CONTROL_PCIE_PCS		0x1050814
#define mmRSMU_SLAVE_ERROR_COUNTER_PCIE_PCS		0x1050818
#define mmRSMU_AEB_LOCK_0_PCIE_PCS			0x105081C
#define mmRSMU_AEB_LOCK_1_PCIE_PCS			0x1050820
#define mmRSMU_AEB_OVERRIDE_0_PCIE_PCS			0x1050824
#define mmRSMU_AEB_OVERRIDE_1_PCIE_PCS			0x1050828
#define mmRSMU_SEC_INTR_ENABLE_PCIE_PCS			0x105082C
#define mmRSMU_SEC_INTR_TARGET_ADDR_PCIE_PCS		0x1050830
#define mmRSMU_SEC_INTR_CONFIG_PCIE_PCS			0x1050834
#define mmRSMU_SEC_INTR_STATUS_PCIE_PCS			0x1050838
#define mmRSMU_SEC_INTR_PENDING_PCIE_PCS		0x105083C
#define mmRSMU_SEC_INTR_TYPE_PCIE_PCS			0x1050840
#define mmRSMU_SEC_INTR_INTERCEPT_PCIE_PCS		0x1050844
#define mmRSMU_SEC_INTR_CLEAR_PCIE_PCS			0x1050848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_PCIE_PCS	0x105084C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_PCIE_PCS	0x105092C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_PCIE_PCS		0x1050930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_PCIE_PCS 0x1050934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_PCIE_PCS 0x1050938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_PCIE_PCS 0x105093C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_PCIE_PCS 0x1050940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_PCIE_PCS 0x1050944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_PCIE_PCS 0x1050948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_PCIE_PCS 0x105094C
#define mmRSMU_SEC_START_ADDR_GROUP_0_PCIE_PCS		0x1050950
#define mmRSMU_SEC_END_ADDR_GROUP_0_PCIE_PCS		0x1050954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_PCIE_PCS	0x1050958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_PCIE_PCS	0x105095C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_PCIE_PCS	0x1050960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_PCIE_PCS	0x1050964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_PCIE_PCS	0x1050968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_PCIE_PCS	0x105096C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_PCIE_PCS	0x1050970
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_PCIE_PCS		0x1050B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_PCIE_PCS		0x1050B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_PCIE_PCS		0x1050B9C

// Registers from RSMU_SATA_PCS block

#define mmRSMU_HCID_SATA_PCS				0x4A880
#define mmRSMU_SIID_SATA_PCS				0x4A884
#define mmRSMU_DBG_MUX_CONTROL_SATA_PCS			0x4A888
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_SATA_PCS		0x4A88C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_SATA_PCS		0x4A890
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_SATA_PCS		0x4A894
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_SATA_PCS		0x4A898
#define mmRSMU_SOFT_RESETB_SATA_PCS			0x4A89C
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_SATA_PCS		0x4A8D8
#define mmRSMU_IP_MASTER_STATUS_SATA_PCS		0x4A8DC
#define mmRSMU_GPUREG_SCRATCH_REG_0_SATA_PCS		0x4A8E0
#define mmRSMU_GPUREG_SCRATCH_REG_1_SATA_PCS		0x4A8E4
#define mmRSMU_COLD_RESETB_SATA_PCS			0x1051004
#define mmRSMU_HARD_RESETB_SATA_PCS			0x1051008
#define mmRSMU_MEM_POWER_CTRL_SATA_PCS			0x1051018
#define mmRSMU_STRAP_CONTROL_SATA_PCS			0x1051034
#define mmRSMU_CAC_CONTROL_SATA_PCS			0x105113C
#define mmRSMU_CAC_WEIGHT_0_SATA_PCS			0x1051140
#define mmRSMU_CAC_WEIGHT_1_SATA_PCS			0x1051144
#define mmRSMU_CAC_WEIGHT_2_SATA_PCS			0x1051148
#define mmRSMU_CAC_WEIGHT_3_SATA_PCS			0x105114C
#define mmRSMU_CAC_WEIGHT_4_SATA_PCS			0x1051150
#define mmRSMU_CAC_WEIGHT_5_SATA_PCS			0x1051154
#define mmRSMU_CAC_WEIGHT_6_SATA_PCS			0x1051158
#define mmRSMU_CAC_WEIGHT_7_SATA_PCS			0x105115C
#define mmRSMU_CAC_WEIGHT_8_SATA_PCS			0x1051160
#define mmRSMU_CAC_AGGR_LO_SATA_PCS			0x1051180
#define mmRSMU_CAC_AGGR_HI_SATA_PCS			0x1051184
#define mmRSMU_HARD_RESETB_DELAY_SATA_PCS		0x105121C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_SATA_PCS		0x1051220
#define mmRSMU_VF_ENABLE_SATA_PCS			0x1051224
#define mmRSMU_MGCG_CONTROL_SATA_PCS			0x1051228
#define mmRSMU_CAC_ACC_0_SATA_PCS			0x105123C
#define mmRSMU_CAC_ACC_1_SATA_PCS			0x1051240
#define mmRSMU_CAC_ACC_2_SATA_PCS			0x1051244
#define mmRSMU_CAC_ACC_3_SATA_PCS			0x1051248
#define mmRSMU_CAC_ACC_4_SATA_PCS			0x105124C
#define mmRSMU_CAC_ACC_5_SATA_PCS			0x1051250
#define mmRSMU_CAC_ACC_6_SATA_PCS			0x1051254
#define mmRSMU_CAC_ACC_7_SATA_PCS			0x1051258
#define mmRSMU_CAC_ACC_8_SATA_PCS			0x105125C
#define mmRSMU_CAC_ACC_9_SATA_PCS			0x1051260
#define mmRSMU_CAC_ACC_10_SATA_PCS			0x1051264
#define mmRSMU_CAC_ACC_11_SATA_PCS			0x1051268
#define mmRSMU_CAC_ACC_12_SATA_PCS			0x105126C
#define mmRSMU_CAC_ACC_13_SATA_PCS			0x1051270
#define mmRSMU_CAC_ACC_14_SATA_PCS			0x1051274
#define mmRSMU_CAC_ACC_15_SATA_PCS			0x1051278
#define mmRSMU_CAC_ACC_16_SATA_PCS			0x105127C
#define mmRSMU_SEC_AXI_MASTER_ENABLE_SATA_PCS		0x1051800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_SATA_PCS		0x1051804
#define mmRSMU_AXI_MASTER_QOS_CNTL_SATA_PCS		0x1051808
#define mmRSMU_MASTER_ERROR_COUNTER_SATA_PCS		0x105180C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_SATA_PCS		0x1051810
#define mmRSMU_RESET_TIMEOUT_CONTROL_SATA_PCS		0x1051814
#define mmRSMU_SLAVE_ERROR_COUNTER_SATA_PCS		0x1051818
#define mmRSMU_AEB_LOCK_0_SATA_PCS			0x105181C
#define mmRSMU_AEB_LOCK_1_SATA_PCS			0x1051820
#define mmRSMU_AEB_OVERRIDE_0_SATA_PCS			0x1051824
#define mmRSMU_AEB_OVERRIDE_1_SATA_PCS			0x1051828
#define mmRSMU_SEC_INTR_ENABLE_SATA_PCS			0x105182C
#define mmRSMU_SEC_INTR_TARGET_ADDR_SATA_PCS		0x1051830
#define mmRSMU_SEC_INTR_CONFIG_SATA_PCS			0x1051834
#define mmRSMU_SEC_INTR_STATUS_SATA_PCS			0x1051838
#define mmRSMU_SEC_INTR_PENDING_SATA_PCS		0x105183C
#define mmRSMU_SEC_INTR_TYPE_SATA_PCS			0x1051840
#define mmRSMU_SEC_INTR_INTERCEPT_SATA_PCS		0x1051844
#define mmRSMU_SEC_INTR_CLEAR_SATA_PCS			0x1051848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_SATA_PCS	0x105184C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_SATA_PCS	0x105192C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_SATA_PCS		0x1051930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_SATA_PCS 0x1051934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_SATA_PCS 0x1051938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_SATA_PCS 0x105193C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_SATA_PCS 0x1051940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_SATA_PCS 0x1051944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_SATA_PCS 0x1051948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_SATA_PCS 0x105194C
#define mmRSMU_SEC_START_ADDR_GROUP_0_SATA_PCS		0x1051950
#define mmRSMU_SEC_END_ADDR_GROUP_0_SATA_PCS		0x1051954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_SATA_PCS	0x1051958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_SATA_PCS	0x105195C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_SATA_PCS	0x1051960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_SATA_PCS	0x1051964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_SATA_PCS	0x1051968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_SATA_PCS	0x105196C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_SATA_PCS	0x1051970
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_SATA_PCS		0x1051B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_SATA_PCS		0x1051B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_SATA_PCS		0x1051B9C

// Registers from RSMU_ETHERNET_PCS block

#define mmRSMU_HCID_ETHERNET_PCS			0x4A900
#define mmRSMU_ETHERNET_PCS0_RSMU_HCID_ETHERNET_PCS	0x4A900
#define mmRSMU_ETHERNET_PCS1_RSMU_HCID_ETHERNET_PCS	0x4A980
#define mmRSMU_SIID_ETHERNET_PCS			0x4A904
#define mmRSMU_ETHERNET_PCS0_RSMU_SIID_ETHERNET_PCS	0x4A904
#define mmRSMU_ETHERNET_PCS1_RSMU_SIID_ETHERNET_PCS	0x4A984
#define mmRSMU_DBG_MUX_CONTROL_ETHERNET_PCS		0x4A908
#define mmRSMU_ETHERNET_PCS0_RSMU_DBG_MUX_CONTROL_ETHERNET_PCS 0x4A908
#define mmRSMU_ETHERNET_PCS1_RSMU_DBG_MUX_CONTROL_ETHERNET_PCS 0x4A988
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_ETHERNET_PCS	0x4A90C
#define mmRSMU_ETHERNET_PCS0_RSMU_SW_MMIO_PUB_IND_ADDR_0_ETHERNET_PCS 0x4A90C
#define mmRSMU_ETHERNET_PCS1_RSMU_SW_MMIO_PUB_IND_ADDR_0_ETHERNET_PCS 0x4A98C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_ETHERNET_PCS	0x4A910
#define mmRSMU_ETHERNET_PCS0_RSMU_SW_MMIO_PUB_IND_DATA_0_ETHERNET_PCS 0x4A910
#define mmRSMU_ETHERNET_PCS1_RSMU_SW_MMIO_PUB_IND_DATA_0_ETHERNET_PCS 0x4A990
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_ETHERNET_PCS	0x4A914
#define mmRSMU_ETHERNET_PCS0_RSMU_SW_MMIO_PUB_IND_ADDR_1_ETHERNET_PCS 0x4A914
#define mmRSMU_ETHERNET_PCS1_RSMU_SW_MMIO_PUB_IND_ADDR_1_ETHERNET_PCS 0x4A994
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_ETHERNET_PCS	0x4A918
#define mmRSMU_ETHERNET_PCS0_RSMU_SW_MMIO_PUB_IND_DATA_1_ETHERNET_PCS 0x4A918
#define mmRSMU_ETHERNET_PCS1_RSMU_SW_MMIO_PUB_IND_DATA_1_ETHERNET_PCS 0x4A998
#define mmRSMU_SOFT_RESETB_ETHERNET_PCS			0x4A91C
#define mmRSMU_ETHERNET_PCS0_RSMU_SOFT_RESETB_ETHERNET_PCS 0x4A91C
#define mmRSMU_ETHERNET_PCS1_RSMU_SOFT_RESETB_ETHERNET_PCS 0x4A99C
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_ETHERNET_PCS	0x4A958
#define mmRSMU_ETHERNET_PCS0_RSMU_TIMEOUT_ERROR_LOG_REG_ETHERNET_PCS 0x4A958
#define mmRSMU_ETHERNET_PCS1_RSMU_TIMEOUT_ERROR_LOG_REG_ETHERNET_PCS 0x4A9D8
#define mmRSMU_IP_MASTER_STATUS_ETHERNET_PCS		0x4A95C
#define mmRSMU_ETHERNET_PCS0_RSMU_IP_MASTER_STATUS_ETHERNET_PCS 0x4A95C
#define mmRSMU_ETHERNET_PCS1_RSMU_IP_MASTER_STATUS_ETHERNET_PCS 0x4A9DC
#define mmRSMU_GPUREG_SCRATCH_REG_0_ETHERNET_PCS	0x4A960
#define mmRSMU_ETHERNET_PCS0_RSMU_GPUREG_SCRATCH_REG_0_ETHERNET_PCS 0x4A960
#define mmRSMU_ETHERNET_PCS1_RSMU_GPUREG_SCRATCH_REG_0_ETHERNET_PCS 0x4A9E0
#define mmRSMU_GPUREG_SCRATCH_REG_1_ETHERNET_PCS	0x4A964
#define mmRSMU_ETHERNET_PCS0_RSMU_GPUREG_SCRATCH_REG_1_ETHERNET_PCS 0x4A964
#define mmRSMU_ETHERNET_PCS1_RSMU_GPUREG_SCRATCH_REG_1_ETHERNET_PCS 0x4A9E4
#define mmRSMU_COLD_RESETB_ETHERNET_PCS			0x1052004
#define mmRSMU_ETHERNET_PCS0_RSMU_COLD_RESETB_ETHERNET_PCS 0x1052004
#define mmRSMU_ETHERNET_PCS1_RSMU_COLD_RESETB_ETHERNET_PCS 0x1053004
#define mmRSMU_HARD_RESETB_ETHERNET_PCS			0x1052008
#define mmRSMU_ETHERNET_PCS0_RSMU_HARD_RESETB_ETHERNET_PCS 0x1052008
#define mmRSMU_ETHERNET_PCS1_RSMU_HARD_RESETB_ETHERNET_PCS 0x1053008
#define mmRSMU_MEM_POWER_CTRL_ETHERNET_PCS		0x1052018
#define mmRSMU_ETHERNET_PCS0_RSMU_MEM_POWER_CTRL_ETHERNET_PCS 0x1052018
#define mmRSMU_ETHERNET_PCS1_RSMU_MEM_POWER_CTRL_ETHERNET_PCS 0x1053018
#define mmRSMU_SMS_FUSE_CFG_ETHERNET_PCS		0x1052028
#define mmRSMU_ETHERNET_PCS0_RSMU_SMS_FUSE_CFG_ETHERNET_PCS 0x1052028
#define mmRSMU_ETHERNET_PCS1_RSMU_SMS_FUSE_CFG_ETHERNET_PCS 0x1053028
#define mmRSMU_SMS_FUSE_ADDR_BASE_ETHERNET_PCS		0x105202C
#define mmRSMU_ETHERNET_PCS0_RSMU_SMS_FUSE_ADDR_BASE_ETHERNET_PCS 0x105202C
#define mmRSMU_ETHERNET_PCS1_RSMU_SMS_FUSE_ADDR_BASE_ETHERNET_PCS 0x105302C
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_ETHERNET_PCS	0x1052030
#define mmRSMU_ETHERNET_PCS0_RSMU_SMS_FUSE_ADDR_OFFSET_ETHERNET_PCS 0x1052030
#define mmRSMU_ETHERNET_PCS1_RSMU_SMS_FUSE_ADDR_OFFSET_ETHERNET_PCS 0x1053030
#define mmRSMU_STRAP_CONTROL_ETHERNET_PCS		0x1052034
#define mmRSMU_ETHERNET_PCS0_RSMU_STRAP_CONTROL_ETHERNET_PCS 0x1052034
#define mmRSMU_ETHERNET_PCS1_RSMU_STRAP_CONTROL_ETHERNET_PCS 0x1053034
#define mmRSMU_CAC_CONTROL_ETHERNET_PCS			0x105213C
#define mmRSMU_ETHERNET_PCS0_RSMU_CAC_CONTROL_ETHERNET_PCS 0x105213C
#define mmRSMU_ETHERNET_PCS1_RSMU_CAC_CONTROL_ETHERNET_PCS 0x105313C
#define mmRSMU_CAC_WEIGHT_0_ETHERNET_PCS		0x1052140
#define mmRSMU_ETHERNET_PCS0_RSMU_CAC_WEIGHT_0_ETHERNET_PCS 0x1052140
#define mmRSMU_ETHERNET_PCS1_RSMU_CAC_WEIGHT_0_ETHERNET_PCS 0x1053140
#define mmRSMU_CAC_WEIGHT_1_ETHERNET_PCS		0x1052144
#define mmRSMU_ETHERNET_PCS0_RSMU_CAC_WEIGHT_1_ETHERNET_PCS 0x1052144
#define mmRSMU_ETHERNET_PCS1_RSMU_CAC_WEIGHT_1_ETHERNET_PCS 0x1053144
#define mmRSMU_CAC_WEIGHT_2_ETHERNET_PCS		0x1052148
#define mmRSMU_ETHERNET_PCS0_RSMU_CAC_WEIGHT_2_ETHERNET_PCS 0x1052148
#define mmRSMU_ETHERNET_PCS1_RSMU_CAC_WEIGHT_2_ETHERNET_PCS 0x1053148
#define mmRSMU_CAC_WEIGHT_3_ETHERNET_PCS		0x105214C
#define mmRSMU_ETHERNET_PCS0_RSMU_CAC_WEIGHT_3_ETHERNET_PCS 0x105214C
#define mmRSMU_ETHERNET_PCS1_RSMU_CAC_WEIGHT_3_ETHERNET_PCS 0x105314C
#define mmRSMU_CAC_WEIGHT_4_ETHERNET_PCS		0x1052150
#define mmRSMU_ETHERNET_PCS0_RSMU_CAC_WEIGHT_4_ETHERNET_PCS 0x1052150
#define mmRSMU_ETHERNET_PCS1_RSMU_CAC_WEIGHT_4_ETHERNET_PCS 0x1053150
#define mmRSMU_CAC_WEIGHT_5_ETHERNET_PCS		0x1052154
#define mmRSMU_ETHERNET_PCS0_RSMU_CAC_WEIGHT_5_ETHERNET_PCS 0x1052154
#define mmRSMU_ETHERNET_PCS1_RSMU_CAC_WEIGHT_5_ETHERNET_PCS 0x1053154
#define mmRSMU_CAC_WEIGHT_6_ETHERNET_PCS		0x1052158
#define mmRSMU_ETHERNET_PCS0_RSMU_CAC_WEIGHT_6_ETHERNET_PCS 0x1052158
#define mmRSMU_ETHERNET_PCS1_RSMU_CAC_WEIGHT_6_ETHERNET_PCS 0x1053158
#define mmRSMU_CAC_WEIGHT_7_ETHERNET_PCS		0x105215C
#define mmRSMU_ETHERNET_PCS0_RSMU_CAC_WEIGHT_7_ETHERNET_PCS 0x105215C
#define mmRSMU_ETHERNET_PCS1_RSMU_CAC_WEIGHT_7_ETHERNET_PCS 0x105315C
#define mmRSMU_CAC_WEIGHT_8_ETHERNET_PCS		0x1052160
#define mmRSMU_ETHERNET_PCS0_RSMU_CAC_WEIGHT_8_ETHERNET_PCS 0x1052160
#define mmRSMU_ETHERNET_PCS1_RSMU_CAC_WEIGHT_8_ETHERNET_PCS 0x1053160
#define mmRSMU_CAC_AGGR_LO_ETHERNET_PCS			0x1052180
#define mmRSMU_ETHERNET_PCS0_RSMU_CAC_AGGR_LO_ETHERNET_PCS 0x1052180
#define mmRSMU_ETHERNET_PCS1_RSMU_CAC_AGGR_LO_ETHERNET_PCS 0x1053180
#define mmRSMU_CAC_AGGR_HI_ETHERNET_PCS			0x1052184
#define mmRSMU_ETHERNET_PCS0_RSMU_CAC_AGGR_HI_ETHERNET_PCS 0x1052184
#define mmRSMU_ETHERNET_PCS1_RSMU_CAC_AGGR_HI_ETHERNET_PCS 0x1053184
#define mmRSMU_HARD_RESETB_DELAY_ETHERNET_PCS		0x105221C
#define mmRSMU_ETHERNET_PCS0_RSMU_HARD_RESETB_DELAY_ETHERNET_PCS 0x105221C
#define mmRSMU_ETHERNET_PCS1_RSMU_HARD_RESETB_DELAY_ETHERNET_PCS 0x105321C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_ETHERNET_PCS	0x1052220
#define mmRSMU_ETHERNET_PCS0_RSMU_MMIOPUB_SCRATCH_REG_0_ETHERNET_PCS 0x1052220
#define mmRSMU_ETHERNET_PCS1_RSMU_MMIOPUB_SCRATCH_REG_0_ETHERNET_PCS 0x1053220
#define mmRSMU_VF_ENABLE_ETHERNET_PCS			0x1052224
#define mmRSMU_ETHERNET_PCS0_RSMU_VF_ENABLE_ETHERNET_PCS 0x1052224
#define mmRSMU_ETHERNET_PCS1_RSMU_VF_ENABLE_ETHERNET_PCS 0x1053224
#define mmRSMU_MGCG_CONTROL_ETHERNET_PCS		0x1052228
#define mmRSMU_ETHERNET_PCS0_RSMU_MGCG_CONTROL_ETHERNET_PCS 0x1052228
#define mmRSMU_ETHERNET_PCS1_RSMU_MGCG_CONTROL_ETHERNET_PCS 0x1053228
#define mmRSMU_CAC_ACC_0_ETHERNET_PCS			0x105223C
#define mmRSMU_ETHERNET_PCS0_RSMU_CAC_ACC_0_ETHERNET_PCS 0x105223C
#define mmRSMU_ETHERNET_PCS1_RSMU_CAC_ACC_0_ETHERNET_PCS 0x105323C
#define mmRSMU_CAC_ACC_1_ETHERNET_PCS			0x1052240
#define mmRSMU_ETHERNET_PCS0_RSMU_CAC_ACC_1_ETHERNET_PCS 0x1052240
#define mmRSMU_ETHERNET_PCS1_RSMU_CAC_ACC_1_ETHERNET_PCS 0x1053240
#define mmRSMU_CAC_ACC_2_ETHERNET_PCS			0x1052244
#define mmRSMU_ETHERNET_PCS0_RSMU_CAC_ACC_2_ETHERNET_PCS 0x1052244
#define mmRSMU_ETHERNET_PCS1_RSMU_CAC_ACC_2_ETHERNET_PCS 0x1053244
#define mmRSMU_CAC_ACC_3_ETHERNET_PCS			0x1052248
#define mmRSMU_ETHERNET_PCS0_RSMU_CAC_ACC_3_ETHERNET_PCS 0x1052248
#define mmRSMU_ETHERNET_PCS1_RSMU_CAC_ACC_3_ETHERNET_PCS 0x1053248
#define mmRSMU_CAC_ACC_4_ETHERNET_PCS			0x105224C
#define mmRSMU_ETHERNET_PCS0_RSMU_CAC_ACC_4_ETHERNET_PCS 0x105224C
#define mmRSMU_ETHERNET_PCS1_RSMU_CAC_ACC_4_ETHERNET_PCS 0x105324C
#define mmRSMU_CAC_ACC_5_ETHERNET_PCS			0x1052250
#define mmRSMU_ETHERNET_PCS0_RSMU_CAC_ACC_5_ETHERNET_PCS 0x1052250
#define mmRSMU_ETHERNET_PCS1_RSMU_CAC_ACC_5_ETHERNET_PCS 0x1053250
#define mmRSMU_CAC_ACC_6_ETHERNET_PCS			0x1052254
#define mmRSMU_ETHERNET_PCS0_RSMU_CAC_ACC_6_ETHERNET_PCS 0x1052254
#define mmRSMU_ETHERNET_PCS1_RSMU_CAC_ACC_6_ETHERNET_PCS 0x1053254
#define mmRSMU_CAC_ACC_7_ETHERNET_PCS			0x1052258
#define mmRSMU_ETHERNET_PCS0_RSMU_CAC_ACC_7_ETHERNET_PCS 0x1052258
#define mmRSMU_ETHERNET_PCS1_RSMU_CAC_ACC_7_ETHERNET_PCS 0x1053258
#define mmRSMU_CAC_ACC_8_ETHERNET_PCS			0x105225C
#define mmRSMU_ETHERNET_PCS0_RSMU_CAC_ACC_8_ETHERNET_PCS 0x105225C
#define mmRSMU_ETHERNET_PCS1_RSMU_CAC_ACC_8_ETHERNET_PCS 0x105325C
#define mmRSMU_CAC_ACC_9_ETHERNET_PCS			0x1052260
#define mmRSMU_ETHERNET_PCS0_RSMU_CAC_ACC_9_ETHERNET_PCS 0x1052260
#define mmRSMU_ETHERNET_PCS1_RSMU_CAC_ACC_9_ETHERNET_PCS 0x1053260
#define mmRSMU_CAC_ACC_10_ETHERNET_PCS			0x1052264
#define mmRSMU_ETHERNET_PCS0_RSMU_CAC_ACC_10_ETHERNET_PCS 0x1052264
#define mmRSMU_ETHERNET_PCS1_RSMU_CAC_ACC_10_ETHERNET_PCS 0x1053264
#define mmRSMU_CAC_ACC_11_ETHERNET_PCS			0x1052268
#define mmRSMU_ETHERNET_PCS0_RSMU_CAC_ACC_11_ETHERNET_PCS 0x1052268
#define mmRSMU_ETHERNET_PCS1_RSMU_CAC_ACC_11_ETHERNET_PCS 0x1053268
#define mmRSMU_CAC_ACC_12_ETHERNET_PCS			0x105226C
#define mmRSMU_ETHERNET_PCS0_RSMU_CAC_ACC_12_ETHERNET_PCS 0x105226C
#define mmRSMU_ETHERNET_PCS1_RSMU_CAC_ACC_12_ETHERNET_PCS 0x105326C
#define mmRSMU_CAC_ACC_13_ETHERNET_PCS			0x1052270
#define mmRSMU_ETHERNET_PCS0_RSMU_CAC_ACC_13_ETHERNET_PCS 0x1052270
#define mmRSMU_ETHERNET_PCS1_RSMU_CAC_ACC_13_ETHERNET_PCS 0x1053270
#define mmRSMU_CAC_ACC_14_ETHERNET_PCS			0x1052274
#define mmRSMU_ETHERNET_PCS0_RSMU_CAC_ACC_14_ETHERNET_PCS 0x1052274
#define mmRSMU_ETHERNET_PCS1_RSMU_CAC_ACC_14_ETHERNET_PCS 0x1053274
#define mmRSMU_CAC_ACC_15_ETHERNET_PCS			0x1052278
#define mmRSMU_ETHERNET_PCS0_RSMU_CAC_ACC_15_ETHERNET_PCS 0x1052278
#define mmRSMU_ETHERNET_PCS1_RSMU_CAC_ACC_15_ETHERNET_PCS 0x1053278
#define mmRSMU_CAC_ACC_16_ETHERNET_PCS			0x105227C
#define mmRSMU_ETHERNET_PCS0_RSMU_CAC_ACC_16_ETHERNET_PCS 0x105227C
#define mmRSMU_ETHERNET_PCS1_RSMU_CAC_ACC_16_ETHERNET_PCS 0x105327C
#define mmRSMU_SEC_AXI_MASTER_ENABLE_ETHERNET_PCS	0x1052800
#define mmRSMU_ETHERNET_PCS0_RSMU_SEC_AXI_MASTER_ENABLE_ETHERNET_PCS 0x1052800
#define mmRSMU_ETHERNET_PCS1_RSMU_SEC_AXI_MASTER_ENABLE_ETHERNET_PCS 0x1053800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_ETHERNET_PCS	0x1052804
#define mmRSMU_ETHERNET_PCS0_RSMU_SEC_SLAVE_ERROR_COUNTER_ETHERNET_PCS \
0x1052804
#define mmRSMU_ETHERNET_PCS1_RSMU_SEC_SLAVE_ERROR_COUNTER_ETHERNET_PCS \
0x1053804
#define mmRSMU_AXI_MASTER_QOS_CNTL_ETHERNET_PCS		0x1052808
#define mmRSMU_ETHERNET_PCS0_RSMU_AXI_MASTER_QOS_CNTL_ETHERNET_PCS 0x1052808
#define mmRSMU_ETHERNET_PCS1_RSMU_AXI_MASTER_QOS_CNTL_ETHERNET_PCS 0x1053808
#define mmRSMU_MASTER_ERROR_COUNTER_ETHERNET_PCS	0x105280C
#define mmRSMU_ETHERNET_PCS0_RSMU_MASTER_ERROR_COUNTER_ETHERNET_PCS 0x105280C
#define mmRSMU_ETHERNET_PCS1_RSMU_MASTER_ERROR_COUNTER_ETHERNET_PCS 0x105380C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_ETHERNET_PCS		0x1052810
#define mmRSMU_ETHERNET_PCS0_RSMU_SLAVE_TIMEOUT_VALUE_ETHERNET_PCS 0x1052810
#define mmRSMU_ETHERNET_PCS1_RSMU_SLAVE_TIMEOUT_VALUE_ETHERNET_PCS 0x1053810
#define mmRSMU_RESET_TIMEOUT_CONTROL_ETHERNET_PCS	0x1052814
#define mmRSMU_ETHERNET_PCS0_RSMU_RESET_TIMEOUT_CONTROL_ETHERNET_PCS 0x1052814
#define mmRSMU_ETHERNET_PCS1_RSMU_RESET_TIMEOUT_CONTROL_ETHERNET_PCS 0x1053814
#define mmRSMU_SLAVE_ERROR_COUNTER_ETHERNET_PCS		0x1052818
#define mmRSMU_ETHERNET_PCS0_RSMU_SLAVE_ERROR_COUNTER_ETHERNET_PCS 0x1052818
#define mmRSMU_ETHERNET_PCS1_RSMU_SLAVE_ERROR_COUNTER_ETHERNET_PCS 0x1053818
#define mmRSMU_AEB_LOCK_0_ETHERNET_PCS			0x105281C
#define mmRSMU_ETHERNET_PCS0_RSMU_AEB_LOCK_0_ETHERNET_PCS 0x105281C
#define mmRSMU_ETHERNET_PCS1_RSMU_AEB_LOCK_0_ETHERNET_PCS 0x105381C
#define mmRSMU_AEB_LOCK_1_ETHERNET_PCS			0x1052820
#define mmRSMU_ETHERNET_PCS0_RSMU_AEB_LOCK_1_ETHERNET_PCS 0x1052820
#define mmRSMU_ETHERNET_PCS1_RSMU_AEB_LOCK_1_ETHERNET_PCS 0x1053820
#define mmRSMU_AEB_OVERRIDE_0_ETHERNET_PCS		0x1052824
#define mmRSMU_ETHERNET_PCS0_RSMU_AEB_OVERRIDE_0_ETHERNET_PCS 0x1052824
#define mmRSMU_ETHERNET_PCS1_RSMU_AEB_OVERRIDE_0_ETHERNET_PCS 0x1053824
#define mmRSMU_AEB_OVERRIDE_1_ETHERNET_PCS		0x1052828
#define mmRSMU_ETHERNET_PCS0_RSMU_AEB_OVERRIDE_1_ETHERNET_PCS 0x1052828
#define mmRSMU_ETHERNET_PCS1_RSMU_AEB_OVERRIDE_1_ETHERNET_PCS 0x1053828
#define mmRSMU_SEC_INTR_ENABLE_ETHERNET_PCS		0x105282C
#define mmRSMU_ETHERNET_PCS0_RSMU_SEC_INTR_ENABLE_ETHERNET_PCS 0x105282C
#define mmRSMU_ETHERNET_PCS1_RSMU_SEC_INTR_ENABLE_ETHERNET_PCS 0x105382C
#define mmRSMU_SEC_INTR_TARGET_ADDR_ETHERNET_PCS	0x1052830
#define mmRSMU_ETHERNET_PCS0_RSMU_SEC_INTR_TARGET_ADDR_ETHERNET_PCS 0x1052830
#define mmRSMU_ETHERNET_PCS1_RSMU_SEC_INTR_TARGET_ADDR_ETHERNET_PCS 0x1053830
#define mmRSMU_SEC_INTR_CONFIG_ETHERNET_PCS		0x1052834
#define mmRSMU_ETHERNET_PCS0_RSMU_SEC_INTR_CONFIG_ETHERNET_PCS 0x1052834
#define mmRSMU_ETHERNET_PCS1_RSMU_SEC_INTR_CONFIG_ETHERNET_PCS 0x1053834
#define mmRSMU_SEC_INTR_STATUS_ETHERNET_PCS		0x1052838
#define mmRSMU_ETHERNET_PCS0_RSMU_SEC_INTR_STATUS_ETHERNET_PCS 0x1052838
#define mmRSMU_ETHERNET_PCS1_RSMU_SEC_INTR_STATUS_ETHERNET_PCS 0x1053838
#define mmRSMU_SEC_INTR_PENDING_ETHERNET_PCS		0x105283C
#define mmRSMU_ETHERNET_PCS0_RSMU_SEC_INTR_PENDING_ETHERNET_PCS 0x105283C
#define mmRSMU_ETHERNET_PCS1_RSMU_SEC_INTR_PENDING_ETHERNET_PCS 0x105383C
#define mmRSMU_SEC_INTR_TYPE_ETHERNET_PCS		0x1052840
#define mmRSMU_ETHERNET_PCS0_RSMU_SEC_INTR_TYPE_ETHERNET_PCS 0x1052840
#define mmRSMU_ETHERNET_PCS1_RSMU_SEC_INTR_TYPE_ETHERNET_PCS 0x1053840
#define mmRSMU_SEC_INTR_INTERCEPT_ETHERNET_PCS		0x1052844
#define mmRSMU_ETHERNET_PCS0_RSMU_SEC_INTR_INTERCEPT_ETHERNET_PCS 0x1052844
#define mmRSMU_ETHERNET_PCS1_RSMU_SEC_INTR_INTERCEPT_ETHERNET_PCS 0x1053844
#define mmRSMU_SEC_INTR_CLEAR_ETHERNET_PCS		0x1052848
#define mmRSMU_ETHERNET_PCS0_RSMU_SEC_INTR_CLEAR_ETHERNET_PCS 0x1052848
#define mmRSMU_ETHERNET_PCS1_RSMU_SEC_INTR_CLEAR_ETHERNET_PCS 0x1053848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_ETHERNET_PCS	0x105284C
#define mmRSMU_ETHERNET_PCS0_RSMU_SEC_MASTER_TRUST_LEVEL_0_ETHERNET_PCS \
0x105284C
#define mmRSMU_ETHERNET_PCS1_RSMU_SEC_MASTER_TRUST_LEVEL_0_ETHERNET_PCS \
0x105384C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_ETHERNET_PCS 0x105292C
#define mmRSMU_ETHERNET_PCS0_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_ETHERNET_PCS \
0x105292C
#define mmRSMU_ETHERNET_PCS1_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_ETHERNET_PCS \
0x105392C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_ETHERNET_PCS	0x1052930
#define mmRSMU_ETHERNET_PCS0_RSMU_SEC_ACCESS_CONTROL_RSMU_ETHERNET_PCS \
0x1052930
#define mmRSMU_ETHERNET_PCS1_RSMU_SEC_ACCESS_CONTROL_RSMU_ETHERNET_PCS \
0x1053930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_ETHERNET_PCS 0x1052934
#define \
mmRSMU_ETHERNET_PCS0_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_ETHERNET_PCS \
0x1052934
#define \
mmRSMU_ETHERNET_PCS1_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_ETHERNET_PCS \
0x1053934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_ETHERNET_PCS 0x1052938
#define \
mmRSMU_ETHERNET_PCS0_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_ETHERNET_PCS \
0x1052938
#define \
mmRSMU_ETHERNET_PCS1_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_ETHERNET_PCS \
0x1053938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_ETHERNET_PCS 0x105293C
#define \
mmRSMU_ETHERNET_PCS0_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_ETHERNET_PCS \
0x105293C
#define \
mmRSMU_ETHERNET_PCS1_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_ETHERNET_PCS \
0x105393C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_ETHERNET_PCS 0x1052940
#define \
mmRSMU_ETHERNET_PCS0_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_ETHERNET_PCS \
0x1052940
#define \
mmRSMU_ETHERNET_PCS1_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_ETHERNET_PCS \
0x1053940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_ETHERNET_PCS 0x1052944
#define \
mmRSMU_ETHERNET_PCS0_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_ETHERNET_PCS \
0x1052944
#define \
mmRSMU_ETHERNET_PCS1_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_ETHERNET_PCS \
0x1053944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_ETHERNET_PCS 0x1052948
#define \
mmRSMU_ETHERNET_PCS0_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_ETHERNET_PCS \
0x1052948
#define \
mmRSMU_ETHERNET_PCS1_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_ETHERNET_PCS \
0x1053948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_ETHERNET_PCS 0x105294C
#define \
mmRSMU_ETHERNET_PCS0_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_ETHERNET_PCS \
0x105294C
#define \
mmRSMU_ETHERNET_PCS1_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_ETHERNET_PCS \
0x105394C
#define mmRSMU_SEC_START_ADDR_GROUP_0_ETHERNET_PCS	0x1052950
#define mmRSMU_ETHERNET_PCS0_RSMU_SEC_START_ADDR_GROUP_0_ETHERNET_PCS 0x1052950
#define mmRSMU_ETHERNET_PCS1_RSMU_SEC_START_ADDR_GROUP_0_ETHERNET_PCS 0x1053950
#define mmRSMU_SEC_END_ADDR_GROUP_0_ETHERNET_PCS	0x1052954
#define mmRSMU_ETHERNET_PCS0_RSMU_SEC_END_ADDR_GROUP_0_ETHERNET_PCS 0x1052954
#define mmRSMU_ETHERNET_PCS1_RSMU_SEC_END_ADDR_GROUP_0_ETHERNET_PCS 0x1053954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_ETHERNET_PCS 0x1052958
#define mmRSMU_ETHERNET_PCS0_RSMU_SEC_INITID_MASK_SET0_GROUP_0_ETHERNET_PCS \
0x1052958
#define mmRSMU_ETHERNET_PCS1_RSMU_SEC_INITID_MASK_SET0_GROUP_0_ETHERNET_PCS \
0x1053958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_ETHERNET_PCS 0x105295C
#define mmRSMU_ETHERNET_PCS0_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_ETHERNET_PCS \
0x105295C
#define mmRSMU_ETHERNET_PCS1_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_ETHERNET_PCS \
0x105395C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_ETHERNET_PCS	0x1052960
#define mmRSMU_ETHERNET_PCS0_RSMU_SEC_MISC_MASK_SET0_GROUP_0_ETHERNET_PCS \
0x1052960
#define mmRSMU_ETHERNET_PCS1_RSMU_SEC_MISC_MASK_SET0_GROUP_0_ETHERNET_PCS \
0x1053960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_ETHERNET_PCS 0x1052964
#define mmRSMU_ETHERNET_PCS0_RSMU_SEC_INITID_MASK_SET1_GROUP_0_ETHERNET_PCS \
0x1052964
#define mmRSMU_ETHERNET_PCS1_RSMU_SEC_INITID_MASK_SET1_GROUP_0_ETHERNET_PCS \
0x1053964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_ETHERNET_PCS 0x1052968
#define mmRSMU_ETHERNET_PCS0_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_ETHERNET_PCS \
0x1052968
#define mmRSMU_ETHERNET_PCS1_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_ETHERNET_PCS \
0x1053968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_ETHERNET_PCS	0x105296C
#define mmRSMU_ETHERNET_PCS0_RSMU_SEC_MISC_MASK_SET1_GROUP_0_ETHERNET_PCS \
0x105296C
#define mmRSMU_ETHERNET_PCS1_RSMU_SEC_MISC_MASK_SET1_GROUP_0_ETHERNET_PCS \
0x105396C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_ETHERNET_PCS	0x1052970
#define mmRSMU_ETHERNET_PCS0_RSMU_SEC_ACCESS_CONTROL_GROUP_0_ETHERNET_PCS \
0x1052970
#define mmRSMU_ETHERNET_PCS1_RSMU_SEC_ACCESS_CONTROL_GROUP_0_ETHERNET_PCS \
0x1053970
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_ETHERNET_PCS	0x1052B94
#define mmRSMU_ETHERNET_PCS0_RSMU_SEC_SLAVE_ERROR_LOG_REG_ETHERNET_PCS \
0x1052B94
#define mmRSMU_ETHERNET_PCS1_RSMU_SEC_SLAVE_ERROR_LOG_REG_ETHERNET_PCS \
0x1053B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_ETHERNET_PCS	0x1052B98
#define mmRSMU_ETHERNET_PCS0_RSMU_SEC_SLAVE_RANGE_ENABLE_ETHERNET_PCS 0x1052B98
#define mmRSMU_ETHERNET_PCS1_RSMU_SEC_SLAVE_RANGE_ENABLE_ETHERNET_PCS 0x1053B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_ETHERNET_PCS	0x1052B9C
#define mmRSMU_ETHERNET_PCS0_RSMU_MMIOSEC_SCRATCH_REG_0_ETHERNET_PCS 0x1052B9C
#define mmRSMU_ETHERNET_PCS1_RSMU_MMIOSEC_SCRATCH_REG_0_ETHERNET_PCS 0x1053B9C

// Registers from RSMU_USB_RV1_0 block

#define mmRSMU_HCID_USB_RV1_0				0x4D500
#define mmRSMU_SIID_USB_RV1_0				0x4D504
#define mmRSMU_DBG_MUX_CONTROL_USB_RV1_0		0x4D508
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_USB_RV1_0		0x4D50C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_USB_RV1_0		0x4D510
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_USB_RV1_0		0x4D514
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_USB_RV1_0		0x4D518
#define mmRSMU_SOFT_RESETB_USB_RV1_0			0x4D51C
#define mmRSMU_PGFSM_CONTROL_USB_RV1_0			0x4D520
#define mmRSMU_PGFSM_WR_DATA_USB_RV1_0			0x4D524
#define mmRSMU_PGFSM_RD_DATA_USB_RV1_0			0x4D528
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_USB_RV1_0		0x4D558
#define mmRSMU_IP_MASTER_STATUS_USB_RV1_0		0x4D55C
#define mmRSMU_GPUREG_SCRATCH_REG_0_USB_RV1_0		0x4D560
#define mmRSMU_GPUREG_SCRATCH_REG_1_USB_RV1_0		0x4D564
#define mmRSMU_COLD_RESETB_USB_RV1_0			0x10AA004
#define mmRSMU_HARD_RESETB_USB_RV1_0			0x10AA008
#define mmRSMU_MEM_POWER_CTRL_USB_RV1_0			0x10AA018
#define mmRSMU_SMS_FUSE_CFG_USB_RV1_0			0x10AA028
#define mmRSMU_SMS_FUSE_ADDR_BASE_USB_RV1_0		0x10AA02C
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_USB_RV1_0		0x10AA030
#define mmRSMU_STRAP_CONTROL_USB_RV1_0			0x10AA034
#define mmRSMU_CAC_LKG_WEIGHT_0_USB_RV1_0		0x10AA05C
#define mmRSMU_CAC_LKG_ACC_0_USB_RV1_0			0x10AA09C
#define mmRSMU_CAC_CONTROL_USB_RV1_0			0x10AA13C
#define mmRSMU_CAC_WEIGHT_0_USB_RV1_0			0x10AA140
#define mmRSMU_CAC_WEIGHT_1_USB_RV1_0			0x10AA144
#define mmRSMU_CAC_WEIGHT_2_USB_RV1_0			0x10AA148
#define mmRSMU_CAC_WEIGHT_3_USB_RV1_0			0x10AA14C
#define mmRSMU_CAC_WEIGHT_4_USB_RV1_0			0x10AA150
#define mmRSMU_CAC_WEIGHT_5_USB_RV1_0			0x10AA154
#define mmRSMU_CAC_WEIGHT_6_USB_RV1_0			0x10AA158
#define mmRSMU_CAC_WEIGHT_7_USB_RV1_0			0x10AA15C
#define mmRSMU_CAC_WEIGHT_8_USB_RV1_0			0x10AA160
#define mmRSMU_CAC_AGGR_LO_USB_RV1_0			0x10AA180
#define mmRSMU_CAC_AGGR_HI_USB_RV1_0			0x10AA184
#define mmRSMU_DPM_CONTROL_USB_RV1_0			0x10AA1C8
#define mmRSMU_DPM_ACC_USB_RV1_0			0x10AA1CC
#define mmRSMU_DPM_IPCLK_REF_COUNTER_USB_RV1_0		0x10AA1D0
#define mmRSMU_COUNTER_0_USB_RV1_0			0x10AA1D4
#define mmRSMU_COUNTER_1_USB_RV1_0			0x10AA1D8
#define mmRSMU_PWRMGT_INTR_ENABLE_P0_USB_RV1_0		0x10AA1DC
#define mmRSMU_PWRMGT_INTR_ENABLE_P1_USB_RV1_0		0x10AA1E0
#define mmRSMU_PWRMGT_INTR_ENABLE_P2_USB_RV1_0		0x10AA1E4
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P0_USB_RV1_0	0x10AA1E8
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P1_USB_RV1_0	0x10AA1EC
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P2_USB_RV1_0	0x10AA1F0
#define mmRSMU_PWRMGT_INTR_CONFIG_P0_USB_RV1_0		0x10AA1F4
#define mmRSMU_PWRMGT_INTR_CONFIG_P1_USB_RV1_0		0x10AA1F8
#define mmRSMU_PWRMGT_INTR_CONFIG_P2_USB_RV1_0		0x10AA1FC
#define mmRSMU_PWRMGT_INTR_STATUS_USB_RV1_0		0x10AA200
#define mmRSMU_PWRMGT_INTR_PENDING_P0_USB_RV1_0		0x10AA204
#define mmRSMU_PWRMGT_INTR_PENDING_P1_USB_RV1_0		0x10AA208
#define mmRSMU_PWRMGT_INTR_PENDING_P2_USB_RV1_0		0x10AA20C
#define mmRSMU_PWRMGT_INTR_TYPE_USB_RV1_0		0x10AA210
#define mmRSMU_PWRMGT_INTR_INTERCEPT_USB_RV1_0		0x10AA214
#define mmRSMU_PWRMGT_INTR_CLEAR_USB_RV1_0		0x10AA218
#define mmRSMU_HARD_RESETB_DELAY_USB_RV1_0		0x10AA21C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_USB_RV1_0		0x10AA220
#define mmRSMU_VF_ENABLE_USB_RV1_0			0x10AA224
#define mmRSMU_MGCG_CONTROL_USB_RV1_0			0x10AA228
#define mmRSMU_CAC_ACC_0_USB_RV1_0			0x10AA23C
#define mmRSMU_CAC_ACC_1_USB_RV1_0			0x10AA240
#define mmRSMU_CAC_ACC_2_USB_RV1_0			0x10AA244
#define mmRSMU_CAC_ACC_3_USB_RV1_0			0x10AA248
#define mmRSMU_CAC_ACC_4_USB_RV1_0			0x10AA24C
#define mmRSMU_CAC_ACC_5_USB_RV1_0			0x10AA250
#define mmRSMU_CAC_ACC_6_USB_RV1_0			0x10AA254
#define mmRSMU_CAC_ACC_7_USB_RV1_0			0x10AA258
#define mmRSMU_CAC_ACC_8_USB_RV1_0			0x10AA25C
#define mmRSMU_CAC_ACC_9_USB_RV1_0			0x10AA260
#define mmRSMU_CAC_ACC_10_USB_RV1_0			0x10AA264
#define mmRSMU_CAC_ACC_11_USB_RV1_0			0x10AA268
#define mmRSMU_CAC_ACC_12_USB_RV1_0			0x10AA26C
#define mmRSMU_CAC_ACC_13_USB_RV1_0			0x10AA270
#define mmRSMU_CAC_ACC_14_USB_RV1_0			0x10AA274
#define mmRSMU_CAC_ACC_15_USB_RV1_0			0x10AA278
#define mmRSMU_CAC_ACC_16_USB_RV1_0			0x10AA27C
#define mmRSMU_SEC_AXI_MASTER_ENABLE_USB_RV1_0		0x10AA800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_USB_RV1_0	0x10AA804
#define mmRSMU_AXI_MASTER_QOS_CNTL_USB_RV1_0		0x10AA808
#define mmRSMU_MASTER_ERROR_COUNTER_USB_RV1_0		0x10AA80C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_USB_RV1_0		0x10AA810
#define mmRSMU_RESET_TIMEOUT_CONTROL_USB_RV1_0		0x10AA814
#define mmRSMU_SLAVE_ERROR_COUNTER_USB_RV1_0		0x10AA818
#define mmRSMU_AEB_LOCK_0_USB_RV1_0			0x10AA81C
#define mmRSMU_AEB_LOCK_1_USB_RV1_0			0x10AA820
#define mmRSMU_AEB_OVERRIDE_0_USB_RV1_0			0x10AA824
#define mmRSMU_AEB_OVERRIDE_1_USB_RV1_0			0x10AA828
#define mmRSMU_SEC_INTR_ENABLE_USB_RV1_0		0x10AA82C
#define mmRSMU_SEC_INTR_TARGET_ADDR_USB_RV1_0		0x10AA830
#define mmRSMU_SEC_INTR_CONFIG_USB_RV1_0		0x10AA834
#define mmRSMU_SEC_INTR_STATUS_USB_RV1_0		0x10AA838
#define mmRSMU_SEC_INTR_PENDING_USB_RV1_0		0x10AA83C
#define mmRSMU_SEC_INTR_TYPE_USB_RV1_0			0x10AA840
#define mmRSMU_SEC_INTR_INTERCEPT_USB_RV1_0		0x10AA844
#define mmRSMU_SEC_INTR_CLEAR_USB_RV1_0			0x10AA848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_USB_RV1_0	0x10AA84C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_USB_RV1_0	0x10AA92C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_USB_RV1_0	0x10AA930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_USB_RV1_0 0x10AA934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_USB_RV1_0 0x10AA938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_USB_RV1_0 0x10AA93C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_USB_RV1_0 0x10AA940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_USB_RV1_0 0x10AA944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_USB_RV1_0 0x10AA948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_USB_RV1_0 0x10AA94C
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_USB_RV1_0	0x10AAB94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_USB_RV1_0		0x10AAB98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_USB_RV1_0		0x10AAB9C

// Registers from RSMU_USB_RV1_1 block

#define mmRSMU_HCID_USB_RV1_1				0x4D580
#define mmRSMU_SIID_USB_RV1_1				0x4D584
#define mmRSMU_DBG_MUX_CONTROL_USB_RV1_1		0x4D588
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_USB_RV1_1		0x4D58C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_USB_RV1_1		0x4D590
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_USB_RV1_1		0x4D594
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_USB_RV1_1		0x4D598
#define mmRSMU_SOFT_RESETB_USB_RV1_1			0x4D59C
#define mmRSMU_PGFSM_CONTROL_USB_RV1_1			0x4D5A0
#define mmRSMU_PGFSM_WR_DATA_USB_RV1_1			0x4D5A4
#define mmRSMU_PGFSM_RD_DATA_USB_RV1_1			0x4D5A8
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_USB_RV1_1		0x4D5D8
#define mmRSMU_IP_MASTER_STATUS_USB_RV1_1		0x4D5DC
#define mmRSMU_GPUREG_SCRATCH_REG_0_USB_RV1_1		0x4D5E0
#define mmRSMU_GPUREG_SCRATCH_REG_1_USB_RV1_1		0x4D5E4
#define mmRSMU_COLD_RESETB_USB_RV1_1			0x10AB004
#define mmRSMU_HARD_RESETB_USB_RV1_1			0x10AB008
#define mmRSMU_MEM_POWER_CTRL_USB_RV1_1			0x10AB018
#define mmRSMU_SMS_FUSE_CFG_USB_RV1_1			0x10AB028
#define mmRSMU_SMS_FUSE_ADDR_BASE_USB_RV1_1		0x10AB02C
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_USB_RV1_1		0x10AB030
#define mmRSMU_STRAP_CONTROL_USB_RV1_1			0x10AB034
#define mmRSMU_CAC_LKG_WEIGHT_0_USB_RV1_1		0x10AB05C
#define mmRSMU_CAC_LKG_ACC_0_USB_RV1_1			0x10AB09C
#define mmRSMU_CAC_CONTROL_USB_RV1_1			0x10AB13C
#define mmRSMU_CAC_WEIGHT_0_USB_RV1_1			0x10AB140
#define mmRSMU_CAC_WEIGHT_1_USB_RV1_1			0x10AB144
#define mmRSMU_CAC_WEIGHT_2_USB_RV1_1			0x10AB148
#define mmRSMU_CAC_WEIGHT_3_USB_RV1_1			0x10AB14C
#define mmRSMU_CAC_WEIGHT_4_USB_RV1_1			0x10AB150
#define mmRSMU_CAC_WEIGHT_5_USB_RV1_1			0x10AB154
#define mmRSMU_CAC_WEIGHT_6_USB_RV1_1			0x10AB158
#define mmRSMU_CAC_WEIGHT_7_USB_RV1_1			0x10AB15C
#define mmRSMU_CAC_WEIGHT_8_USB_RV1_1			0x10AB160
#define mmRSMU_CAC_AGGR_LO_USB_RV1_1			0x10AB180
#define mmRSMU_CAC_AGGR_HI_USB_RV1_1			0x10AB184
#define mmRSMU_DPM_CONTROL_USB_RV1_1			0x10AB1C8
#define mmRSMU_DPM_ACC_USB_RV1_1			0x10AB1CC
#define mmRSMU_DPM_IPCLK_REF_COUNTER_USB_RV1_1		0x10AB1D0
#define mmRSMU_COUNTER_0_USB_RV1_1			0x10AB1D4
#define mmRSMU_COUNTER_1_USB_RV1_1			0x10AB1D8
#define mmRSMU_PWRMGT_INTR_ENABLE_P0_USB_RV1_1		0x10AB1DC
#define mmRSMU_PWRMGT_INTR_ENABLE_P1_USB_RV1_1		0x10AB1E0
#define mmRSMU_PWRMGT_INTR_ENABLE_P2_USB_RV1_1		0x10AB1E4
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P0_USB_RV1_1	0x10AB1E8
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P1_USB_RV1_1	0x10AB1EC
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P2_USB_RV1_1	0x10AB1F0
#define mmRSMU_PWRMGT_INTR_CONFIG_P0_USB_RV1_1		0x10AB1F4
#define mmRSMU_PWRMGT_INTR_CONFIG_P1_USB_RV1_1		0x10AB1F8
#define mmRSMU_PWRMGT_INTR_CONFIG_P2_USB_RV1_1		0x10AB1FC
#define mmRSMU_PWRMGT_INTR_STATUS_USB_RV1_1		0x10AB200
#define mmRSMU_PWRMGT_INTR_PENDING_P0_USB_RV1_1		0x10AB204
#define mmRSMU_PWRMGT_INTR_PENDING_P1_USB_RV1_1		0x10AB208
#define mmRSMU_PWRMGT_INTR_PENDING_P2_USB_RV1_1		0x10AB20C
#define mmRSMU_PWRMGT_INTR_TYPE_USB_RV1_1		0x10AB210
#define mmRSMU_PWRMGT_INTR_INTERCEPT_USB_RV1_1		0x10AB214
#define mmRSMU_PWRMGT_INTR_CLEAR_USB_RV1_1		0x10AB218
#define mmRSMU_HARD_RESETB_DELAY_USB_RV1_1		0x10AB21C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_USB_RV1_1		0x10AB220
#define mmRSMU_VF_ENABLE_USB_RV1_1			0x10AB224
#define mmRSMU_MGCG_CONTROL_USB_RV1_1			0x10AB228
#define mmRSMU_CAC_ACC_0_USB_RV1_1			0x10AB23C
#define mmRSMU_CAC_ACC_1_USB_RV1_1			0x10AB240
#define mmRSMU_CAC_ACC_2_USB_RV1_1			0x10AB244
#define mmRSMU_CAC_ACC_3_USB_RV1_1			0x10AB248
#define mmRSMU_CAC_ACC_4_USB_RV1_1			0x10AB24C
#define mmRSMU_CAC_ACC_5_USB_RV1_1			0x10AB250
#define mmRSMU_CAC_ACC_6_USB_RV1_1			0x10AB254
#define mmRSMU_CAC_ACC_7_USB_RV1_1			0x10AB258
#define mmRSMU_CAC_ACC_8_USB_RV1_1			0x10AB25C
#define mmRSMU_CAC_ACC_9_USB_RV1_1			0x10AB260
#define mmRSMU_CAC_ACC_10_USB_RV1_1			0x10AB264
#define mmRSMU_CAC_ACC_11_USB_RV1_1			0x10AB268
#define mmRSMU_CAC_ACC_12_USB_RV1_1			0x10AB26C
#define mmRSMU_CAC_ACC_13_USB_RV1_1			0x10AB270
#define mmRSMU_CAC_ACC_14_USB_RV1_1			0x10AB274
#define mmRSMU_CAC_ACC_15_USB_RV1_1			0x10AB278
#define mmRSMU_CAC_ACC_16_USB_RV1_1			0x10AB27C
#define mmRSMU_SEC_AXI_MASTER_ENABLE_USB_RV1_1		0x10AB800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_USB_RV1_1	0x10AB804
#define mmRSMU_AXI_MASTER_QOS_CNTL_USB_RV1_1		0x10AB808
#define mmRSMU_MASTER_ERROR_COUNTER_USB_RV1_1		0x10AB80C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_USB_RV1_1		0x10AB810
#define mmRSMU_RESET_TIMEOUT_CONTROL_USB_RV1_1		0x10AB814
#define mmRSMU_SLAVE_ERROR_COUNTER_USB_RV1_1		0x10AB818
#define mmRSMU_AEB_LOCK_0_USB_RV1_1			0x10AB81C
#define mmRSMU_AEB_LOCK_1_USB_RV1_1			0x10AB820
#define mmRSMU_AEB_OVERRIDE_0_USB_RV1_1			0x10AB824
#define mmRSMU_AEB_OVERRIDE_1_USB_RV1_1			0x10AB828
#define mmRSMU_SEC_INTR_ENABLE_USB_RV1_1		0x10AB82C
#define mmRSMU_SEC_INTR_TARGET_ADDR_USB_RV1_1		0x10AB830
#define mmRSMU_SEC_INTR_CONFIG_USB_RV1_1		0x10AB834
#define mmRSMU_SEC_INTR_STATUS_USB_RV1_1		0x10AB838
#define mmRSMU_SEC_INTR_PENDING_USB_RV1_1		0x10AB83C
#define mmRSMU_SEC_INTR_TYPE_USB_RV1_1			0x10AB840
#define mmRSMU_SEC_INTR_INTERCEPT_USB_RV1_1		0x10AB844
#define mmRSMU_SEC_INTR_CLEAR_USB_RV1_1			0x10AB848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_USB_RV1_1	0x10AB84C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_USB_RV1_1	0x10AB92C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_USB_RV1_1	0x10AB930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_USB_RV1_1 0x10AB934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_USB_RV1_1 0x10AB938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_USB_RV1_1 0x10AB93C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_USB_RV1_1 0x10AB940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_USB_RV1_1 0x10AB944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_USB_RV1_1 0x10AB948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_USB_RV1_1 0x10AB94C
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_USB_RV1_1	0x10ABB94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_USB_RV1_1		0x10ABB98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_USB_RV1_1		0x10ABB9C

// Registers from RSMU_ISP block

#define mmRSMU_HCID_ISP					0x49600
#define mmRSMU_SIID_ISP					0x49604
#define mmRSMU_DBG_MUX_CONTROL_ISP			0x49608
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_ISP		0x4960C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_ISP		0x49610
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_ISP		0x49614
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_ISP		0x49618
#define mmRSMU_SOFT_RESETB_ISP				0x4961C
#define mmRSMU_PGFSM_CONTROL_ISP			0x49620
#define mmRSMU_PGFSM_WR_DATA_ISP			0x49624
#define mmRSMU_PGFSM_RD_DATA_ISP			0x49628
#define mmRSMU_IH_CREDIT_ISP				0x4962C
#define mmRSMU_IH_RESET_CNTL_ISP			0x49630
#define mmRSMU_SEM_RESP_ISP				0x49634
#define mmRSMU_SEM_RESET_CNTL_ISP			0x49638
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_ISP		0x49658
#define mmRSMU_IP_MASTER_STATUS_ISP			0x4965C
#define mmRSMU_GPUREG_SCRATCH_REG_0_ISP			0x49660
#define mmRSMU_GPUREG_SCRATCH_REG_1_ISP			0x49664
#define mmRSMU_COLD_RESETB_ISP				0x102C004
#define mmRSMU_HARD_RESETB_ISP				0x102C008
#define mmRSMU_PUB_FUSE_ADDR_ISP			0x102C00C
#define mmRSMU_SEC_FUSE_ADDR_ISP			0x102C010
#define mmRSMU_MEM_POWER_CTRL_ISP			0x102C018
#define mmRSMU_MP0_STRAPRX_ADDR_ISP			0x102C01C
#define mmRSMU_MP0_STRAPRX_DATA_ISP			0x102C020
#define mmRSMU_SMS_FUSE_CFG_ISP				0x102C028
#define mmRSMU_SMS_FUSE_ADDR_BASE_ISP			0x102C02C
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_ISP			0x102C030
#define mmRSMU_STRAP_CONTROL_ISP			0x102C034
#define mmRSMU_CAC_LKG_WEIGHT_0_ISP			0x102C05C
#define mmRSMU_CAC_LKG_ACC_0_ISP			0x102C09C
#define mmRSMU_CAC_LKG_ACC_1_ISP			0x102C0A0
#define mmRSMU_CAC_CONTROL_ISP				0x102C13C
#define mmRSMU_CAC_WEIGHT_0_ISP				0x102C140
#define mmRSMU_CAC_WEIGHT_1_ISP				0x102C144
#define mmRSMU_CAC_WEIGHT_2_ISP				0x102C148
#define mmRSMU_CAC_WEIGHT_3_ISP				0x102C14C
#define mmRSMU_CAC_WEIGHT_4_ISP				0x102C150
#define mmRSMU_CAC_WEIGHT_5_ISP				0x102C154
#define mmRSMU_CAC_WEIGHT_6_ISP				0x102C158
#define mmRSMU_CAC_WEIGHT_7_ISP				0x102C15C
#define mmRSMU_CAC_WEIGHT_8_ISP				0x102C160
#define mmRSMU_CAC_AGGR_LO_ISP				0x102C180
#define mmRSMU_CAC_AGGR_HI_ISP				0x102C184
#define mmRSMU_DPM_CONTROL_ISP				0x102C1C8
#define mmRSMU_DPM_ACC_ISP				0x102C1CC
#define mmRSMU_DPM_IPCLK_REF_COUNTER_ISP		0x102C1D0
#define mmRSMU_COUNTER_0_ISP				0x102C1D4
#define mmRSMU_COUNTER_1_ISP				0x102C1D8
#define mmRSMU_HARD_RESETB_DELAY_ISP			0x102C21C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_ISP		0x102C220
#define mmRSMU_VF_ENABLE_ISP				0x102C224
#define mmRSMU_MGCG_CONTROL_ISP				0x102C228
#define mmRSMU_CAC_ACC_0_ISP				0x102C23C
#define mmRSMU_CAC_ACC_1_ISP				0x102C240
#define mmRSMU_CAC_ACC_2_ISP				0x102C244
#define mmRSMU_CAC_ACC_3_ISP				0x102C248
#define mmRSMU_CAC_ACC_4_ISP				0x102C24C
#define mmRSMU_CAC_ACC_5_ISP				0x102C250
#define mmRSMU_CAC_ACC_6_ISP				0x102C254
#define mmRSMU_CAC_ACC_7_ISP				0x102C258
#define mmRSMU_CAC_ACC_8_ISP				0x102C25C
#define mmRSMU_CAC_ACC_9_ISP				0x102C260
#define mmRSMU_CAC_ACC_10_ISP				0x102C264
#define mmRSMU_CAC_ACC_11_ISP				0x102C268
#define mmRSMU_CAC_ACC_12_ISP				0x102C26C
#define mmRSMU_CAC_ACC_13_ISP				0x102C270
#define mmRSMU_CAC_ACC_14_ISP				0x102C274
#define mmRSMU_CAC_ACC_15_ISP				0x102C278
#define mmRSMU_CAC_ACC_16_ISP				0x102C27C
#define mmRSMU_SEC_AXI_MASTER_ENABLE_ISP		0x102C800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_ISP		0x102C804
#define mmRSMU_AXI_MASTER_QOS_CNTL_ISP			0x102C808
#define mmRSMU_MASTER_ERROR_COUNTER_ISP			0x102C80C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_ISP			0x102C810
#define mmRSMU_RESET_TIMEOUT_CONTROL_ISP		0x102C814
#define mmRSMU_SLAVE_ERROR_COUNTER_ISP			0x102C818
#define mmRSMU_AEB_LOCK_0_ISP				0x102C81C
#define mmRSMU_AEB_LOCK_1_ISP				0x102C820
#define mmRSMU_AEB_OVERRIDE_0_ISP			0x102C824
#define mmRSMU_AEB_OVERRIDE_1_ISP			0x102C828
#define mmRSMU_SEC_INTR_ENABLE_ISP			0x102C82C
#define mmRSMU_SEC_INTR_TARGET_ADDR_ISP			0x102C830
#define mmRSMU_SEC_INTR_CONFIG_ISP			0x102C834
#define mmRSMU_SEC_INTR_STATUS_ISP			0x102C838
#define mmRSMU_SEC_INTR_PENDING_ISP			0x102C83C
#define mmRSMU_SEC_INTR_TYPE_ISP			0x102C840
#define mmRSMU_SEC_INTR_INTERCEPT_ISP			0x102C844
#define mmRSMU_SEC_INTR_CLEAR_ISP			0x102C848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_ISP		0x102C84C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_ISP		0x102C92C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_ISP		0x102C930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_ISP	0x102C934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_ISP	0x102C938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_ISP	0x102C93C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_ISP	0x102C940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_ISP	0x102C944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_ISP	0x102C948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_ISP	0x102C94C
#define mmRSMU_SEC_START_ADDR_GROUP_0_ISP		0x102C950
#define mmRSMU_SEC_END_ADDR_GROUP_0_ISP			0x102C954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_ISP		0x102C958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_ISP		0x102C95C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_ISP		0x102C960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_ISP		0x102C964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_ISP		0x102C968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_ISP		0x102C96C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_ISP		0x102C970
#define mmRSMU_SEC_START_ADDR_GROUP_1_ISP		0x102C974
#define mmRSMU_SEC_END_ADDR_GROUP_1_ISP			0x102C978
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_ISP		0x102C97C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_ISP		0x102C980
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_ISP		0x102C984
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_ISP		0x102C988
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_ISP		0x102C98C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_ISP		0x102C990
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_ISP		0x102C994
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_ISP		0x102CB94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_ISP		0x102CB98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_ISP		0x102CB9C

// Registers from RSMU_ACP block

#define mmRSMU_HCID_ACP					0x48700
#define mmRSMU_SIID_ACP					0x48704
#define mmRSMU_DBG_MUX_CONTROL_ACP			0x48708
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_ACP		0x4870C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_ACP		0x48710
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_ACP		0x48714
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_ACP		0x48718
#define mmRSMU_PGFSM_CONTROL_ACP			0x48720
#define mmRSMU_PGFSM_WR_DATA_ACP			0x48724
#define mmRSMU_PGFSM_RD_DATA_ACP			0x48728
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_ACP		0x48758
#define mmRSMU_IP_MASTER_STATUS_ACP			0x4875C
#define mmRSMU_GPUREG_SCRATCH_REG_0_ACP			0x48760
#define mmRSMU_GPUREG_SCRATCH_REG_1_ACP			0x48764
#define mmRSMU_COLD_RESETB_ACP				0x100E004
#define mmRSMU_HARD_RESETB_ACP				0x100E008
#define mmRSMU_PUB_FUSE_ADDR_ACP			0x100E00C
#define mmRSMU_SEC_FUSE_ADDR_ACP			0x100E010
#define mmRSMU_MEM_POWER_CTRL_ACP			0x100E018
#define mmRSMU_MP0_STRAPRX_ADDR_ACP			0x100E01C
#define mmRSMU_MP0_STRAPRX_DATA_ACP			0x100E020
#define mmRSMU_SMS_FUSE_CFG_ACP				0x100E028
#define mmRSMU_SMS_FUSE_ADDR_BASE_ACP			0x100E02C
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_ACP			0x100E030
#define mmRSMU_STRAP_CONTROL_ACP			0x100E034
#define mmRSMU_CAC_LKG_WEIGHT_0_ACP			0x100E05C
#define mmRSMU_CAC_LKG_ACC_0_ACP			0x100E09C
#define mmRSMU_CAC_CONTROL_ACP				0x100E13C
#define mmRSMU_CAC_WEIGHT_0_ACP				0x100E140
#define mmRSMU_CAC_WEIGHT_1_ACP				0x100E144
#define mmRSMU_CAC_WEIGHT_2_ACP				0x100E148
#define mmRSMU_CAC_WEIGHT_3_ACP				0x100E14C
#define mmRSMU_CAC_WEIGHT_4_ACP				0x100E150
#define mmRSMU_CAC_AGGR_LO_ACP				0x100E180
#define mmRSMU_CAC_AGGR_HI_ACP				0x100E184
#define mmRSMU_DPM_CONTROL_ACP				0x100E1C8
#define mmRSMU_DPM_ACC_ACP				0x100E1CC
#define mmRSMU_DPM_IPCLK_REF_COUNTER_ACP		0x100E1D0
#define mmRSMU_COUNTER_0_ACP				0x100E1D4
#define mmRSMU_COUNTER_1_ACP				0x100E1D8
#define mmRSMU_HARD_RESETB_DELAY_ACP			0x100E21C
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_ACP		0x100E220
#define mmRSMU_VF_ENABLE_ACP				0x100E224
#define mmRSMU_MGCG_CONTROL_ACP				0x100E228
#define mmRSMU_CAC_ACC_0_ACP				0x100E23C
#define mmRSMU_CAC_ACC_1_ACP				0x100E240
#define mmRSMU_CAC_ACC_2_ACP				0x100E244
#define mmRSMU_CAC_ACC_3_ACP				0x100E248
#define mmRSMU_CAC_ACC_4_ACP				0x100E24C
#define mmRSMU_CAC_ACC_5_ACP				0x100E250
#define mmRSMU_CAC_ACC_6_ACP				0x100E254
#define mmRSMU_CAC_ACC_7_ACP				0x100E258
#define mmRSMU_CAC_ACC_8_ACP				0x100E25C
#define mmRSMU_SEC_AXI_MASTER_ENABLE_ACP		0x100E800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_ACP		0x100E804
#define mmRSMU_AXI_MASTER_QOS_CNTL_ACP			0x100E808
#define mmRSMU_MASTER_ERROR_COUNTER_ACP			0x100E80C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_ACP			0x100E810
#define mmRSMU_RESET_TIMEOUT_CONTROL_ACP		0x100E814
#define mmRSMU_SLAVE_ERROR_COUNTER_ACP			0x100E818
#define mmRSMU_AEB_LOCK_0_ACP				0x100E81C
#define mmRSMU_AEB_LOCK_1_ACP				0x100E820
#define mmRSMU_AEB_OVERRIDE_0_ACP			0x100E824
#define mmRSMU_AEB_OVERRIDE_1_ACP			0x100E828
#define mmRSMU_SEC_INTR_ENABLE_ACP			0x100E82C
#define mmRSMU_SEC_INTR_TARGET_ADDR_ACP			0x100E830
#define mmRSMU_SEC_INTR_CONFIG_ACP			0x100E834
#define mmRSMU_SEC_INTR_STATUS_ACP			0x100E838
#define mmRSMU_SEC_INTR_PENDING_ACP			0x100E83C
#define mmRSMU_SEC_INTR_TYPE_ACP			0x100E840
#define mmRSMU_SEC_INTR_INTERCEPT_ACP			0x100E844
#define mmRSMU_SEC_INTR_CLEAR_ACP			0x100E848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_ACP		0x100E84C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_ACP		0x100E92C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_ACP		0x100E930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_ACP	0x100E934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_ACP	0x100E938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_ACP	0x100E93C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_ACP	0x100E940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_ACP	0x100E944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_ACP	0x100E948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_ACP	0x100E94C
#define mmRSMU_SEC_START_ADDR_GROUP_0_ACP		0x100E950
#define mmRSMU_SEC_END_ADDR_GROUP_0_ACP			0x100E954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_ACP		0x100E958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_ACP		0x100E95C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_ACP		0x100E960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_ACP		0x100E964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_ACP		0x100E968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_ACP		0x100E96C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_ACP		0x100E970
#define mmRSMU_SEC_START_ADDR_GROUP_1_ACP		0x100E974
#define mmRSMU_SEC_END_ADDR_GROUP_1_ACP			0x100E978
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_ACP		0x100E97C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_ACP		0x100E980
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_ACP		0x100E984
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_ACP		0x100E988
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_ACP		0x100E98C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_ACP		0x100E990
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_ACP		0x100E994
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_ACP		0x100EB94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_ACP		0x100EB98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_ACP		0x100EB9C

// Registers from RSMU_CLKA block

#define mmRSMU_HCID_CLKA				0x48300
#define mmRSMU_CLKA0_RSMU_HCID_CLKA			0x48300
#define mmRSMU_CLKA1_RSMU_HCID_CLKA			0x48380
#define mmRSMU_CLKA2_RSMU_HCID_CLKA			0x48400
#define mmRSMU_SIID_CLKA				0x48304
#define mmRSMU_CLKA0_RSMU_SIID_CLKA			0x48304
#define mmRSMU_CLKA1_RSMU_SIID_CLKA			0x48384
#define mmRSMU_CLKA2_RSMU_SIID_CLKA			0x48404
#define mmRSMU_DBG_MUX_CONTROL_CLKA			0x48308
#define mmRSMU_CLKA0_RSMU_DBG_MUX_CONTROL_CLKA		0x48308
#define mmRSMU_CLKA1_RSMU_DBG_MUX_CONTROL_CLKA		0x48388
#define mmRSMU_CLKA2_RSMU_DBG_MUX_CONTROL_CLKA		0x48408
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_CLKA		0x4830C
#define mmRSMU_CLKA0_RSMU_SW_MMIO_PUB_IND_ADDR_0_CLKA	0x4830C
#define mmRSMU_CLKA1_RSMU_SW_MMIO_PUB_IND_ADDR_0_CLKA	0x4838C
#define mmRSMU_CLKA2_RSMU_SW_MMIO_PUB_IND_ADDR_0_CLKA	0x4840C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_CLKA		0x48310
#define mmRSMU_CLKA0_RSMU_SW_MMIO_PUB_IND_DATA_0_CLKA	0x48310
#define mmRSMU_CLKA1_RSMU_SW_MMIO_PUB_IND_DATA_0_CLKA	0x48390
#define mmRSMU_CLKA2_RSMU_SW_MMIO_PUB_IND_DATA_0_CLKA	0x48410
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_CLKA		0x48314
#define mmRSMU_CLKA0_RSMU_SW_MMIO_PUB_IND_ADDR_1_CLKA	0x48314
#define mmRSMU_CLKA1_RSMU_SW_MMIO_PUB_IND_ADDR_1_CLKA	0x48394
#define mmRSMU_CLKA2_RSMU_SW_MMIO_PUB_IND_ADDR_1_CLKA	0x48414
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_CLKA		0x48318
#define mmRSMU_CLKA0_RSMU_SW_MMIO_PUB_IND_DATA_1_CLKA	0x48318
#define mmRSMU_CLKA1_RSMU_SW_MMIO_PUB_IND_DATA_1_CLKA	0x48398
#define mmRSMU_CLKA2_RSMU_SW_MMIO_PUB_IND_DATA_1_CLKA	0x48418
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_CLKA		0x48358
#define mmRSMU_CLKA0_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA	0x48358
#define mmRSMU_CLKA1_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA	0x483D8
#define mmRSMU_CLKA2_RSMU_TIMEOUT_ERROR_LOG_REG_CLKA	0x48458
#define mmRSMU_IP_MASTER_STATUS_CLKA			0x4835C
#define mmRSMU_CLKA0_RSMU_IP_MASTER_STATUS_CLKA		0x4835C
#define mmRSMU_CLKA1_RSMU_IP_MASTER_STATUS_CLKA		0x483DC
#define mmRSMU_CLKA2_RSMU_IP_MASTER_STATUS_CLKA		0x4845C
#define mmRSMU_GPUREG_SCRATCH_REG_0_CLKA		0x48360
#define mmRSMU_CLKA0_RSMU_GPUREG_SCRATCH_REG_0_CLKA	0x48360
#define mmRSMU_CLKA1_RSMU_GPUREG_SCRATCH_REG_0_CLKA	0x483E0
#define mmRSMU_CLKA2_RSMU_GPUREG_SCRATCH_REG_0_CLKA	0x48460
#define mmRSMU_GPUREG_SCRATCH_REG_1_CLKA		0x48364
#define mmRSMU_CLKA0_RSMU_GPUREG_SCRATCH_REG_1_CLKA	0x48364
#define mmRSMU_CLKA1_RSMU_GPUREG_SCRATCH_REG_1_CLKA	0x483E4
#define mmRSMU_CLKA2_RSMU_GPUREG_SCRATCH_REG_1_CLKA	0x48464
#define mmRSMU_MEM_POWER_CTRL_CLKA			0x1006018
#define mmRSMU_CLKA0_RSMU_MEM_POWER_CTRL_CLKA		0x1006018
#define mmRSMU_CLKA1_RSMU_MEM_POWER_CTRL_CLKA		0x1007018
#define mmRSMU_CLKA2_RSMU_MEM_POWER_CTRL_CLKA		0x1008018
#define mmRSMU_STRAP_CONTROL_CLKA			0x1006034
#define mmRSMU_CLKA0_RSMU_STRAP_CONTROL_CLKA		0x1006034
#define mmRSMU_CLKA1_RSMU_STRAP_CONTROL_CLKA		0x1007034
#define mmRSMU_CLKA2_RSMU_STRAP_CONTROL_CLKA		0x1008034
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_CLKA		0x1006220
#define mmRSMU_CLKA0_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA	0x1006220
#define mmRSMU_CLKA1_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA	0x1007220
#define mmRSMU_CLKA2_RSMU_MMIOPUB_SCRATCH_REG_0_CLKA	0x1008220
#define mmRSMU_VF_ENABLE_CLKA				0x1006224
#define mmRSMU_CLKA0_RSMU_VF_ENABLE_CLKA		0x1006224
#define mmRSMU_CLKA1_RSMU_VF_ENABLE_CLKA		0x1007224
#define mmRSMU_CLKA2_RSMU_VF_ENABLE_CLKA		0x1008224
#define mmRSMU_MGCG_CONTROL_CLKA			0x1006228
#define mmRSMU_CLKA0_RSMU_MGCG_CONTROL_CLKA		0x1006228
#define mmRSMU_CLKA1_RSMU_MGCG_CONTROL_CLKA		0x1007228
#define mmRSMU_CLKA2_RSMU_MGCG_CONTROL_CLKA		0x1008228
#define mmRSMU_RESIDENCY_COUNTER_CNTL_CLKA		0x100622C
#define mmRSMU_CLKA0_RSMU_RESIDENCY_COUNTER_CNTL_CLKA	0x100622C
#define mmRSMU_CLKA1_RSMU_RESIDENCY_COUNTER_CNTL_CLKA	0x100722C
#define mmRSMU_CLKA2_RSMU_RESIDENCY_COUNTER_CNTL_CLKA	0x100822C
#define mmRSMU_RESIDENCY_COUNTER_CLKA			0x1006230
#define mmRSMU_CLKA0_RSMU_RESIDENCY_COUNTER_CLKA	0x1006230
#define mmRSMU_CLKA1_RSMU_RESIDENCY_COUNTER_CLKA	0x1007230
#define mmRSMU_CLKA2_RSMU_RESIDENCY_COUNTER_CLKA	0x1008230
#define mmRSMU_RESIDENCY_REF_COUNTER_CLKA		0x1006234
#define mmRSMU_CLKA0_RSMU_RESIDENCY_REF_COUNTER_CLKA	0x1006234
#define mmRSMU_CLKA1_RSMU_RESIDENCY_REF_COUNTER_CLKA	0x1007234
#define mmRSMU_CLKA2_RSMU_RESIDENCY_REF_COUNTER_CLKA	0x1008234
#define mmRSMU_SEC_AXI_MASTER_ENABLE_CLKA		0x1006800
#define mmRSMU_CLKA0_RSMU_SEC_AXI_MASTER_ENABLE_CLKA	0x1006800
#define mmRSMU_CLKA1_RSMU_SEC_AXI_MASTER_ENABLE_CLKA	0x1007800
#define mmRSMU_CLKA2_RSMU_SEC_AXI_MASTER_ENABLE_CLKA	0x1008800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_CLKA		0x1006804
#define mmRSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA	0x1006804
#define mmRSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA	0x1007804
#define mmRSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_COUNTER_CLKA	0x1008804
#define mmRSMU_AXI_MASTER_QOS_CNTL_CLKA			0x1006808
#define mmRSMU_CLKA0_RSMU_AXI_MASTER_QOS_CNTL_CLKA	0x1006808
#define mmRSMU_CLKA1_RSMU_AXI_MASTER_QOS_CNTL_CLKA	0x1007808
#define mmRSMU_CLKA2_RSMU_AXI_MASTER_QOS_CNTL_CLKA	0x1008808
#define mmRSMU_MASTER_ERROR_COUNTER_CLKA		0x100680C
#define mmRSMU_CLKA0_RSMU_MASTER_ERROR_COUNTER_CLKA	0x100680C
#define mmRSMU_CLKA1_RSMU_MASTER_ERROR_COUNTER_CLKA	0x100780C
#define mmRSMU_CLKA2_RSMU_MASTER_ERROR_COUNTER_CLKA	0x100880C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_CLKA			0x1006810
#define mmRSMU_CLKA0_RSMU_SLAVE_TIMEOUT_VALUE_CLKA	0x1006810
#define mmRSMU_CLKA1_RSMU_SLAVE_TIMEOUT_VALUE_CLKA	0x1007810
#define mmRSMU_CLKA2_RSMU_SLAVE_TIMEOUT_VALUE_CLKA	0x1008810
#define mmRSMU_RESET_TIMEOUT_CONTROL_CLKA		0x1006814
#define mmRSMU_CLKA0_RSMU_RESET_TIMEOUT_CONTROL_CLKA	0x1006814
#define mmRSMU_CLKA1_RSMU_RESET_TIMEOUT_CONTROL_CLKA	0x1007814
#define mmRSMU_CLKA2_RSMU_RESET_TIMEOUT_CONTROL_CLKA	0x1008814
#define mmRSMU_SLAVE_ERROR_COUNTER_CLKA			0x1006818
#define mmRSMU_CLKA0_RSMU_SLAVE_ERROR_COUNTER_CLKA	0x1006818
#define mmRSMU_CLKA1_RSMU_SLAVE_ERROR_COUNTER_CLKA	0x1007818
#define mmRSMU_CLKA2_RSMU_SLAVE_ERROR_COUNTER_CLKA	0x1008818
#define mmRSMU_AEB_LOCK_0_CLKA				0x100681C
#define mmRSMU_CLKA0_RSMU_AEB_LOCK_0_CLKA		0x100681C
#define mmRSMU_CLKA1_RSMU_AEB_LOCK_0_CLKA		0x100781C
#define mmRSMU_CLKA2_RSMU_AEB_LOCK_0_CLKA		0x100881C
#define mmRSMU_AEB_LOCK_1_CLKA				0x1006820
#define mmRSMU_CLKA0_RSMU_AEB_LOCK_1_CLKA		0x1006820
#define mmRSMU_CLKA1_RSMU_AEB_LOCK_1_CLKA		0x1007820
#define mmRSMU_CLKA2_RSMU_AEB_LOCK_1_CLKA		0x1008820
#define mmRSMU_AEB_OVERRIDE_0_CLKA			0x1006824
#define mmRSMU_CLKA0_RSMU_AEB_OVERRIDE_0_CLKA		0x1006824
#define mmRSMU_CLKA1_RSMU_AEB_OVERRIDE_0_CLKA		0x1007824
#define mmRSMU_CLKA2_RSMU_AEB_OVERRIDE_0_CLKA		0x1008824
#define mmRSMU_AEB_OVERRIDE_1_CLKA			0x1006828
#define mmRSMU_CLKA0_RSMU_AEB_OVERRIDE_1_CLKA		0x1006828
#define mmRSMU_CLKA1_RSMU_AEB_OVERRIDE_1_CLKA		0x1007828
#define mmRSMU_CLKA2_RSMU_AEB_OVERRIDE_1_CLKA		0x1008828
#define mmRSMU_SEC_INTR_ENABLE_CLKA			0x100682C
#define mmRSMU_CLKA0_RSMU_SEC_INTR_ENABLE_CLKA		0x100682C
#define mmRSMU_CLKA1_RSMU_SEC_INTR_ENABLE_CLKA		0x100782C
#define mmRSMU_CLKA2_RSMU_SEC_INTR_ENABLE_CLKA		0x100882C
#define mmRSMU_SEC_INTR_TARGET_ADDR_CLKA		0x1006830
#define mmRSMU_CLKA0_RSMU_SEC_INTR_TARGET_ADDR_CLKA	0x1006830
#define mmRSMU_CLKA1_RSMU_SEC_INTR_TARGET_ADDR_CLKA	0x1007830
#define mmRSMU_CLKA2_RSMU_SEC_INTR_TARGET_ADDR_CLKA	0x1008830
#define mmRSMU_SEC_INTR_CONFIG_CLKA			0x1006834
#define mmRSMU_CLKA0_RSMU_SEC_INTR_CONFIG_CLKA		0x1006834
#define mmRSMU_CLKA1_RSMU_SEC_INTR_CONFIG_CLKA		0x1007834
#define mmRSMU_CLKA2_RSMU_SEC_INTR_CONFIG_CLKA		0x1008834
#define mmRSMU_SEC_INTR_STATUS_CLKA			0x1006838
#define mmRSMU_CLKA0_RSMU_SEC_INTR_STATUS_CLKA		0x1006838
#define mmRSMU_CLKA1_RSMU_SEC_INTR_STATUS_CLKA		0x1007838
#define mmRSMU_CLKA2_RSMU_SEC_INTR_STATUS_CLKA		0x1008838
#define mmRSMU_SEC_INTR_PENDING_CLKA			0x100683C
#define mmRSMU_CLKA0_RSMU_SEC_INTR_PENDING_CLKA		0x100683C
#define mmRSMU_CLKA1_RSMU_SEC_INTR_PENDING_CLKA		0x100783C
#define mmRSMU_CLKA2_RSMU_SEC_INTR_PENDING_CLKA		0x100883C
#define mmRSMU_SEC_INTR_TYPE_CLKA			0x1006840
#define mmRSMU_CLKA0_RSMU_SEC_INTR_TYPE_CLKA		0x1006840
#define mmRSMU_CLKA1_RSMU_SEC_INTR_TYPE_CLKA		0x1007840
#define mmRSMU_CLKA2_RSMU_SEC_INTR_TYPE_CLKA		0x1008840
#define mmRSMU_SEC_INTR_INTERCEPT_CLKA			0x1006844
#define mmRSMU_CLKA0_RSMU_SEC_INTR_INTERCEPT_CLKA	0x1006844
#define mmRSMU_CLKA1_RSMU_SEC_INTR_INTERCEPT_CLKA	0x1007844
#define mmRSMU_CLKA2_RSMU_SEC_INTR_INTERCEPT_CLKA	0x1008844
#define mmRSMU_SEC_INTR_CLEAR_CLKA			0x1006848
#define mmRSMU_CLKA0_RSMU_SEC_INTR_CLEAR_CLKA		0x1006848
#define mmRSMU_CLKA1_RSMU_SEC_INTR_CLEAR_CLKA		0x1007848
#define mmRSMU_CLKA2_RSMU_SEC_INTR_CLEAR_CLKA		0x1008848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA		0x100684C
#define mmRSMU_CLKA0_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA 0x100684C
#define mmRSMU_CLKA1_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA 0x100784C
#define mmRSMU_CLKA2_RSMU_SEC_MASTER_TRUST_LEVEL_0_CLKA 0x100884C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA		0x100692C
#define mmRSMU_CLKA0_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA 0x100692C
#define mmRSMU_CLKA1_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA 0x100792C
#define mmRSMU_CLKA2_RSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKA 0x100892C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_CLKA		0x1006930
#define mmRSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA	0x1006930
#define mmRSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA	0x1007930
#define mmRSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_RSMU_CLKA	0x1008930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA	0x1006934
#define mmRSMU_CLKA0_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA 0x1006934
#define mmRSMU_CLKA1_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA 0x1007934
#define mmRSMU_CLKA2_RSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKA 0x1008934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA	0x1006938
#define mmRSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA 0x1006938
#define mmRSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA 0x1007938
#define mmRSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKA 0x1008938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA	0x100693C
#define mmRSMU_CLKA0_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA 0x100693C
#define mmRSMU_CLKA1_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA 0x100793C
#define mmRSMU_CLKA2_RSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKA 0x100893C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA	0x1006940
#define mmRSMU_CLKA0_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA 0x1006940
#define mmRSMU_CLKA1_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA 0x1007940
#define mmRSMU_CLKA2_RSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKA 0x1008940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA	0x1006944
#define mmRSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA 0x1006944
#define mmRSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA 0x1007944
#define mmRSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKA 0x1008944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA	0x1006948
#define mmRSMU_CLKA0_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA 0x1006948
#define mmRSMU_CLKA1_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA 0x1007948
#define mmRSMU_CLKA2_RSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKA 0x1008948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA	0x100694C
#define mmRSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA 0x100694C
#define mmRSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA 0x100794C
#define mmRSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKA 0x100894C
#define mmRSMU_SEC_START_ADDR_GROUP_0_CLKA		0x1006950
#define mmRSMU_CLKA0_RSMU_SEC_START_ADDR_GROUP_0_CLKA	0x1006950
#define mmRSMU_CLKA1_RSMU_SEC_START_ADDR_GROUP_0_CLKA	0x1007950
#define mmRSMU_CLKA2_RSMU_SEC_START_ADDR_GROUP_0_CLKA	0x1008950
#define mmRSMU_SEC_END_ADDR_GROUP_0_CLKA		0x1006954
#define mmRSMU_CLKA0_RSMU_SEC_END_ADDR_GROUP_0_CLKA	0x1006954
#define mmRSMU_CLKA1_RSMU_SEC_END_ADDR_GROUP_0_CLKA	0x1007954
#define mmRSMU_CLKA2_RSMU_SEC_END_ADDR_GROUP_0_CLKA	0x1008954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA	0x1006958
#define mmRSMU_CLKA0_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA 0x1006958
#define mmRSMU_CLKA1_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA 0x1007958
#define mmRSMU_CLKA2_RSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKA 0x1008958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA	0x100695C
#define mmRSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA 0x100695C
#define mmRSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA 0x100795C
#define mmRSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKA 0x100895C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA		0x1006960
#define mmRSMU_CLKA0_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA 0x1006960
#define mmRSMU_CLKA1_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA 0x1007960
#define mmRSMU_CLKA2_RSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKA 0x1008960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA	0x1006964
#define mmRSMU_CLKA0_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA 0x1006964
#define mmRSMU_CLKA1_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA 0x1007964
#define mmRSMU_CLKA2_RSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKA 0x1008964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA	0x1006968
#define mmRSMU_CLKA0_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA 0x1006968
#define mmRSMU_CLKA1_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA 0x1007968
#define mmRSMU_CLKA2_RSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKA 0x1008968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA		0x100696C
#define mmRSMU_CLKA0_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA 0x100696C
#define mmRSMU_CLKA1_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA 0x100796C
#define mmRSMU_CLKA2_RSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKA 0x100896C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA		0x1006970
#define mmRSMU_CLKA0_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA 0x1006970
#define mmRSMU_CLKA1_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA 0x1007970
#define mmRSMU_CLKA2_RSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKA 0x1008970
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA		0x1006B94
#define mmRSMU_CLKA0_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA	0x1006B94
#define mmRSMU_CLKA1_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA	0x1007B94
#define mmRSMU_CLKA2_RSMU_SEC_SLAVE_ERROR_LOG_REG_CLKA	0x1008B94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_CLKA		0x1006B98
#define mmRSMU_CLKA0_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA	0x1006B98
#define mmRSMU_CLKA1_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA	0x1007B98
#define mmRSMU_CLKA2_RSMU_SEC_SLAVE_RANGE_ENABLE_CLKA	0x1008B98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_CLKA		0x1006B9C
#define mmRSMU_CLKA0_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA	0x1006B9C
#define mmRSMU_CLKA1_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA	0x1007B9C
#define mmRSMU_CLKA2_RSMU_MMIOSEC_SCRATCH_REG_0_CLKA	0x1008B9C

// Registers from RSMU_CLKB block

#define mmRSMU_HCID_CLKB				0x49780
#define mmRSMU_SIID_CLKB				0x49784
#define mmRSMU_DBG_MUX_CONTROL_CLKB			0x49788
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_CLKB		0x4978C
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_CLKB		0x49790
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_CLKB		0x49794
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_CLKB		0x49798
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_CLKB		0x497D8
#define mmRSMU_IP_MASTER_STATUS_CLKB			0x497DC
#define mmRSMU_GPUREG_SCRATCH_REG_0_CLKB		0x497E0
#define mmRSMU_GPUREG_SCRATCH_REG_1_CLKB		0x497E4
#define mmRSMU_MEM_POWER_CTRL_CLKB			0x102F018
#define mmRSMU_STRAP_CONTROL_CLKB			0x102F034
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_CLKB		0x102F220
#define mmRSMU_VF_ENABLE_CLKB				0x102F224
#define mmRSMU_MGCG_CONTROL_CLKB			0x102F228
#define mmRSMU_RESIDENCY_COUNTER_CNTL_CLKB		0x102F22C
#define mmRSMU_RESIDENCY_COUNTER_CLKB			0x102F230
#define mmRSMU_RESIDENCY_REF_COUNTER_CLKB		0x102F234
#define mmRSMU_SEC_AXI_MASTER_ENABLE_CLKB		0x102F800
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_CLKB		0x102F804
#define mmRSMU_AXI_MASTER_QOS_CNTL_CLKB			0x102F808
#define mmRSMU_MASTER_ERROR_COUNTER_CLKB		0x102F80C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_CLKB			0x102F810
#define mmRSMU_RESET_TIMEOUT_CONTROL_CLKB		0x102F814
#define mmRSMU_SLAVE_ERROR_COUNTER_CLKB			0x102F818
#define mmRSMU_AEB_LOCK_0_CLKB				0x102F81C
#define mmRSMU_AEB_LOCK_1_CLKB				0x102F820
#define mmRSMU_AEB_OVERRIDE_0_CLKB			0x102F824
#define mmRSMU_AEB_OVERRIDE_1_CLKB			0x102F828
#define mmRSMU_SEC_INTR_ENABLE_CLKB			0x102F82C
#define mmRSMU_SEC_INTR_TARGET_ADDR_CLKB		0x102F830
#define mmRSMU_SEC_INTR_CONFIG_CLKB			0x102F834
#define mmRSMU_SEC_INTR_STATUS_CLKB			0x102F838
#define mmRSMU_SEC_INTR_PENDING_CLKB			0x102F83C
#define mmRSMU_SEC_INTR_TYPE_CLKB			0x102F840
#define mmRSMU_SEC_INTR_INTERCEPT_CLKB			0x102F844
#define mmRSMU_SEC_INTR_CLEAR_CLKB			0x102F848
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_CLKB		0x102F84C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_CLKB		0x102F92C
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_CLKB		0x102F930
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_CLKB	0x102F934
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_CLKB	0x102F938
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_CLKB	0x102F93C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_CLKB	0x102F940
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_CLKB	0x102F944
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_CLKB	0x102F948
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_CLKB	0x102F94C
#define mmRSMU_SEC_START_ADDR_GROUP_0_CLKB		0x102F950
#define mmRSMU_SEC_END_ADDR_GROUP_0_CLKB		0x102F954
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_CLKB	0x102F958
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_CLKB	0x102F95C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_CLKB		0x102F960
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_CLKB	0x102F964
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_CLKB	0x102F968
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_CLKB		0x102F96C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_CLKB		0x102F970
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_CLKB		0x102FB94
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_CLKB		0x102FB98
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_CLKB		0x102FB9C
#endif
