<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p57" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_57{left:789px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_57{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_57{left:725px;bottom:1141px;letter-spacing:-0.14px;}
#t4_57{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#t5_57{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t6_57{left:70px;bottom:1046px;letter-spacing:-0.17px;word-spacing:-1.31px;}
#t7_57{left:464px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-1.39px;}
#t8_57{left:70px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_57{left:70px;bottom:1013px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ta_57{left:70px;bottom:988px;letter-spacing:-0.18px;word-spacing:-0.39px;}
#tb_57{left:229px;bottom:988px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_57{left:70px;bottom:964px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#td_57{left:256px;bottom:964px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#te_57{left:70px;bottom:947px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_57{left:70px;bottom:930px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_57{left:70px;bottom:906px;letter-spacing:-0.16px;word-spacing:-0.93px;}
#th_57{left:431px;bottom:906px;letter-spacing:-0.13px;word-spacing:-0.97px;}
#ti_57{left:70px;bottom:889px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#tj_57{left:70px;bottom:872px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tk_57{left:70px;bottom:855px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_57{left:70px;bottom:839px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_57{left:70px;bottom:814px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tn_57{left:296px;bottom:814px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_57{left:70px;bottom:790px;letter-spacing:-0.17px;word-spacing:-0.86px;}
#tp_57{left:314px;bottom:790px;letter-spacing:-0.15px;word-spacing:-0.88px;}
#tq_57{left:70px;bottom:773px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_57{left:70px;bottom:749px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#ts_57{left:425px;bottom:749px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tt_57{left:70px;bottom:732px;letter-spacing:-0.17px;word-spacing:-0.85px;}
#tu_57{left:486px;bottom:738px;}
#tv_57{left:501px;bottom:732px;letter-spacing:-0.22px;word-spacing:-0.82px;}
#tw_57{left:70px;bottom:715px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tx_57{left:70px;bottom:698px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#ty_57{left:70px;bottom:674px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tz_57{left:502px;bottom:674px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_57{left:70px;bottom:657px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t11_57{left:70px;bottom:640px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t12_57{left:70px;bottom:616px;letter-spacing:-0.16px;word-spacing:-0.54px;}
#t13_57{left:593px;bottom:616px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t14_57{left:70px;bottom:599px;letter-spacing:-0.13px;word-spacing:-1.32px;}
#t15_57{left:70px;bottom:582px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#t16_57{left:70px;bottom:565px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#t17_57{left:70px;bottom:541px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t18_57{left:359px;bottom:541px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t19_57{left:70px;bottom:524px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1a_57{left:70px;bottom:507px;letter-spacing:-0.16px;word-spacing:-1.18px;}
#t1b_57{left:70px;bottom:490px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1c_57{left:570px;bottom:490px;letter-spacing:-0.1px;}
#t1d_57{left:589px;bottom:490px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t1e_57{left:70px;bottom:474px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t1f_57{left:70px;bottom:449px;letter-spacing:-0.15px;word-spacing:-1.11px;}
#t1g_57{left:212px;bottom:456px;}
#t1h_57{left:227px;bottom:449px;letter-spacing:-0.18px;word-spacing:-1.11px;}
#t1i_57{left:546px;bottom:449px;letter-spacing:-0.13px;word-spacing:-1.14px;}
#t1j_57{left:788px;bottom:456px;}
#t1k_57{left:803px;bottom:449px;letter-spacing:-0.15px;}
#t1l_57{left:70px;bottom:432px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1m_57{left:70px;bottom:415px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1n_57{left:70px;bottom:391px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t1o_57{left:70px;bottom:374px;letter-spacing:-0.16px;word-spacing:-0.67px;}
#t1p_57{left:70px;bottom:357px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#t1q_57{left:70px;bottom:341px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1r_57{left:70px;bottom:324px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1s_57{left:70px;bottom:307px;letter-spacing:-0.18px;word-spacing:-0.4px;}
#t1t_57{left:70px;bottom:283px;letter-spacing:-0.16px;word-spacing:-1.29px;}
#t1u_57{left:425px;bottom:283px;letter-spacing:-0.13px;word-spacing:-1.28px;}
#t1v_57{left:70px;bottom:266px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1w_57{left:70px;bottom:241px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1x_57{left:402px;bottom:241px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1y_57{left:70px;bottom:224px;letter-spacing:-0.17px;word-spacing:-0.88px;}
#t1z_57{left:70px;bottom:208px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t20_57{left:70px;bottom:183px;letter-spacing:-0.16px;word-spacing:-1.1px;}
#t21_57{left:492px;bottom:183px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#t22_57{left:70px;bottom:166px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t23_57{left:70px;bottom:142px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t24_57{left:665px;bottom:142px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t25_57{left:70px;bottom:125px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t26_57{left:70px;bottom:108px;letter-spacing:-0.25px;word-spacing:-0.4px;}

.s1_57{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_57{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_57{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_57{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s5_57{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_57{font-size:14px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts57" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg57Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg57" style="-webkit-user-select: none;"><object width="935" height="1210" data="57/57.svg" type="image/svg+xml" id="pdf57" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_57" class="t s1_57">Vol. 3A </span><span id="t2_57" class="t s1_57">1-5 </span>
<span id="t3_57" class="t s2_57">ABOUT THIS MANUAL </span>
<span id="t4_57" class="t s3_57">including the system-oriented registers and data structures and the system-oriented instructions. The steps neces- </span>
<span id="t5_57" class="t s3_57">sary for switching between real-address and protected modes are also identified. </span>
<span id="t6_57" class="t s4_57">Chapter 3 — Protected-Mode Memory Management. </span><span id="t7_57" class="t s3_57">Describes the data structures, registers, and instructions </span>
<span id="t8_57" class="t s3_57">that support segmentation and paging. The chapter explains how they can be used to implement a “flat” (unseg- </span>
<span id="t9_57" class="t s3_57">mented) memory model or a segmented memory model. </span>
<span id="ta_57" class="t s4_57">Chapter 4 — Paging. </span><span id="tb_57" class="t s3_57">Describes the paging modes supported by Intel 64 and IA-32 processors. </span>
<span id="tc_57" class="t s4_57">Chapter 5 — Protection. </span><span id="td_57" class="t s3_57">Describes the support for page and segment protection provided in the Intel 64 and IA- </span>
<span id="te_57" class="t s3_57">32 architectures. This chapter also explains the implementation of privilege rules, stack switching, pointer valida- </span>
<span id="tf_57" class="t s3_57">tion, user mode, and supervisor mode. </span>
<span id="tg_57" class="t s4_57">Chapter 6 — Interrupt and Exception Handling. </span><span id="th_57" class="t s3_57">Describes the basic interrupt mechanisms defined in the Intel </span>
<span id="ti_57" class="t s3_57">64 and IA-32 architectures, shows how interrupts and exceptions relate to protection, and describes how the archi- </span>
<span id="tj_57" class="t s3_57">tecture handles each exception type. Reference information for each exception is given in this chapter. Includes </span>
<span id="tk_57" class="t s3_57">programming the LINT0 and LINT1 inputs and gives an example of how to program the LINT0 and LINT1 pins for </span>
<span id="tl_57" class="t s3_57">specific interrupt vectors. </span>
<span id="tm_57" class="t s4_57">Chapter 7 — User Interrupts. </span><span id="tn_57" class="t s3_57">Describes user interrupts supported by Intel 64 and IA-32 processors. </span>
<span id="to_57" class="t s4_57">Chapter 8 — Task Management. </span><span id="tp_57" class="t s3_57">Describes mechanisms the Intel 64 and IA-32 architectures provide to support </span>
<span id="tq_57" class="t s3_57">multitasking and inter-task protection. </span>
<span id="tr_57" class="t s4_57">Chapter 9 — Multiple-Processor Management. </span><span id="ts_57" class="t s3_57">Describes the instructions and flags that support multiple </span>
<span id="tt_57" class="t s3_57">processors with shared memory, memory ordering, and Intel </span>
<span id="tu_57" class="t s5_57">® </span>
<span id="tv_57" class="t s3_57">Hyper-Threading Technology. Includes MP initializa- </span>
<span id="tw_57" class="t s3_57">tion for P6 family processors and gives an example of how to use the MP protocol to boot P6 family processors in </span>
<span id="tx_57" class="t s3_57">an MP system. </span>
<span id="ty_57" class="t s4_57">Chapter 10 — Processor Management and Initialization. </span><span id="tz_57" class="t s3_57">Defines the state of an Intel 64 or IA-32 processor </span>
<span id="t10_57" class="t s3_57">after reset initialization. This chapter also explains how to set up an Intel 64 or IA-32 processor for real-address </span>
<span id="t11_57" class="t s3_57">mode operation and protected- mode operation, and how to switch between modes. </span>
<span id="t12_57" class="t s4_57">Chapter 11 — Advanced Programmable Interrupt Controller (APIC). </span><span id="t13_57" class="t s3_57">Describes the programming interface </span>
<span id="t14_57" class="t s3_57">to the local APIC and gives an overview of the interface between the local APIC and the I/O APIC. Includes APIC bus </span>
<span id="t15_57" class="t s3_57">message formats and describes the message formats for messages transmitted on the APIC bus for P6 family and </span>
<span id="t16_57" class="t s3_57">Pentium processors. </span>
<span id="t17_57" class="t s4_57">Chapter 12 — Memory Cache Control. </span><span id="t18_57" class="t s3_57">Describes the general concept of caching and the caching mechanisms </span>
<span id="t19_57" class="t s3_57">supported by the Intel 64 or IA-32 architectures. This chapter also describes the memory type range registers </span>
<span id="t1a_57" class="t s3_57">(MTRRs) and how they can be used to map memory types of physical memory. Information on using the new cache </span>
<span id="t1b_57" class="t s3_57">control and memory streaming instructions introduced with the Pentium </span><span id="t1c_57" class="t s6_57">III, </span><span id="t1d_57" class="t s3_57">Pentium 4, and Intel Xeon processors </span>
<span id="t1e_57" class="t s3_57">is also given. </span>
<span id="t1f_57" class="t s4_57">Chapter 13 — Intel </span>
<span id="t1g_57" class="t s5_57">® </span>
<span id="t1h_57" class="t s4_57">MMX™ Technology System Programming. </span><span id="t1i_57" class="t s3_57">Describes those aspects of the Intel </span>
<span id="t1j_57" class="t s5_57">® </span>
<span id="t1k_57" class="t s3_57">MMX™ </span>
<span id="t1l_57" class="t s3_57">technology that must be handled and considered at the system programming level, including: task switching, </span>
<span id="t1m_57" class="t s3_57">exception handling, and compatibility with existing system environments. </span>
<span id="t1n_57" class="t s4_57">Chapter 14 — System Programming For Instruction Set Extensions And Processor Extended States. </span>
<span id="t1o_57" class="t s3_57">Describes the operating system requirements to support SSE/SSE2/SSE3/SSSE3/SSE4 extensions, including task </span>
<span id="t1p_57" class="t s3_57">switching, exception handling, and compatibility with existing system environments. The latter part of this chapter </span>
<span id="t1q_57" class="t s3_57">describes the extensible framework of operating system requirements to support processor extended states. </span>
<span id="t1r_57" class="t s3_57">Processor extended state may be required by instruction set extensions beyond those of </span>
<span id="t1s_57" class="t s3_57">SSE/SSE2/SSE3/SSSE3/SSE4 extensions. </span>
<span id="t1t_57" class="t s4_57">Chapter 15 — Power and Thermal Management</span><span id="t1u_57" class="t s3_57">. Describes facilities of Intel 64 and IA-32 architecture used for </span>
<span id="t1v_57" class="t s3_57">power management and thermal monitoring. </span>
<span id="t1w_57" class="t s4_57">Chapter 16 — Machine-Check Architecture. </span><span id="t1x_57" class="t s3_57">Describes the machine-check architecture and machine-check </span>
<span id="t1y_57" class="t s3_57">exception mechanism found in the Pentium 4, Intel Xeon, and P6 family processors. Additionally, a signaling mech- </span>
<span id="t1z_57" class="t s3_57">anism for software to respond to hardware corrected machine check error is covered. </span>
<span id="t20_57" class="t s4_57">Chapter 17 — Interpreting Machine-Check Error Codes. </span><span id="t21_57" class="t s3_57">Gives an example of how to interpret the error codes </span>
<span id="t22_57" class="t s3_57">for a machine-check error that occurred on a P6 family processor. </span>
<span id="t23_57" class="t s4_57">Chapter 18 — Debug, Branch Profile, TSC, and Resource Monitoring Features. </span><span id="t24_57" class="t s3_57">Describes the debugging </span>
<span id="t25_57" class="t s3_57">registers and other debug mechanism provided in Intel 64 or IA-32 processors. This chapter also describes the </span>
<span id="t26_57" class="t s3_57">time-stamp counter. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
