{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652436840368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652436840369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 13 13:14:00 2022 " "Processing started: Fri May 13 13:14:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652436840369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436840369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single_cycle_processor -c single_cycle_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle_processor -c single_cycle_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436840369 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652436840820 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652436840820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simp_reg_sync_reset_with_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file simp_reg_sync_reset_with_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 simp_reg_sync_reset_with_enable " "Found entity 1: simp_reg_sync_reset_with_enable" {  } { { "simp_reg_sync_reset_with_enable.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/simp_reg_sync_reset_with_enable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652436849861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simp_reg_sync_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file simp_reg_sync_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 simp_reg_sync_reset " "Found entity 1: simp_reg_sync_reset" {  } { { "simp_reg_sync_reset.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/simp_reg_sync_reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652436849863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652436849865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652436849867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652436849868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652436849870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2x4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2x4 " "Found entity 1: decoder_2x4" {  } { { "decoder_2x4.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/decoder_2x4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652436849874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const_value.v 1 1 " "Found 1 design units, including 1 entities, in source file const_value.v" { { "Info" "ISGN_ENTITY_NAME" "1 const_value " "Found entity 1: const_value" {  } { { "const_value.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/const_value.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652436849877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_8op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_8op.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_8op " "Found entity 1: alu_8op" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652436849878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652436849881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652436849882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.v 1 1 " "Found 1 design units, including 1 entities, in source file shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652436849884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652436849886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_16x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16x1 " "Found entity 1: mux_16x1" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652436849889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4x16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_4x16 " "Found entity 1: decoder_4x16" {  } { { "decoder_4x16.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/decoder_4x16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652436849892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP3/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652436849894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file cont_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cont_unit " "Found entity 1: cont_unit" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/cont_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652436849897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_cycle_processor " "Found entity 1: single_cycle_processor" {  } { { "single_cycle_processor.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/single_cycle_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652436849899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849899 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "single_cycle_processor " "Elaborating entity \"single_cycle_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652436849949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_unit cont_unit:cont " "Elaborating entity \"cont_unit\" for hierarchy \"cont_unit:cont\"" {  } { { "single_cycle_processor.v" "cont" { Text "D:/OKUL/4-2/446/LAB/EXP3/single_cycle_processor.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652436849951 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg cont_unit.v(22) " "Verilog HDL Always Construct warning at cont_unit.v(22): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/cont_unit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652436849953 "|single_cycle_processor|cont_unit:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AluControl cont_unit.v(38) " "Verilog HDL Always Construct warning at cont_unit.v(38): inferring latch(es) for variable \"AluControl\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/cont_unit.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652436849953 "|single_cycle_processor|cont_unit:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluControl\[0\] cont_unit.v(56) " "Inferred latch for \"AluControl\[0\]\" at cont_unit.v(56)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/cont_unit.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849954 "|single_cycle_processor|cont_unit:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluControl\[1\] cont_unit.v(56) " "Inferred latch for \"AluControl\[1\]\" at cont_unit.v(56)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/cont_unit.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849954 "|single_cycle_processor|cont_unit:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluControl\[2\] cont_unit.v(56) " "Inferred latch for \"AluControl\[2\]\" at cont_unit.v(56)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/cont_unit.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849954 "|single_cycle_processor|cont_unit:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg\[0\] cont_unit.v(25) " "Inferred latch for \"MemtoReg\[0\]\" at cont_unit.v(25)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/cont_unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849954 "|single_cycle_processor|cont_unit:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg\[1\] cont_unit.v(25) " "Inferred latch for \"MemtoReg\[1\]\" at cont_unit.v(25)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/cont_unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849955 "|single_cycle_processor|cont_unit:cont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dpath " "Elaborating entity \"datapath\" for hierarchy \"datapath:dpath\"" {  } { { "single_cycle_processor.v" "dpath" { Text "D:/OKUL/4-2/446/LAB/EXP3/single_cycle_processor.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652436849964 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "const_value 32zeros " "Block or symbol \"const_value\" of instance \"32zeros\" overlaps another block or symbol" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP3/datapath.bdf" { { 296 2616 2760 376 "32zeros" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1652436849966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simp_reg_sync_reset_with_enable datapath:dpath\|simp_reg_sync_reset_with_enable:comp_reg " "Elaborating entity \"simp_reg_sync_reset_with_enable\" for hierarchy \"datapath:dpath\|simp_reg_sync_reset_with_enable:comp_reg\"" {  } { { "datapath.bdf" "comp_reg" { Schematic "D:/OKUL/4-2/446/LAB/EXP3/datapath.bdf" { { 448 2216 2400 560 "comp_reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652436849967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_8op datapath:dpath\|alu_8op:Alu " "Elaborating entity \"alu_8op\" for hierarchy \"datapath:dpath\|alu_8op:Alu\"" {  } { { "datapath.bdf" "Alu" { Schematic "D:/OKUL/4-2/446/LAB/EXP3/datapath.bdf" { { 192 2152 2336 336 "Alu" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652436849968 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CO alu_8op.v(12) " "Verilog HDL Always Construct warning at alu_8op.v(12): inferring latch(es) for variable \"CO\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652436849972 "|datapath|alu_8op:pc_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out alu_8op.v(12) " "Verilog HDL Always Construct warning at alu_8op.v(12): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652436849972 "|datapath|alu_8op:pc_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OVF alu_8op.v(12) " "Verilog HDL Always Construct warning at alu_8op.v(12): inferring latch(es) for variable \"OVF\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652436849972 "|datapath|alu_8op:pc_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N alu_8op.v(12) " "Verilog HDL Always Construct warning at alu_8op.v(12): inferring latch(es) for variable \"N\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652436849972 "|datapath|alu_8op:pc_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z alu_8op.v(12) " "Verilog HDL Always Construct warning at alu_8op.v(12): inferring latch(es) for variable \"Z\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652436849972 "|datapath|alu_8op:pc_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B_new alu_8op.v(12) " "Verilog HDL Always Construct warning at alu_8op.v(12): inferring latch(es) for variable \"B_new\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652436849972 "|datapath|alu_8op:pc_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_new alu_8op.v(12) " "Verilog HDL Always Construct warning at alu_8op.v(12): inferring latch(es) for variable \"A_new\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652436849972 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu_8op.v(22) " "Inferred latch for \"Z\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849973 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N alu_8op.v(22) " "Inferred latch for \"N\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849973 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OVF alu_8op.v(22) " "Inferred latch for \"OVF\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849973 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] alu_8op.v(22) " "Inferred latch for \"out\[0\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849973 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] alu_8op.v(22) " "Inferred latch for \"out\[1\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849973 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] alu_8op.v(22) " "Inferred latch for \"out\[2\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849973 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] alu_8op.v(22) " "Inferred latch for \"out\[3\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849973 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] alu_8op.v(22) " "Inferred latch for \"out\[4\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849973 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] alu_8op.v(22) " "Inferred latch for \"out\[5\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849973 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] alu_8op.v(22) " "Inferred latch for \"out\[6\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849973 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] alu_8op.v(22) " "Inferred latch for \"out\[7\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849973 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] alu_8op.v(22) " "Inferred latch for \"out\[8\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849973 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] alu_8op.v(22) " "Inferred latch for \"out\[9\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849973 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] alu_8op.v(22) " "Inferred latch for \"out\[10\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849974 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] alu_8op.v(22) " "Inferred latch for \"out\[11\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849974 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] alu_8op.v(22) " "Inferred latch for \"out\[12\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849974 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] alu_8op.v(22) " "Inferred latch for \"out\[13\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849974 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] alu_8op.v(22) " "Inferred latch for \"out\[14\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849974 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] alu_8op.v(22) " "Inferred latch for \"out\[15\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849974 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] alu_8op.v(22) " "Inferred latch for \"out\[16\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849974 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] alu_8op.v(22) " "Inferred latch for \"out\[17\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849974 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] alu_8op.v(22) " "Inferred latch for \"out\[18\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849974 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] alu_8op.v(22) " "Inferred latch for \"out\[19\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849974 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] alu_8op.v(22) " "Inferred latch for \"out\[20\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849974 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] alu_8op.v(22) " "Inferred latch for \"out\[21\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849974 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] alu_8op.v(22) " "Inferred latch for \"out\[22\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849974 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] alu_8op.v(22) " "Inferred latch for \"out\[23\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849974 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] alu_8op.v(22) " "Inferred latch for \"out\[24\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849974 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] alu_8op.v(22) " "Inferred latch for \"out\[25\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849974 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] alu_8op.v(22) " "Inferred latch for \"out\[26\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849974 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] alu_8op.v(22) " "Inferred latch for \"out\[27\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849975 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] alu_8op.v(22) " "Inferred latch for \"out\[28\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849975 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] alu_8op.v(22) " "Inferred latch for \"out\[29\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849975 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] alu_8op.v(22) " "Inferred latch for \"out\[30\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849975 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] alu_8op.v(22) " "Inferred latch for \"out\[31\]\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849975 "|datapath|alu_8op:pc_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CO alu_8op.v(22) " "Inferred latch for \"CO\" at alu_8op.v(22)" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436849975 "|datapath|alu_8op:pc_adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:dpath\|register_file:RegFile " "Elaborating entity \"register_file\" for hierarchy \"datapath:dpath\|register_file:RegFile\"" {  } { { "datapath.bdf" "RegFile" { Schematic "D:/OKUL/4-2/446/LAB/EXP3/datapath.bdf" { { 192 1200 1384 368 "RegFile" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652436849976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4x16 datapath:dpath\|register_file:RegFile\|decoder_4x16:dec " "Elaborating entity \"decoder_4x16\" for hierarchy \"datapath:dpath\|register_file:RegFile\|decoder_4x16:dec\"" {  } { { "register_file.v" "dec" { Text "D:/OKUL/4-2/446/LAB/EXP3/register_file.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652436850003 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out decoder_4x16.v(11) " "Verilog HDL Always Construct warning at decoder_4x16.v(11): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder_4x16.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/decoder_4x16.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652436850006 "|datapath|register_file:RegFile|decoder_4x16:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] decoder_4x16.v(13) " "Inferred latch for \"out\[0\]\" at decoder_4x16.v(13)" {  } { { "decoder_4x16.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/decoder_4x16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850006 "|datapath|register_file:RegFile|decoder_4x16:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] decoder_4x16.v(13) " "Inferred latch for \"out\[1\]\" at decoder_4x16.v(13)" {  } { { "decoder_4x16.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/decoder_4x16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850006 "|datapath|register_file:RegFile|decoder_4x16:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] decoder_4x16.v(13) " "Inferred latch for \"out\[2\]\" at decoder_4x16.v(13)" {  } { { "decoder_4x16.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/decoder_4x16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850006 "|datapath|register_file:RegFile|decoder_4x16:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] decoder_4x16.v(13) " "Inferred latch for \"out\[3\]\" at decoder_4x16.v(13)" {  } { { "decoder_4x16.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/decoder_4x16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850006 "|datapath|register_file:RegFile|decoder_4x16:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] decoder_4x16.v(13) " "Inferred latch for \"out\[4\]\" at decoder_4x16.v(13)" {  } { { "decoder_4x16.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/decoder_4x16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850006 "|datapath|register_file:RegFile|decoder_4x16:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] decoder_4x16.v(13) " "Inferred latch for \"out\[5\]\" at decoder_4x16.v(13)" {  } { { "decoder_4x16.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/decoder_4x16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850006 "|datapath|register_file:RegFile|decoder_4x16:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] decoder_4x16.v(13) " "Inferred latch for \"out\[6\]\" at decoder_4x16.v(13)" {  } { { "decoder_4x16.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/decoder_4x16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850006 "|datapath|register_file:RegFile|decoder_4x16:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] decoder_4x16.v(13) " "Inferred latch for \"out\[7\]\" at decoder_4x16.v(13)" {  } { { "decoder_4x16.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/decoder_4x16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850006 "|datapath|register_file:RegFile|decoder_4x16:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] decoder_4x16.v(13) " "Inferred latch for \"out\[8\]\" at decoder_4x16.v(13)" {  } { { "decoder_4x16.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/decoder_4x16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850007 "|datapath|register_file:RegFile|decoder_4x16:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] decoder_4x16.v(13) " "Inferred latch for \"out\[9\]\" at decoder_4x16.v(13)" {  } { { "decoder_4x16.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/decoder_4x16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850007 "|datapath|register_file:RegFile|decoder_4x16:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] decoder_4x16.v(13) " "Inferred latch for \"out\[10\]\" at decoder_4x16.v(13)" {  } { { "decoder_4x16.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/decoder_4x16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850007 "|datapath|register_file:RegFile|decoder_4x16:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] decoder_4x16.v(13) " "Inferred latch for \"out\[11\]\" at decoder_4x16.v(13)" {  } { { "decoder_4x16.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/decoder_4x16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850007 "|datapath|register_file:RegFile|decoder_4x16:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] decoder_4x16.v(13) " "Inferred latch for \"out\[12\]\" at decoder_4x16.v(13)" {  } { { "decoder_4x16.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/decoder_4x16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850007 "|datapath|register_file:RegFile|decoder_4x16:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] decoder_4x16.v(13) " "Inferred latch for \"out\[13\]\" at decoder_4x16.v(13)" {  } { { "decoder_4x16.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/decoder_4x16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850007 "|datapath|register_file:RegFile|decoder_4x16:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] decoder_4x16.v(13) " "Inferred latch for \"out\[14\]\" at decoder_4x16.v(13)" {  } { { "decoder_4x16.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/decoder_4x16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850007 "|datapath|register_file:RegFile|decoder_4x16:dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] decoder_4x16.v(13) " "Inferred latch for \"out\[15\]\" at decoder_4x16.v(13)" {  } { { "decoder_4x16.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/decoder_4x16.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850007 "|datapath|register_file:RegFile|decoder_4x16:dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16x1 datapath:dpath\|register_file:RegFile\|mux_16x1:mux1 " "Elaborating entity \"mux_16x1\" for hierarchy \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\"" {  } { { "register_file.v" "mux1" { Text "D:/OKUL/4-2/446/LAB/EXP3/register_file.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652436850008 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_16x1.v(8) " "Verilog HDL Always Construct warning at mux_16x1.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652436850011 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_16x1.v(10) " "Inferred latch for \"out\[0\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850011 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_16x1.v(10) " "Inferred latch for \"out\[1\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850011 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_16x1.v(10) " "Inferred latch for \"out\[2\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850011 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_16x1.v(10) " "Inferred latch for \"out\[3\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850011 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux_16x1.v(10) " "Inferred latch for \"out\[4\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850011 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux_16x1.v(10) " "Inferred latch for \"out\[5\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850011 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux_16x1.v(10) " "Inferred latch for \"out\[6\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850011 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux_16x1.v(10) " "Inferred latch for \"out\[7\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850011 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux_16x1.v(10) " "Inferred latch for \"out\[8\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850011 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux_16x1.v(10) " "Inferred latch for \"out\[9\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850011 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux_16x1.v(10) " "Inferred latch for \"out\[10\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850011 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux_16x1.v(10) " "Inferred latch for \"out\[11\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850011 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux_16x1.v(10) " "Inferred latch for \"out\[12\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850011 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux_16x1.v(10) " "Inferred latch for \"out\[13\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850011 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux_16x1.v(10) " "Inferred latch for \"out\[14\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850011 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux_16x1.v(10) " "Inferred latch for \"out\[15\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850011 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mux_16x1.v(10) " "Inferred latch for \"out\[16\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850011 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mux_16x1.v(10) " "Inferred latch for \"out\[17\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850011 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] mux_16x1.v(10) " "Inferred latch for \"out\[18\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850012 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] mux_16x1.v(10) " "Inferred latch for \"out\[19\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850012 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] mux_16x1.v(10) " "Inferred latch for \"out\[20\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850012 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] mux_16x1.v(10) " "Inferred latch for \"out\[21\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850012 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] mux_16x1.v(10) " "Inferred latch for \"out\[22\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850012 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] mux_16x1.v(10) " "Inferred latch for \"out\[23\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850012 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] mux_16x1.v(10) " "Inferred latch for \"out\[24\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850012 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] mux_16x1.v(10) " "Inferred latch for \"out\[25\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850012 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] mux_16x1.v(10) " "Inferred latch for \"out\[26\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850012 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] mux_16x1.v(10) " "Inferred latch for \"out\[27\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850012 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] mux_16x1.v(10) " "Inferred latch for \"out\[28\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850012 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] mux_16x1.v(10) " "Inferred latch for \"out\[29\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850012 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] mux_16x1.v(10) " "Inferred latch for \"out\[30\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850012 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] mux_16x1.v(10) " "Inferred latch for \"out\[31\]\" at mux_16x1.v(10)" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850012 "|datapath|register_file:RegFile|mux_16x1:mux1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simp_reg_sync_reset_with_enable datapath:dpath\|register_file:RegFile\|simp_reg_sync_reset_with_enable:reg1 " "Elaborating entity \"simp_reg_sync_reset_with_enable\" for hierarchy \"datapath:dpath\|register_file:RegFile\|simp_reg_sync_reset_with_enable:reg1\"" {  } { { "register_file.v" "reg1" { Text "D:/OKUL/4-2/446/LAB/EXP3/register_file.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652436850014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 datapath:dpath\|mux_4x1:mux_memtoreg " "Elaborating entity \"mux_4x1\" for hierarchy \"datapath:dpath\|mux_4x1:mux_memtoreg\"" {  } { { "datapath.bdf" "mux_memtoreg" { Schematic "D:/OKUL/4-2/446/LAB/EXP3/datapath.bdf" { { 288 2904 3088 432 "mux_memtoreg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652436850022 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_4x1.v(8) " "Verilog HDL Always Construct warning at mux_4x1.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652436850024 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_4x1.v(10) " "Inferred latch for \"out\[0\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850024 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_4x1.v(10) " "Inferred latch for \"out\[1\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850024 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_4x1.v(10) " "Inferred latch for \"out\[2\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850024 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_4x1.v(10) " "Inferred latch for \"out\[3\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850024 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux_4x1.v(10) " "Inferred latch for \"out\[4\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850025 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux_4x1.v(10) " "Inferred latch for \"out\[5\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850025 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux_4x1.v(10) " "Inferred latch for \"out\[6\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850025 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux_4x1.v(10) " "Inferred latch for \"out\[7\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850025 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux_4x1.v(10) " "Inferred latch for \"out\[8\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850025 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux_4x1.v(10) " "Inferred latch for \"out\[9\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850025 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux_4x1.v(10) " "Inferred latch for \"out\[10\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850025 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux_4x1.v(10) " "Inferred latch for \"out\[11\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850025 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux_4x1.v(10) " "Inferred latch for \"out\[12\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850025 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux_4x1.v(10) " "Inferred latch for \"out\[13\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850025 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux_4x1.v(10) " "Inferred latch for \"out\[14\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850025 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux_4x1.v(10) " "Inferred latch for \"out\[15\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850025 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mux_4x1.v(10) " "Inferred latch for \"out\[16\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850025 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mux_4x1.v(10) " "Inferred latch for \"out\[17\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850025 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] mux_4x1.v(10) " "Inferred latch for \"out\[18\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850025 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] mux_4x1.v(10) " "Inferred latch for \"out\[19\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850025 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] mux_4x1.v(10) " "Inferred latch for \"out\[20\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850025 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] mux_4x1.v(10) " "Inferred latch for \"out\[21\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850025 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] mux_4x1.v(10) " "Inferred latch for \"out\[22\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850025 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] mux_4x1.v(10) " "Inferred latch for \"out\[23\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850025 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] mux_4x1.v(10) " "Inferred latch for \"out\[24\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850025 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] mux_4x1.v(10) " "Inferred latch for \"out\[25\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850025 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] mux_4x1.v(10) " "Inferred latch for \"out\[26\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850025 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] mux_4x1.v(10) " "Inferred latch for \"out\[27\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850025 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] mux_4x1.v(10) " "Inferred latch for \"out\[28\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850025 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] mux_4x1.v(10) " "Inferred latch for \"out\[29\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850025 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] mux_4x1.v(10) " "Inferred latch for \"out\[30\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850025 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] mux_4x1.v(10) " "Inferred latch for \"out\[31\]\" at mux_4x1.v(10)" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850025 "|datapath|mux_4x1:mux_memtoreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory datapath:dpath\|data_memory:data_mem " "Elaborating entity \"data_memory\" for hierarchy \"datapath:dpath\|data_memory:data_mem\"" {  } { { "datapath.bdf" "data_mem" { Schematic "D:/OKUL/4-2/446/LAB/EXP3/datapath.bdf" { { 192 2504 2808 304 "data_mem" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652436850029 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "20 0 50 data_memory.v(13) " "Verilog HDL warning at data_memory.v(13): number of words (20) in memory file does not match the number of elements in the address range \[0:50\]" {  } { { "data_memory.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/data_memory.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1652436850031 "|single_cycle_processor|datapath:dpath|data_memory:data_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift datapath:dpath\|shift:shifter " "Elaborating entity \"shift\" for hierarchy \"datapath:dpath\|shift:shifter\"" {  } { { "datapath.bdf" "shifter" { Schematic "D:/OKUL/4-2/446/LAB/EXP3/datapath.bdf" { { 208 1536 1784 320 "shifter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652436850032 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_data shift.v(10) " "Verilog HDL Always Construct warning at shift.v(10): inferring latch(es) for variable \"output_data\", which holds its previous value in one or more paths through the always construct" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652436850033 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[0\] shift.v(10) " "Inferred latch for \"output_data\[0\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850033 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[1\] shift.v(10) " "Inferred latch for \"output_data\[1\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850033 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[2\] shift.v(10) " "Inferred latch for \"output_data\[2\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850033 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[3\] shift.v(10) " "Inferred latch for \"output_data\[3\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850033 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[4\] shift.v(10) " "Inferred latch for \"output_data\[4\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850033 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[5\] shift.v(10) " "Inferred latch for \"output_data\[5\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850033 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[6\] shift.v(10) " "Inferred latch for \"output_data\[6\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850033 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[7\] shift.v(10) " "Inferred latch for \"output_data\[7\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850033 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[8\] shift.v(10) " "Inferred latch for \"output_data\[8\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850034 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[9\] shift.v(10) " "Inferred latch for \"output_data\[9\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850034 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[10\] shift.v(10) " "Inferred latch for \"output_data\[10\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850034 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[11\] shift.v(10) " "Inferred latch for \"output_data\[11\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850034 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[12\] shift.v(10) " "Inferred latch for \"output_data\[12\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850034 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[13\] shift.v(10) " "Inferred latch for \"output_data\[13\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850034 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[14\] shift.v(10) " "Inferred latch for \"output_data\[14\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850034 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[15\] shift.v(10) " "Inferred latch for \"output_data\[15\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850034 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[16\] shift.v(10) " "Inferred latch for \"output_data\[16\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850034 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[17\] shift.v(10) " "Inferred latch for \"output_data\[17\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850034 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[18\] shift.v(10) " "Inferred latch for \"output_data\[18\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850034 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[19\] shift.v(10) " "Inferred latch for \"output_data\[19\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850034 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[20\] shift.v(10) " "Inferred latch for \"output_data\[20\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850034 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[21\] shift.v(10) " "Inferred latch for \"output_data\[21\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850034 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[22\] shift.v(10) " "Inferred latch for \"output_data\[22\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850034 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[23\] shift.v(10) " "Inferred latch for \"output_data\[23\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850034 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[24\] shift.v(10) " "Inferred latch for \"output_data\[24\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850034 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[25\] shift.v(10) " "Inferred latch for \"output_data\[25\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850034 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[26\] shift.v(10) " "Inferred latch for \"output_data\[26\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850034 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[27\] shift.v(10) " "Inferred latch for \"output_data\[27\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850034 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[28\] shift.v(10) " "Inferred latch for \"output_data\[28\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850034 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[29\] shift.v(10) " "Inferred latch for \"output_data\[29\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850034 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[30\] shift.v(10) " "Inferred latch for \"output_data\[30\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850034 "|datapath|shift:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[31\] shift.v(10) " "Inferred latch for \"output_data\[31\]\" at shift.v(10)" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850034 "|datapath|shift:shifter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory datapath:dpath\|instruction_memory:inst_mem " "Elaborating entity \"instruction_memory\" for hierarchy \"datapath:dpath\|instruction_memory:inst_mem\"" {  } { { "datapath.bdf" "inst_mem" { Schematic "D:/OKUL/4-2/446/LAB/EXP3/datapath.bdf" { { 216 568 864 296 "inst_mem" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652436850036 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21 0 50 instruction_memory.v(12) " "Verilog HDL warning at instruction_memory.v(12): number of words (21) in memory file does not match the number of elements in the address range \[0:50\]" {  } { { "instruction_memory.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/instruction_memory.v" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1652436850036 "|single_cycle_processor|datapath:dpath|instruction_memory:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "content.data_a 0 instruction_memory.v(7) " "Net \"content.data_a\" at instruction_memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/instruction_memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652436850037 "|single_cycle_processor|datapath:dpath|instruction_memory:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "content.waddr_a 0 instruction_memory.v(7) " "Net \"content.waddr_a\" at instruction_memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/instruction_memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652436850037 "|single_cycle_processor|datapath:dpath|instruction_memory:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "content.we_a 0 instruction_memory.v(7) " "Net \"content.we_a\" at instruction_memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/instruction_memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652436850037 "|single_cycle_processor|datapath:dpath|instruction_memory:inst_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simp_reg_sync_reset datapath:dpath\|simp_reg_sync_reset:PC " "Elaborating entity \"simp_reg_sync_reset\" for hierarchy \"datapath:dpath\|simp_reg_sync_reset:PC\"" {  } { { "datapath.bdf" "PC" { Schematic "D:/OKUL/4-2/446/LAB/EXP3/datapath.bdf" { { 216 240 424 328 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652436850038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_value datapath:dpath\|const_value:cons_val_4 " "Elaborating entity \"const_value\" for hierarchy \"datapath:dpath\|const_value:cons_val_4\"" {  } { { "datapath.bdf" "cons_val_4" { Schematic "D:/OKUL/4-2/446/LAB/EXP3/datapath.bdf" { { 384 200 344 464 "cons_val_4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652436850043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_value datapath:dpath\|const_value:cons_val_zeros " "Elaborating entity \"const_value\" for hierarchy \"datapath:dpath\|const_value:cons_val_zeros\"" {  } { { "datapath.bdf" "cons_val_zeros" { Schematic "D:/OKUL/4-2/446/LAB/EXP3/datapath.bdf" { { 64 240 384 144 "cons_val_zeros" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652436850045 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 const_value.v(7) " "Verilog HDL assignment warning at const_value.v(7): truncated value with size 32 to match size of target (3)" {  } { { "const_value.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/const_value.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652436850046 "|datapath|const_value:cons_val_zeros"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_value datapath:dpath\|const_value:32zeros " "Elaborating entity \"const_value\" for hierarchy \"datapath:dpath\|const_value:32zeros\"" {  } { { "datapath.bdf" "32zeros" { Schematic "D:/OKUL/4-2/446/LAB/EXP3/datapath.bdf" { { 296 2616 2760 376 "32zeros" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652436850046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 datapath:dpath\|mux_2x1:reg_mux " "Elaborating entity \"mux_2x1\" for hierarchy \"datapath:dpath\|mux_2x1:reg_mux\"" {  } { { "datapath.bdf" "reg_mux" { Schematic "D:/OKUL/4-2/446/LAB/EXP3/datapath.bdf" { { 16 1112 1296 128 "reg_mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652436850049 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_2x1.v(8) " "Verilog HDL Always Construct warning at mux_2x1.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652436850050 "|datapath|mux_2x1:reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_2x1.v(10) " "Inferred latch for \"out\[0\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850050 "|datapath|mux_2x1:reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_2x1.v(10) " "Inferred latch for \"out\[1\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850050 "|datapath|mux_2x1:reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_2x1.v(10) " "Inferred latch for \"out\[2\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850050 "|datapath|mux_2x1:reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_2x1.v(10) " "Inferred latch for \"out\[3\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850050 "|datapath|mux_2x1:reg_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 datapath:dpath\|mux_2x1:imm_mux " "Elaborating entity \"mux_2x1\" for hierarchy \"datapath:dpath\|mux_2x1:imm_mux\"" {  } { { "datapath.bdf" "imm_mux" { Schematic "D:/OKUL/4-2/446/LAB/EXP3/datapath.bdf" { { 368 1888 2072 480 "imm_mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652436850051 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_2x1.v(8) " "Verilog HDL Always Construct warning at mux_2x1.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652436850051 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_2x1.v(10) " "Inferred latch for \"out\[0\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_2x1.v(10) " "Inferred latch for \"out\[1\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_2x1.v(10) " "Inferred latch for \"out\[2\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_2x1.v(10) " "Inferred latch for \"out\[3\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux_2x1.v(10) " "Inferred latch for \"out\[4\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux_2x1.v(10) " "Inferred latch for \"out\[5\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux_2x1.v(10) " "Inferred latch for \"out\[6\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux_2x1.v(10) " "Inferred latch for \"out\[7\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux_2x1.v(10) " "Inferred latch for \"out\[8\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux_2x1.v(10) " "Inferred latch for \"out\[9\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux_2x1.v(10) " "Inferred latch for \"out\[10\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux_2x1.v(10) " "Inferred latch for \"out\[11\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux_2x1.v(10) " "Inferred latch for \"out\[12\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux_2x1.v(10) " "Inferred latch for \"out\[13\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux_2x1.v(10) " "Inferred latch for \"out\[14\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux_2x1.v(10) " "Inferred latch for \"out\[15\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mux_2x1.v(10) " "Inferred latch for \"out\[16\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mux_2x1.v(10) " "Inferred latch for \"out\[17\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] mux_2x1.v(10) " "Inferred latch for \"out\[18\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] mux_2x1.v(10) " "Inferred latch for \"out\[19\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] mux_2x1.v(10) " "Inferred latch for \"out\[20\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] mux_2x1.v(10) " "Inferred latch for \"out\[21\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] mux_2x1.v(10) " "Inferred latch for \"out\[22\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] mux_2x1.v(10) " "Inferred latch for \"out\[23\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] mux_2x1.v(10) " "Inferred latch for \"out\[24\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] mux_2x1.v(10) " "Inferred latch for \"out\[25\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] mux_2x1.v(10) " "Inferred latch for \"out\[26\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] mux_2x1.v(10) " "Inferred latch for \"out\[27\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] mux_2x1.v(10) " "Inferred latch for \"out\[28\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] mux_2x1.v(10) " "Inferred latch for \"out\[29\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] mux_2x1.v(10) " "Inferred latch for \"out\[30\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] mux_2x1.v(10) " "Inferred latch for \"out\[31\]\" at mux_2x1.v(10)" {  } { { "mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436850052 "|datapath|mux_2x1:imm_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend datapath:dpath\|extend:imm_extender " "Elaborating entity \"extend\" for hierarchy \"datapath:dpath\|extend:imm_extender\"" {  } { { "datapath.bdf" "imm_extender" { Schematic "D:/OKUL/4-2/446/LAB/EXP3/datapath.bdf" { { 376 1184 1376 456 "imm_extender" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652436850053 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "datapath:dpath\|instruction_memory:inst_mem\|content " "RAM logic \"datapath:dpath\|instruction_memory:inst_mem\|content\" is uninferred due to inappropriate RAM size" {  } { { "instruction_memory.v" "content" { Text "D:/OKUL/4-2/446/LAB/EXP3/instruction_memory.v" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1652436850599 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:dpath\|data_memory:data_mem\|content " "RAM logic \"datapath:dpath\|data_memory:data_mem\|content\" is uninferred due to asynchronous read logic" {  } { { "data_memory.v" "content" { Text "D:/OKUL/4-2/446/LAB/EXP3/data_memory.v" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652436850599 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1652436850599 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 51 D:/OKUL/4-2/446/LAB/EXP3/db/single_cycle_processor.ram0_instruction_memory_c07474f0.hdl.mif " "Memory depth (64) in the design file differs from memory depth (51) in the Memory Initialization File \"D:/OKUL/4-2/446/LAB/EXP3/db/single_cycle_processor.ram0_instruction_memory_c07474f0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1652436850601 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/OKUL/4-2/446/LAB/EXP3/db/single_cycle_processor.ram0_instruction_memory_c07474f0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/OKUL/4-2/446/LAB/EXP3/db/single_cycle_processor.ram0_instruction_memory_c07474f0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1652436850601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[31\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[31\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850620 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[30\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[30\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850620 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[29\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[29\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850620 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[28\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[28\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850620 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[27\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[27\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850620 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[26\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[26\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850620 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[25\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[25\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850620 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[24\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[24\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850620 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[23\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[23\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850620 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[22\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[22\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850620 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[21\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[21\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850620 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[20\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[20\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850620 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[19\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[19\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850621 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[18\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[18\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850621 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[17\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[17\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850621 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[16\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[16\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850621 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[15\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[15\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850621 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[14\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[14\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850621 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[13\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[13\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850621 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[12\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[12\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850621 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[11\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[11\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850621 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[10\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[10\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850621 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[9\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[9\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850621 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[8\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[8\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850621 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[7\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[7\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850621 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[6\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[6\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850621 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[5\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[5\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850621 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[4\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[4\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850622 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[3\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[3\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850622 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[2\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[2\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850622 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[1\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[1\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850622 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:pc_adder\|out\[0\] " "LATCH primitive \"datapath:dpath\|alu_8op:pc_adder\|out\[0\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850622 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[0\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[0\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[1\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[1\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[2\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[2\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[3\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[3\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[4\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[4\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[5\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[5\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[6\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[6\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[7\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[7\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[8\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[8\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[9\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[9\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[10\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[10\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[11\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[11\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[12\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[12\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[13\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[13\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[14\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[14\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[15\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[15\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[16\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[16\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[17\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[17\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[18\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[18\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[19\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[19\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[20\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[20\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[21\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[21\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[22\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[22\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[23\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[23\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[24\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[24\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[25\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[25\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[26\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[26\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[27\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[27\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[28\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[28\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[29\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[29\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[30\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[30\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|mux_4x1:mux_memtoreg\|out\[31\] " "LATCH primitive \"datapath:dpath\|mux_4x1:mux_memtoreg\|out\[31\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[0\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[0\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[1\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[1\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850642 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[2\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[2\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[3\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[3\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[4\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[4\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[5\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[5\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[6\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[6\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[7\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[7\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[8\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[8\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[9\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[9\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[10\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[10\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[11\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[11\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[12\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[12\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[13\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[13\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[14\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[14\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[15\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[15\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[16\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[16\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[17\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[17\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[18\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[18\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[19\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[19\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[20\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[20\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[21\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[21\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[22\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[22\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[23\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[23\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[24\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[24\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[25\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[25\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[26\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[26\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[27\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[27\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850643 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[28\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[28\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850644 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[29\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[29\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850644 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[30\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[30\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850644 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[31\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux1\|out\[31\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850644 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[0\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[0\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850657 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[1\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[1\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850657 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[2\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[2\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850657 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[3\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[3\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850657 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[4\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[4\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850657 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[5\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[5\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850657 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[6\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[6\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850657 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[7\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[7\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850657 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[8\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[8\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850657 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[9\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[9\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850657 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[10\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[10\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850657 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[11\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[11\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850658 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[12\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[12\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850658 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[13\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[13\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850658 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[14\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[14\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850658 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[15\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[15\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850658 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[16\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[16\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850658 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[17\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[17\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850658 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[18\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[18\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850658 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[19\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[19\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850658 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[20\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[20\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850658 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[21\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[21\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850658 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[22\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[22\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850658 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[23\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[23\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850658 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[24\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[24\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850658 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[25\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[25\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850658 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[26\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[26\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850658 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[27\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[27\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850658 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[28\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[28\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850658 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[29\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[29\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850658 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[30\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[30\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850658 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|shift:shifter\|output_data\[31\] " "LATCH primitive \"datapath:dpath\|shift:shifter\|output_data\[31\]\" is permanently enabled" {  } { { "shift.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/shift.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850658 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|Z " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|Z\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[0\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[0\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[1\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[1\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[2\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[2\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[3\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[3\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[4\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[4\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[5\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[5\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[6\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[6\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[7\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[7\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[8\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[8\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[9\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[9\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[10\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[10\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[11\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[11\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850661 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[12\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[12\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[13\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[13\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[14\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[14\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[15\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[15\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[16\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[16\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[17\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[17\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[18\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[18\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[19\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[19\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[20\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[20\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[21\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[21\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[22\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[22\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[23\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[23\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[24\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[24\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[25\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[25\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[26\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[26\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[27\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[27\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[28\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[28\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[29\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[29\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[30\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[30\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|alu_8op:Alu\|out\[31\] " "LATCH primitive \"datapath:dpath\|alu_8op:Alu\|out\[31\]\" is permanently enabled" {  } { { "alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[0\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[0\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[1\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[1\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[2\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[2\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[3\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[3\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[4\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[4\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[5\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[5\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850662 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[6\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[6\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[7\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[7\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[8\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[8\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[9\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[9\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[10\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[10\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[11\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[11\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[12\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[12\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[13\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[13\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[14\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[14\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[15\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[15\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[16\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[16\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[17\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[17\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[18\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[18\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[19\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[19\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[20\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[20\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[21\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[21\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[22\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[22\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[23\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[23\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[24\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[24\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[25\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[25\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[26\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[26\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[27\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[27\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850663 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[28\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[28\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850664 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[29\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[29\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850664 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[30\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[30\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850664 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[31\] " "LATCH primitive \"datapath:dpath\|register_file:RegFile\|mux_16x1:mux2\|out\[31\]\" is permanently enabled" {  } { { "mux_16x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/mux_16x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652436850664 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 51 D:/OKUL/4-2/446/LAB/EXP3/db/single_cycle_processor.ram0_data_memory_9b884453.hdl.mif " "Memory depth (64) in the design file differs from memory depth (51) in the Memory Initialization File \"D:/OKUL/4-2/446/LAB/EXP3/db/single_cycle_processor.ram0_data_memory_9b884453.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1652436850866 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/OKUL/4-2/446/LAB/EXP3/db/single_cycle_processor.ram0_data_memory_9b884453.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/OKUL/4-2/446/LAB/EXP3/db/single_cycle_processor.ram0_data_memory_9b884453.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1652436850867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont\|AluControl\[0\] " "Latch cont_unit:cont\|AluControl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dpath\|simp_reg_sync_reset:PC\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dpath\|simp_reg_sync_reset:PC\|out\[2\]" {  } { { "simp_reg_sync_reset.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/simp_reg_sync_reset.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652436851832 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/cont_unit.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652436851832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont\|AluControl\[1\] " "Latch cont_unit:cont\|AluControl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dpath\|simp_reg_sync_reset:PC\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dpath\|simp_reg_sync_reset:PC\|out\[2\]" {  } { { "simp_reg_sync_reset.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/simp_reg_sync_reset.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652436851833 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/cont_unit.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652436851833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont\|AluControl\[2\] " "Latch cont_unit:cont\|AluControl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dpath\|simp_reg_sync_reset:PC\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:dpath\|simp_reg_sync_reset:PC\|out\[2\]" {  } { { "simp_reg_sync_reset.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/simp_reg_sync_reset.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652436851833 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/cont_unit.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652436851833 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[0\] GND " "Pin \"pc\[0\]\" is stuck at GND" {  } { { "single_cycle_processor.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/single_cycle_processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652436853715 "|single_cycle_processor|pc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[1\] GND " "Pin \"pc\[1\]\" is stuck at GND" {  } { { "single_cycle_processor.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP3/single_cycle_processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652436853715 "|single_cycle_processor|pc[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652436853715 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652436853974 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "224 " "224 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652436855994 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652436856402 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652436856402 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3237 " "Implemented 3237 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652436856645 ""} { "Info" "ICUT_CUT_TM_OPINS" "164 " "Implemented 164 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652436856645 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3071 " "Implemented 3071 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652436856645 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652436856645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 229 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 229 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652436856678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 13 13:14:16 2022 " "Processing ended: Fri May 13 13:14:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652436856678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652436856678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652436856678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652436856678 ""}
