package VerilogSimulator;

public enum RegWireType
{
	PRIMARY_INPUT,
	COMBINATIONAL,
	REG,
	SEQUENTIAL,
	PARAMETER,
	NO_TYPE
}


