# 5-Stage-Pipelined-RISC-V
5-Stage Pipelined RISC-V CPU in VHDL(Completed in 2023) Implemented a pipelined RISC-V processor with 5 stages: IF, ID, EX, MEM, WB; Supports core instructions: ADD, SUB, AND, OR, LW, SW, and BEQ; Includes register file, control logic, and hazard handling (forwarding/stalling). Tools: Quartus
