<stg><name>compute</name>


<trans_list>

<trans id="36" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:7 %store_ln131 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
entry:8 %br_ln131 = br void %for.body4.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body4.lr.ph:0 %j = load i7 %i

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="7">
<![CDATA[
for.body4.lr.ph:1 %trunc_ln131 = trunc i7 %j

]]></Node>
<StgValue><ssdm name="trunc_ln131"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body4.lr.ph:2 %icmp_ln131 = icmp_eq  i7 %j, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln131"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body4.lr.ph:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body4.lr.ph:4 %add_ln131 = add i7 %j, i7 1

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4.lr.ph:5 %br_ln131 = br i1 %icmp_ln131, void %for.body4.lr.ph.split, void %for.end13

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.lr.ph.split:1 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="5">
<![CDATA[
for.body4.lr.ph.split:2 %zext_ln133 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body4.lr.ph.split:3 %reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="reg_file_6_0_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body4.lr.ph.split:4 %reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="reg_file_6_1_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="7">
<![CDATA[
for.body4.lr.ph.split:5 %trunc_ln133 = trunc i7 %j

]]></Node>
<StgValue><ssdm name="trunc_ln133"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="11">
<![CDATA[
for.body4.lr.ph.split:6 %reg_file_6_0_load = load i11 %reg_file_6_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_6_0_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="11">
<![CDATA[
for.body4.lr.ph.split:7 %reg_file_6_1_load = load i11 %reg_file_6_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_6_1_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body4.lr.ph.split:10 %store_ln131 = store i7 %add_ln131, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
for.end13:0 %ret_ln141 = ret

]]></Node>
<StgValue><ssdm name="ret_ln141"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="11">
<![CDATA[
for.body4.lr.ph.split:6 %reg_file_6_0_load = load i11 %reg_file_6_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_6_0_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="11">
<![CDATA[
for.body4.lr.ph.split:7 %reg_file_6_1_load = load i11 %reg_file_6_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_6_1_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.body4.lr.ph.split:8 %tmp = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_6_0_load, i16 %reg_file_6_1_load, i1 %trunc_ln133

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="1" op_8_bw="16">
<![CDATA[
for.body4.lr.ph.split:9 %call_ln131 = call void @compute_Pipeline_VITIS_LOOP_134_2, i6 %trunc_ln131, i16 %reg_file_7_1, i16 %reg_file_7_0, i16 %reg_file_2_1, i16 %reg_file_2_0, i5 %lshr_ln, i1 %trunc_ln133, i16 %tmp

]]></Node>
<StgValue><ssdm name="call_ln131"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body4.lr.ph.split:0 %specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln130"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="1" op_8_bw="16">
<![CDATA[
for.body4.lr.ph.split:9 %call_ln131 = call void @compute_Pipeline_VITIS_LOOP_134_2, i6 %trunc_ln131, i16 %reg_file_7_1, i16 %reg_file_7_0, i16 %reg_file_2_1, i16 %reg_file_2_0, i5 %lshr_ln, i1 %trunc_ln133, i16 %tmp

]]></Node>
<StgValue><ssdm name="call_ln131"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
for.body4.lr.ph.split:11 %br_ln131 = br void %for.body4.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="41" name="reg_file_2_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="42" name="reg_file_2_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="43" name="reg_file_6_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="44" name="reg_file_6_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="45" name="reg_file_7_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_7_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="46" name="reg_file_7_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_7_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="48" from="StgValue_47" to="i" fromId="47" toId="5">
</dataflow>
<dataflow id="50" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="51" from="reg_file_2_0" to="specmemcore_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="53" from="StgValue_52" to="specmemcore_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specmemcore_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specmemcore_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="59" from="reg_file_2_1" to="specmemcore_ln0" fromId="42" toId="7">
</dataflow>
<dataflow id="60" from="StgValue_52" to="specmemcore_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="61" from="StgValue_54" to="specmemcore_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="62" from="StgValue_56" to="specmemcore_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="49" toId="8">
</dataflow>
<dataflow id="64" from="reg_file_6_0" to="specmemcore_ln0" fromId="43" toId="8">
</dataflow>
<dataflow id="65" from="StgValue_52" to="specmemcore_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="66" from="StgValue_54" to="specmemcore_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="67" from="StgValue_56" to="specmemcore_ln0" fromId="56" toId="8">
</dataflow>
<dataflow id="68" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="69" from="reg_file_6_1" to="specmemcore_ln0" fromId="44" toId="9">
</dataflow>
<dataflow id="70" from="StgValue_52" to="specmemcore_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="71" from="StgValue_54" to="specmemcore_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="72" from="StgValue_56" to="specmemcore_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="49" toId="10">
</dataflow>
<dataflow id="74" from="reg_file_7_0" to="specmemcore_ln0" fromId="45" toId="10">
</dataflow>
<dataflow id="75" from="StgValue_52" to="specmemcore_ln0" fromId="52" toId="10">
</dataflow>
<dataflow id="76" from="StgValue_54" to="specmemcore_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="77" from="StgValue_56" to="specmemcore_ln0" fromId="56" toId="10">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="49" toId="11">
</dataflow>
<dataflow id="79" from="reg_file_7_1" to="specmemcore_ln0" fromId="46" toId="11">
</dataflow>
<dataflow id="80" from="StgValue_52" to="specmemcore_ln0" fromId="52" toId="11">
</dataflow>
<dataflow id="81" from="StgValue_54" to="specmemcore_ln0" fromId="54" toId="11">
</dataflow>
<dataflow id="82" from="StgValue_56" to="specmemcore_ln0" fromId="56" toId="11">
</dataflow>
<dataflow id="84" from="StgValue_83" to="store_ln131" fromId="83" toId="12">
</dataflow>
<dataflow id="85" from="i" to="store_ln131" fromId="5" toId="12">
</dataflow>
<dataflow id="86" from="i" to="j" fromId="5" toId="14">
</dataflow>
<dataflow id="87" from="j" to="trunc_ln131" fromId="14" toId="15">
</dataflow>
<dataflow id="88" from="j" to="icmp_ln131" fromId="14" toId="16">
</dataflow>
<dataflow id="90" from="StgValue_89" to="icmp_ln131" fromId="89" toId="16">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="91" toId="17">
</dataflow>
<dataflow id="94" from="StgValue_93" to="empty" fromId="93" toId="17">
</dataflow>
<dataflow id="95" from="StgValue_93" to="empty" fromId="93" toId="17">
</dataflow>
<dataflow id="96" from="StgValue_93" to="empty" fromId="93" toId="17">
</dataflow>
<dataflow id="97" from="j" to="add_ln131" fromId="14" toId="18">
</dataflow>
<dataflow id="99" from="StgValue_98" to="add_ln131" fromId="98" toId="18">
</dataflow>
<dataflow id="100" from="icmp_ln131" to="br_ln131" fromId="16" toId="19">
</dataflow>
<dataflow id="102" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln" fromId="101" toId="20">
</dataflow>
<dataflow id="103" from="j" to="lshr_ln" fromId="14" toId="20">
</dataflow>
<dataflow id="104" from="StgValue_47" to="lshr_ln" fromId="47" toId="20">
</dataflow>
<dataflow id="106" from="StgValue_105" to="lshr_ln" fromId="105" toId="20">
</dataflow>
<dataflow id="107" from="lshr_ln" to="zext_ln133" fromId="20" toId="21">
</dataflow>
<dataflow id="108" from="reg_file_6_0" to="reg_file_6_0_addr" fromId="43" toId="22">
</dataflow>
<dataflow id="110" from="StgValue_109" to="reg_file_6_0_addr" fromId="109" toId="22">
</dataflow>
<dataflow id="111" from="zext_ln133" to="reg_file_6_0_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="112" from="reg_file_6_1" to="reg_file_6_1_addr" fromId="44" toId="23">
</dataflow>
<dataflow id="113" from="StgValue_109" to="reg_file_6_1_addr" fromId="109" toId="23">
</dataflow>
<dataflow id="114" from="zext_ln133" to="reg_file_6_1_addr" fromId="21" toId="23">
</dataflow>
<dataflow id="115" from="j" to="trunc_ln133" fromId="14" toId="24">
</dataflow>
<dataflow id="116" from="reg_file_6_0_addr" to="reg_file_6_0_load" fromId="22" toId="25">
</dataflow>
<dataflow id="117" from="reg_file_6_1_addr" to="reg_file_6_1_load" fromId="23" toId="26">
</dataflow>
<dataflow id="118" from="add_ln131" to="store_ln131" fromId="18" toId="27">
</dataflow>
<dataflow id="119" from="i" to="store_ln131" fromId="5" toId="27">
</dataflow>
<dataflow id="120" from="reg_file_6_0_addr" to="reg_file_6_0_load" fromId="22" toId="29">
</dataflow>
<dataflow id="121" from="reg_file_6_1_addr" to="reg_file_6_1_load" fromId="23" toId="30">
</dataflow>
<dataflow id="123" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp" fromId="122" toId="31">
</dataflow>
<dataflow id="124" from="reg_file_6_0_load" to="tmp" fromId="29" toId="31">
</dataflow>
<dataflow id="125" from="reg_file_6_1_load" to="tmp" fromId="30" toId="31">
</dataflow>
<dataflow id="126" from="trunc_ln133" to="tmp" fromId="24" toId="31">
</dataflow>
<dataflow id="128" from="compute_Pipeline_VITIS_LOOP_134_2" to="call_ln131" fromId="127" toId="32">
</dataflow>
<dataflow id="129" from="trunc_ln131" to="call_ln131" fromId="15" toId="32">
</dataflow>
<dataflow id="130" from="reg_file_7_1" to="call_ln131" fromId="46" toId="32">
</dataflow>
<dataflow id="131" from="reg_file_7_0" to="call_ln131" fromId="45" toId="32">
</dataflow>
<dataflow id="132" from="reg_file_2_1" to="call_ln131" fromId="42" toId="32">
</dataflow>
<dataflow id="133" from="reg_file_2_0" to="call_ln131" fromId="41" toId="32">
</dataflow>
<dataflow id="134" from="lshr_ln" to="call_ln131" fromId="20" toId="32">
</dataflow>
<dataflow id="135" from="trunc_ln133" to="call_ln131" fromId="24" toId="32">
</dataflow>
<dataflow id="136" from="tmp" to="call_ln131" fromId="31" toId="32">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecLoopName" to="specloopname_ln130" fromId="137" toId="33">
</dataflow>
<dataflow id="140" from="empty_2" to="specloopname_ln130" fromId="139" toId="33">
</dataflow>
<dataflow id="141" from="compute_Pipeline_VITIS_LOOP_134_2" to="call_ln131" fromId="127" toId="34">
</dataflow>
<dataflow id="142" from="trunc_ln131" to="call_ln131" fromId="15" toId="34">
</dataflow>
<dataflow id="143" from="reg_file_7_1" to="call_ln131" fromId="46" toId="34">
</dataflow>
<dataflow id="144" from="reg_file_7_0" to="call_ln131" fromId="45" toId="34">
</dataflow>
<dataflow id="145" from="reg_file_2_1" to="call_ln131" fromId="42" toId="34">
</dataflow>
<dataflow id="146" from="reg_file_2_0" to="call_ln131" fromId="41" toId="34">
</dataflow>
<dataflow id="147" from="lshr_ln" to="call_ln131" fromId="20" toId="34">
</dataflow>
<dataflow id="148" from="trunc_ln133" to="call_ln131" fromId="24" toId="34">
</dataflow>
<dataflow id="149" from="tmp" to="call_ln131" fromId="31" toId="34">
</dataflow>
<dataflow id="150" from="icmp_ln131" to="StgValue_2" fromId="16" toId="2">
</dataflow>
</dataflows>


</stg>
