{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 15 12:03:29 2017 " "Info: Processing started: Fri Sep 15 12:03:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/cis3/lab01/src/fibonacci.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /projects/cis3/lab01/src/fibonacci.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fibonacci-behavior " "Info: Found design unit 1: fibonacci-behavior" {  } { { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fibonacci " "Info: Found entity 1: fibonacci" {  } { { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/cis3/lab01/src/fibonacci_datapath.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /projects/cis3/lab01/src/fibonacci_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fibonacci_datapath-behavior " "Info: Found design unit 1: fibonacci_datapath-behavior" {  } { { "../../../projects/cis3/lab01/src/fibonacci_datapath.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_datapath.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fibonacci_datapath " "Info: Found entity 1: fibonacci_datapath" {  } { { "../../../projects/cis3/lab01/src/fibonacci_datapath.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_datapath.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/cis3/lab01/src/fibonacci_pc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /projects/cis3/lab01/src/fibonacci_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fibonacci_pc-fsdm " "Info: Found design unit 1: fibonacci_pc-fsdm" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fibonacci_pc " "Info: Found entity 1: fibonacci_pc" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/cis3/lab01/src/fibonacci_tb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /projects/cis3/lab01/src/fibonacci_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fibonacci_tb-behav " "Info: Found design unit 1: fibonacci_tb-behav" {  } { { "../../../projects/cis3/lab01/src/fibonacci_tb.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_tb.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fibonacci_tb " "Info: Found entity 1: fibonacci_tb" {  } { { "../../../projects/cis3/lab01/src/fibonacci_tb.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_tb.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/cis3/lab01/src/igual.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /projects/cis3/lab01/src/igual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 igual-behavior " "Info: Found design unit 1: igual-behavior" {  } { { "../../../projects/cis3/lab01/src/igual.vhd" "" { Text "X:/projects/cis3/lab01/src/igual.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 igual " "Info: Found entity 1: igual" {  } { { "../../../projects/cis3/lab01/src/igual.vhd" "" { Text "X:/projects/cis3/lab01/src/igual.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/cis3/lab01/src/multiplexor2a1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /projects/cis3/lab01/src/multiplexor2a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexor2a1-mux2a1 " "Info: Found design unit 1: multiplexor2a1-mux2a1" {  } { { "../../../projects/cis3/lab01/src/multiplexor2a1.vhd" "" { Text "X:/projects/cis3/lab01/src/multiplexor2a1.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multiplexor2a1 " "Info: Found entity 1: multiplexor2a1" {  } { { "../../../projects/cis3/lab01/src/multiplexor2a1.vhd" "" { Text "X:/projects/cis3/lab01/src/multiplexor2a1.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/cis3/lab01/src/reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /projects/cis3/lab01/src/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Info: Found design unit 1: reg-behavior" {  } { { "../../../projects/cis3/lab01/src/reg.vhd" "" { Text "X:/projects/cis3/lab01/src/reg.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "../../../projects/cis3/lab01/src/reg.vhd" "" { Text "X:/projects/cis3/lab01/src/reg.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/cis3/lab01/src/somador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /projects/cis3/lab01/src/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-Behavioral " "Info: Found design unit 1: somador-Behavioral" {  } { { "../../../projects/cis3/lab01/src/somador.vhd" "" { Text "X:/projects/cis3/lab01/src/somador.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Info: Found entity 1: somador" {  } { { "../../../projects/cis3/lab01/src/somador.vhd" "" { Text "X:/projects/cis3/lab01/src/somador.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/cis3/lab01/src/subtrator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /projects/cis3/lab01/src/subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-Behavioral " "Info: Found design unit 1: subtrator-Behavioral" {  } { { "../../../projects/cis3/lab01/src/subtrator.vhd" "" { Text "X:/projects/cis3/lab01/src/subtrator.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Info: Found entity 1: subtrator" {  } { { "../../../projects/cis3/lab01/src/subtrator.vhd" "" { Text "X:/projects/cis3/lab01/src/subtrator.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "fibonacci " "Info: Elaborating entity \"fibonacci\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_pc fibonacci_pc:u0 " "Info: Elaborating entity \"fibonacci_pc\" for hierarchy \"fibonacci_pc:u0\"" {  } { { "../../../projects/cis3/lab01/src/fibonacci.vhd" "u0" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_d fibonacci_pc.vhd(122) " "Warning (10631): VHDL Process Statement warning at fibonacci_pc.vhd(122): inferring latch(es) for signal or variable \"m_d\", which holds its previous value in one or more paths through the process" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_a1 fibonacci_pc.vhd(122) " "Warning (10631): VHDL Process Statement warning at fibonacci_pc.vhd(122): inferring latch(es) for signal or variable \"m_a1\", which holds its previous value in one or more paths through the process" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "l_a1 fibonacci_pc.vhd(122) " "Warning (10631): VHDL Process Statement warning at fibonacci_pc.vhd(122): inferring latch(es) for signal or variable \"l_a1\", which holds its previous value in one or more paths through the process" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_a2 fibonacci_pc.vhd(122) " "Warning (10631): VHDL Process Statement warning at fibonacci_pc.vhd(122): inferring latch(es) for signal or variable \"m_a2\", which holds its previous value in one or more paths through the process" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "l_a2 fibonacci_pc.vhd(122) " "Warning (10631): VHDL Process Statement warning at fibonacci_pc.vhd(122): inferring latch(es) for signal or variable \"l_a2\", which holds its previous value in one or more paths through the process" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_max fibonacci_pc.vhd(122) " "Warning (10631): VHDL Process Statement warning at fibonacci_pc.vhd(122): inferring latch(es) for signal or variable \"m_max\", which holds its previous value in one or more paths through the process" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "l_max fibonacci_pc.vhd(122) " "Warning (10631): VHDL Process Statement warning at fibonacci_pc.vhd(122): inferring latch(es) for signal or variable \"l_max\", which holds its previous value in one or more paths through the process" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_fib fibonacci_pc.vhd(122) " "Warning (10631): VHDL Process Statement warning at fibonacci_pc.vhd(122): inferring latch(es) for signal or variable \"m_fib\", which holds its previous value in one or more paths through the process" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "l_fib fibonacci_pc.vhd(122) " "Warning (10631): VHDL Process Statement warning at fibonacci_pc.vhd(122): inferring latch(es) for signal or variable \"l_fib\", which holds its previous value in one or more paths through the process" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_fib fibonacci_pc.vhd(122) " "Info (10041): Inferred latch for \"l_fib\" at fibonacci_pc.vhd(122)" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_fib fibonacci_pc.vhd(122) " "Info (10041): Inferred latch for \"m_fib\" at fibonacci_pc.vhd(122)" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_max fibonacci_pc.vhd(122) " "Info (10041): Inferred latch for \"l_max\" at fibonacci_pc.vhd(122)" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_max fibonacci_pc.vhd(122) " "Info (10041): Inferred latch for \"m_max\" at fibonacci_pc.vhd(122)" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_a2 fibonacci_pc.vhd(122) " "Info (10041): Inferred latch for \"l_a2\" at fibonacci_pc.vhd(122)" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a2 fibonacci_pc.vhd(122) " "Info (10041): Inferred latch for \"m_a2\" at fibonacci_pc.vhd(122)" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_a1 fibonacci_pc.vhd(122) " "Info (10041): Inferred latch for \"l_a1\" at fibonacci_pc.vhd(122)" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a1 fibonacci_pc.vhd(122) " "Info (10041): Inferred latch for \"m_a1\" at fibonacci_pc.vhd(122)" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_d fibonacci_pc.vhd(122) " "Info (10041): Inferred latch for \"m_d\" at fibonacci_pc.vhd(122)" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_datapath fibonacci_datapath:u1 " "Info: Elaborating entity \"fibonacci_datapath\" for hierarchy \"fibonacci_datapath:u1\"" {  } { { "../../../projects/cis3/lab01/src/fibonacci.vhd" "u1" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor2a1 fibonacci_datapath:u1\|multiplexor2a1:mux_n_max " "Info: Elaborating entity \"multiplexor2a1\" for hierarchy \"fibonacci_datapath:u1\|multiplexor2a1:mux_n_max\"" {  } { { "../../../projects/cis3/lab01/src/fibonacci_datapath.vhd" "mux_n_max" { Text "X:/projects/cis3/lab01/src/fibonacci_datapath.vhd" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg fibonacci_datapath:u1\|reg:reg_n_max " "Info: Elaborating entity \"reg\" for hierarchy \"fibonacci_datapath:u1\|reg:reg_n_max\"" {  } { { "../../../projects/cis3/lab01/src/fibonacci_datapath.vhd" "reg_n_max" { Text "X:/projects/cis3/lab01/src/fibonacci_datapath.vhd" 141 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador fibonacci_datapath:u1\|somador:somador_n_anterior1_n_anterior2 " "Info: Elaborating entity \"somador\" for hierarchy \"fibonacci_datapath:u1\|somador:somador_n_anterior1_n_anterior2\"" {  } { { "../../../projects/cis3/lab01/src/fibonacci_datapath.vhd" "somador_n_anterior1_n_anterior2" { Text "X:/projects/cis3/lab01/src/fibonacci_datapath.vhd" 205 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator fibonacci_datapath:u1\|subtrator:subtrator_n_max_1 " "Info: Elaborating entity \"subtrator\" for hierarchy \"fibonacci_datapath:u1\|subtrator:subtrator_n_max_1\"" {  } { { "../../../projects/cis3/lab01/src/fibonacci_datapath.vhd" "subtrator_n_max_1" { Text "X:/projects/cis3/lab01/src/fibonacci_datapath.vhd" 213 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "igual fibonacci_datapath:u1\|igual:igual_n_max_0 " "Info: Elaborating entity \"igual\" for hierarchy \"fibonacci_datapath:u1\|igual:igual_n_max_0\"" {  } { { "../../../projects/cis3/lab01/src/fibonacci_datapath.vhd" "igual_n_max_0" { Text "X:/projects/cis3/lab01/src/fibonacci_datapath.vhd" 221 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "fibonacci_pc:u0\|m_d " "Warning: Latch fibonacci_pc:u0\|m_d has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA fibonacci_pc:u0\|state.estado13 " "Warning: Ports D and ENA on the latch are fed by the same signal fibonacci_pc:u0\|state.estado13" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 32 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "fibonacci_pc:u0\|m_fib " "Warning: Latch fibonacci_pc:u0\|m_fib has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA fibonacci_pc:u0\|state.estado9 " "Warning: Ports D and ENA on the latch are fed by the same signal fibonacci_pc:u0\|state.estado9" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "fibonacci_pc:u0\|m_max " "Warning: Latch fibonacci_pc:u0\|m_max has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA fibonacci_pc:u0\|state.estado12 " "Warning: Ports D and ENA on the latch are fed by the same signal fibonacci_pc:u0\|state.estado12" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "fibonacci_pc:u0\|m_a2 " "Warning: Latch fibonacci_pc:u0\|m_a2 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA fibonacci_pc:u0\|state.estado10 " "Warning: Ports D and ENA on the latch are fed by the same signal fibonacci_pc:u0\|state.estado10" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "fibonacci_pc:u0\|m_a1 " "Warning: Latch fibonacci_pc:u0\|m_a1 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA fibonacci_pc:u0\|state.estado11 " "Warning: Ports D and ENA on the latch are fed by the same signal fibonacci_pc:u0\|state.estado11" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "273 " "Info: Implemented 273 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Info: Implemented 36 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Info: Implemented 35 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "202 " "Info: Implemented 202 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 15 12:03:31 2017 " "Info: Processing ended: Fri Sep 15 12:03:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
