Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jan 22 10:17:11 2020
| Host         : ECEB-4022-02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file intro_timing_summary_routed.rpt -pb intro_timing_summary_routed.pb -rpx intro_timing_summary_routed.rpx -warn_on_violation
| Design       : intro
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.073        0.000                      0                   48        0.261        0.000                      0                   48        2.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
sys_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             1.073        0.000                      0                   48        0.261        0.000                      0                   48        2.000        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.828ns (23.915%)  route 2.634ns (76.085%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.877     5.315    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.857     6.628    clkdiv_reg_n_0_[3]
    SLICE_X0Y176         LUT4 (Prop_lut4_I0_O)        0.124     6.752 f  clkdiv[0]_i_8/O
                         net (fo=1, routed)           0.790     7.542    clkdiv[0]_i_8_n_0
    SLICE_X0Y180         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.311     7.976    clkdiv[0]_i_2_n_0
    SLICE_X0Y179         LUT2 (Prop_lut2_I1_O)        0.124     8.100 r  clkdiv[23]_i_1/O
                         net (fo=23, routed)          0.677     8.777    slow_clk
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.752    10.021    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[1]/C
                         clock pessimism              0.294    10.315    
                         clock uncertainty           -0.035    10.280    
    SLICE_X1Y176         FDRE (Setup_fdre_C_R)       -0.429     9.851    clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                          9.851    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.828ns (23.915%)  route 2.634ns (76.085%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.877     5.315    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.857     6.628    clkdiv_reg_n_0_[3]
    SLICE_X0Y176         LUT4 (Prop_lut4_I0_O)        0.124     6.752 f  clkdiv[0]_i_8/O
                         net (fo=1, routed)           0.790     7.542    clkdiv[0]_i_8_n_0
    SLICE_X0Y180         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.311     7.976    clkdiv[0]_i_2_n_0
    SLICE_X0Y179         LUT2 (Prop_lut2_I1_O)        0.124     8.100 r  clkdiv[23]_i_1/O
                         net (fo=23, routed)          0.677     8.777    slow_clk
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.752    10.021    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[2]/C
                         clock pessimism              0.294    10.315    
                         clock uncertainty           -0.035    10.280    
    SLICE_X1Y176         FDRE (Setup_fdre_C_R)       -0.429     9.851    clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                          9.851    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.828ns (23.915%)  route 2.634ns (76.085%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.877     5.315    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.857     6.628    clkdiv_reg_n_0_[3]
    SLICE_X0Y176         LUT4 (Prop_lut4_I0_O)        0.124     6.752 f  clkdiv[0]_i_8/O
                         net (fo=1, routed)           0.790     7.542    clkdiv[0]_i_8_n_0
    SLICE_X0Y180         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.311     7.976    clkdiv[0]_i_2_n_0
    SLICE_X0Y179         LUT2 (Prop_lut2_I1_O)        0.124     8.100 r  clkdiv[23]_i_1/O
                         net (fo=23, routed)          0.677     8.777    slow_clk
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.752    10.021    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[3]/C
                         clock pessimism              0.294    10.315    
                         clock uncertainty           -0.035    10.280    
    SLICE_X1Y176         FDRE (Setup_fdre_C_R)       -0.429     9.851    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                          9.851    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.828ns (23.915%)  route 2.634ns (76.085%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.877     5.315    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.857     6.628    clkdiv_reg_n_0_[3]
    SLICE_X0Y176         LUT4 (Prop_lut4_I0_O)        0.124     6.752 f  clkdiv[0]_i_8/O
                         net (fo=1, routed)           0.790     7.542    clkdiv[0]_i_8_n_0
    SLICE_X0Y180         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.311     7.976    clkdiv[0]_i_2_n_0
    SLICE_X0Y179         LUT2 (Prop_lut2_I1_O)        0.124     8.100 r  clkdiv[23]_i_1/O
                         net (fo=23, routed)          0.677     8.777    slow_clk
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.752    10.021    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[4]/C
                         clock pessimism              0.294    10.315    
                         clock uncertainty           -0.035    10.280    
    SLICE_X1Y176         FDRE (Setup_fdre_C_R)       -0.429     9.851    clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                          9.851    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.077ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 0.828ns (24.057%)  route 2.614ns (75.943%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.877     5.315    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.857     6.628    clkdiv_reg_n_0_[3]
    SLICE_X0Y176         LUT4 (Prop_lut4_I0_O)        0.124     6.752 f  clkdiv[0]_i_8/O
                         net (fo=1, routed)           0.790     7.542    clkdiv[0]_i_8_n_0
    SLICE_X0Y180         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.311     7.976    clkdiv[0]_i_2_n_0
    SLICE_X0Y179         LUT2 (Prop_lut2_I1_O)        0.124     8.100 r  clkdiv[23]_i_1/O
                         net (fo=23, routed)          0.657     8.757    slow_clk
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.757    10.026    clk_BUFG
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[21]/C
                         clock pessimism              0.272    10.298    
                         clock uncertainty           -0.035    10.263    
    SLICE_X1Y181         FDRE (Setup_fdre_C_R)       -0.429     9.834    clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.077ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 0.828ns (24.057%)  route 2.614ns (75.943%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.877     5.315    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.857     6.628    clkdiv_reg_n_0_[3]
    SLICE_X0Y176         LUT4 (Prop_lut4_I0_O)        0.124     6.752 f  clkdiv[0]_i_8/O
                         net (fo=1, routed)           0.790     7.542    clkdiv[0]_i_8_n_0
    SLICE_X0Y180         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.311     7.976    clkdiv[0]_i_2_n_0
    SLICE_X0Y179         LUT2 (Prop_lut2_I1_O)        0.124     8.100 r  clkdiv[23]_i_1/O
                         net (fo=23, routed)          0.657     8.757    slow_clk
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.757    10.026    clk_BUFG
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[22]/C
                         clock pessimism              0.272    10.298    
                         clock uncertainty           -0.035    10.263    
    SLICE_X1Y181         FDRE (Setup_fdre_C_R)       -0.429     9.834    clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.077ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 0.828ns (24.057%)  route 2.614ns (75.943%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.877     5.315    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.857     6.628    clkdiv_reg_n_0_[3]
    SLICE_X0Y176         LUT4 (Prop_lut4_I0_O)        0.124     6.752 f  clkdiv[0]_i_8/O
                         net (fo=1, routed)           0.790     7.542    clkdiv[0]_i_8_n_0
    SLICE_X0Y180         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.311     7.976    clkdiv[0]_i_2_n_0
    SLICE_X0Y179         LUT2 (Prop_lut2_I1_O)        0.124     8.100 r  clkdiv[23]_i_1/O
                         net (fo=23, routed)          0.657     8.757    slow_clk
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.757    10.026    clk_BUFG
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[23]/C
                         clock pessimism              0.272    10.298    
                         clock uncertainty           -0.035    10.263    
    SLICE_X1Y181         FDRE (Setup_fdre_C_R)       -0.429     9.834    clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.828ns (24.359%)  route 2.571ns (75.641%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.877     5.315    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.857     6.628    clkdiv_reg_n_0_[3]
    SLICE_X0Y176         LUT4 (Prop_lut4_I0_O)        0.124     6.752 f  clkdiv[0]_i_8/O
                         net (fo=1, routed)           0.790     7.542    clkdiv[0]_i_8_n_0
    SLICE_X0Y180         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.311     7.976    clkdiv[0]_i_2_n_0
    SLICE_X0Y179         LUT2 (Prop_lut2_I1_O)        0.124     8.100 r  clkdiv[23]_i_1/O
                         net (fo=23, routed)          0.614     8.714    slow_clk
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.756    10.025    clk_BUFG
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[13]/C
                         clock pessimism              0.272    10.297    
                         clock uncertainty           -0.035    10.262    
    SLICE_X1Y179         FDRE (Setup_fdre_C_R)       -0.429     9.833    clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.828ns (24.359%)  route 2.571ns (75.641%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.877     5.315    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.857     6.628    clkdiv_reg_n_0_[3]
    SLICE_X0Y176         LUT4 (Prop_lut4_I0_O)        0.124     6.752 f  clkdiv[0]_i_8/O
                         net (fo=1, routed)           0.790     7.542    clkdiv[0]_i_8_n_0
    SLICE_X0Y180         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.311     7.976    clkdiv[0]_i_2_n_0
    SLICE_X0Y179         LUT2 (Prop_lut2_I1_O)        0.124     8.100 r  clkdiv[23]_i_1/O
                         net (fo=23, routed)          0.614     8.714    slow_clk
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.756    10.025    clk_BUFG
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[14]/C
                         clock pessimism              0.272    10.297    
                         clock uncertainty           -0.035    10.262    
    SLICE_X1Y179         FDRE (Setup_fdre_C_R)       -0.429     9.833    clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.828ns (24.359%)  route 2.571ns (75.641%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.877     5.315    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.857     6.628    clkdiv_reg_n_0_[3]
    SLICE_X0Y176         LUT4 (Prop_lut4_I0_O)        0.124     6.752 f  clkdiv[0]_i_8/O
                         net (fo=1, routed)           0.790     7.542    clkdiv[0]_i_8_n_0
    SLICE_X0Y180         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  clkdiv[0]_i_2/O
                         net (fo=3, routed)           0.311     7.976    clkdiv[0]_i_2_n_0
    SLICE_X0Y179         LUT2 (Prop_lut2_I1_O)        0.124     8.100 r  clkdiv[23]_i_1/O
                         net (fo=23, routed)          0.614     8.714    slow_clk
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.756    10.025    clk_BUFG
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[15]/C
                         clock pessimism              0.272    10.297    
                         clock uncertainty           -0.035    10.262    
    SLICE_X1Y179         FDRE (Setup_fdre_C_R)       -0.429     9.833    clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  1.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.670     1.934    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.141     2.075 r  clkdiv_reg[4]/Q
                         net (fo=2, routed)           0.117     2.192    clkdiv_reg_n_0_[4]
    SLICE_X1Y176         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.300 r  clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.300    data0[4]
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.944     2.309    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[4]/C
                         clock pessimism             -0.375     1.934    
    SLICE_X1Y176         FDRE (Hold_fdre_C_D)         0.105     2.039    clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.672     1.936    clk_BUFG
    SLICE_X1Y177         FDRE                                         r  clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDRE (Prop_fdre_C_Q)         0.141     2.077 r  clkdiv_reg[8]/Q
                         net (fo=2, routed)           0.120     2.198    clkdiv_reg_n_0_[8]
    SLICE_X1Y177         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.306 r  clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.306    data0[8]
    SLICE_X1Y177         FDRE                                         r  clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.946     2.311    clk_BUFG
    SLICE_X1Y177         FDRE                                         r  clkdiv_reg[8]/C
                         clock pessimism             -0.375     1.936    
    SLICE_X1Y177         FDRE (Hold_fdre_C_D)         0.105     2.041    clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.674     1.938    clk_BUFG
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDRE (Prop_fdre_C_Q)         0.141     2.079 r  clkdiv_reg[20]/Q
                         net (fo=2, routed)           0.120     2.200    clkdiv_reg_n_0_[20]
    SLICE_X1Y180         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.308 r  clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.308    data0[20]
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.949     2.314    clk_BUFG
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[20]/C
                         clock pessimism             -0.376     1.938    
    SLICE_X1Y180         FDRE (Hold_fdre_C_D)         0.105     2.043    clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.673     1.937    clk_BUFG
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y179         FDRE (Prop_fdre_C_Q)         0.141     2.078 r  clkdiv_reg[16]/Q
                         net (fo=2, routed)           0.120     2.199    clkdiv_reg_n_0_[16]
    SLICE_X1Y179         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.307 r  clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.307    data0[16]
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.948     2.313    clk_BUFG
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[16]/C
                         clock pessimism             -0.376     1.937    
    SLICE_X1Y179         FDRE (Hold_fdre_C_D)         0.105     2.042    clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.672     1.936    clk_BUFG
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDRE (Prop_fdre_C_Q)         0.141     2.077 r  clkdiv_reg[12]/Q
                         net (fo=2, routed)           0.120     2.198    clkdiv_reg_n_0_[12]
    SLICE_X1Y178         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.306 r  clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.306    data0[12]
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.947     2.312    clk_BUFG
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[12]/C
                         clock pessimism             -0.376     1.936    
    SLICE_X1Y178         FDRE (Hold_fdre_C_D)         0.105     2.041    clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.674     1.938    clk_BUFG
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDRE (Prop_fdre_C_Q)         0.141     2.079 r  clkdiv_reg[17]/Q
                         net (fo=2, routed)           0.114     2.194    clkdiv_reg_n_0_[17]
    SLICE_X1Y180         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.309 r  clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.309    data0[17]
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.949     2.314    clk_BUFG
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[17]/C
                         clock pessimism             -0.376     1.938    
    SLICE_X1Y180         FDRE (Hold_fdre_C_D)         0.105     2.043    clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.673     1.937    clk_BUFG
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y179         FDRE (Prop_fdre_C_Q)         0.141     2.078 r  clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.115     2.193    clkdiv_reg_n_0_[13]
    SLICE_X1Y179         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.308 r  clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.308    data0[13]
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.948     2.313    clk_BUFG
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[13]/C
                         clock pessimism             -0.376     1.937    
    SLICE_X1Y179         FDRE (Hold_fdre_C_D)         0.105     2.042    clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.414%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.670     1.934    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.141     2.075 r  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.121     2.196    clkdiv_reg_n_0_[3]
    SLICE_X1Y176         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.307 r  clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.307    data0[3]
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.944     2.309    clk_BUFG
    SLICE_X1Y176         FDRE                                         r  clkdiv_reg[3]/C
                         clock pessimism             -0.375     1.934    
    SLICE_X1Y176         FDRE (Hold_fdre_C_D)         0.105     2.039    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clkdiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.672     1.936    clk_BUFG
    SLICE_X1Y177         FDRE                                         r  clkdiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDRE (Prop_fdre_C_Q)         0.141     2.077 r  clkdiv_reg[5]/Q
                         net (fo=2, routed)           0.117     2.195    clkdiv_reg_n_0_[5]
    SLICE_X1Y177         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.310 r  clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.310    data0[5]
    SLICE_X1Y177         FDRE                                         r  clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.946     2.311    clk_BUFG
    SLICE_X1Y177         FDRE                                         r  clkdiv_reg[5]/C
                         clock pessimism             -0.375     1.936    
    SLICE_X1Y177         FDRE (Hold_fdre_C_D)         0.105     2.041    clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clkdiv_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.672     1.936    clk_BUFG
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDRE (Prop_fdre_C_Q)         0.141     2.077 r  clkdiv_reg[9]/Q
                         net (fo=2, routed)           0.117     2.195    clkdiv_reg_n_0_[9]
    SLICE_X1Y178         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.310 r  clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.310    data0[9]
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.947     2.312    clk_BUFG
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[9]/C
                         clock pessimism             -0.376     1.936    
    SLICE_X1Y178         FDRE (Hold_fdre_C_D)         0.105     2.041    clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clkp }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y179   clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y178   clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y178   clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y178   clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y179   clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y179   clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y179   clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y179   clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y180   clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y179   clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y178   clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y178   clkdiv_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y178   clkdiv_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y179   clkdiv_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y179   clkdiv_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y179   clkdiv_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y179   clkdiv_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y180   clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y180   clkdiv_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y176   clkdiv_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y176   clkdiv_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y176   clkdiv_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y176   clkdiv_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y177   clkdiv_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y177   clkdiv_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y177   clkdiv_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y177   clkdiv_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y179   clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y179   clkdiv_reg[0]/C



