=====
SETUP
-6.922
17.869
10.947
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0
2.873
3.255
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2
4.830
5.378
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4
5.539
5.828
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1
7.394
7.713
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25
8.499
9.006
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20
9.769
10.336
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1
11.261
11.769
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_b_b_6_s0
13.156
13.735
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_3_res_mem_3_0_0_s
17.869
=====
SETUP
-6.917
17.864
10.947
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0
2.873
3.255
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2
4.830
5.378
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4
5.539
5.828
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1
7.394
7.713
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25
8.499
9.006
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20
9.769
10.336
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1
11.261
11.769
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_3_s0
14.011
14.302
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s
17.864
=====
SETUP
-6.912
15.091
8.179
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0
7.362
7.744
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_1_s
9.912
10.479
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
15.091
=====
SETUP
-6.907
17.854
10.947
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0
2.873
3.255
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2
4.830
5.378
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4
5.539
5.828
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1
7.394
7.713
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25
8.499
9.006
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20
9.769
10.336
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1
11.261
11.769
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_7_s0
13.852
14.360
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s
17.854
=====
SETUP
-6.903
17.850
10.947
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0
2.873
3.255
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2
4.830
5.378
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4
5.539
5.828
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1
7.394
7.713
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25
8.499
9.006
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20
9.769
10.336
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1
11.261
11.769
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_5_s0
13.991
14.499
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s
17.850
=====
SETUP
-6.892
17.771
10.880
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0
2.873
3.255
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2
4.830
5.378
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4
5.539
5.828
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1
7.394
7.713
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25
8.499
9.006
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20
9.769
10.336
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1
11.261
11.769
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_b_b_2_s0
12.950
13.457
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_3_res_mem_3_0_3_s
17.771
=====
SETUP
-6.880
17.827
10.947
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0
2.873
3.255
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2
4.830
5.378
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4
5.539
5.828
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1
7.394
7.713
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25
8.499
9.006
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20
9.769
10.336
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1
11.261
11.769
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_8_s0
14.351
14.640
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s
17.827
=====
SETUP
-6.846
17.802
10.957
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0
2.873
3.255
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2
4.830
5.378
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4
5.539
5.828
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1
7.394
7.713
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25
8.499
9.006
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20
9.769
10.336
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1
11.261
11.769
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s0
12.811
13.319
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s
17.802
=====
SETUP
-6.838
17.785
10.947
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0
2.873
3.255
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2
4.830
5.378
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4
5.539
5.828
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1
7.394
7.713
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25
8.499
9.006
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20
9.769
10.336
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1
11.261
11.769
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_b_b_3_s0
13.269
13.816
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_3_res_mem_3_0_0_s
17.785
=====
SETUP
-6.835
17.724
10.889
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0
2.873
3.255
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2
4.830
5.378
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4
5.539
5.828
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1
7.394
7.713
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25
8.499
9.006
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20
9.769
10.336
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1
11.261
11.769
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_5_s0
13.991
14.499
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_3_s
17.724
=====
SETUP
-6.823
17.712
10.889
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0
2.873
3.255
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2
4.830
5.378
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4
5.539
5.828
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1
7.394
7.713
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25
8.499
9.006
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20
9.769
10.336
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1
11.261
11.769
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_9_s0
14.231
14.739
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_3_s
17.712
=====
SETUP
-6.808
17.765
10.957
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0
2.873
3.255
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2
4.830
5.378
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4
5.539
5.828
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1
7.394
7.713
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25
8.499
9.006
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20
9.769
10.336
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1
11.261
11.769
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_b_6_s0
13.241
13.530
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_2_res_mem_2_0_3_s
17.765
=====
SETUP
-6.808
17.755
10.947
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0
2.873
3.255
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2
4.830
5.378
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4
5.539
5.828
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1
7.394
7.713
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25
8.499
9.006
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20
9.769
10.336
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1
11.261
11.769
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_9_s0
14.231
14.739
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s
17.755
=====
SETUP
-6.799
17.746
10.947
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0
2.873
3.255
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2
4.830
5.378
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4
5.539
5.828
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1
7.394
7.713
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25
8.499
9.006
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20
9.769
10.336
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1
11.261
11.769
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_2_s0
13.986
14.442
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_0_s
17.746
=====
SETUP
-6.777
17.734
10.957
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0
2.873
3.255
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2
4.830
5.378
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4
5.539
5.828
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1
7.394
7.713
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25
8.499
9.006
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20
9.769
10.336
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1
11.261
11.769
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_3_s0
14.011
14.302
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s
17.734
=====
SETUP
-6.776
17.733
10.957
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0
2.873
3.255
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2
4.830
5.378
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4
5.539
5.828
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1
7.394
7.713
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25
8.499
9.006
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20
9.769
10.336
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1
11.261
11.769
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_8_s0
14.351
14.640
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s
17.733
=====
SETUP
-6.772
17.661
10.889
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0
2.873
3.255
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2
4.830
5.378
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4
5.539
5.828
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1
7.394
7.713
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25
8.499
9.006
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20
9.769
10.336
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1
11.261
11.769
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_2_s0
13.986
14.442
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_3_s
17.661
=====
SETUP
-6.742
17.699
10.957
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0
2.873
3.255
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2
4.830
5.378
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4
5.539
5.828
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1
7.394
7.713
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25
8.499
9.006
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20
9.769
10.336
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1
11.261
11.769
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_5_s0
13.991
14.499
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s
17.699
=====
SETUP
-6.742
17.707
10.966
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0
2.873
3.255
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2
4.830
5.378
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4
5.539
5.828
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1
7.394
7.713
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25
8.499
9.006
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20
9.769
10.336
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1
11.261
11.769
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_b_b_1_s0
12.811
13.267
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_3_res_mem_3_0_1_s
17.707
=====
SETUP
-6.740
17.696
10.957
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0
2.873
3.255
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2
4.830
5.378
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4
5.539
5.828
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1
7.394
7.713
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25
8.499
9.006
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20
9.769
10.336
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1
11.261
11.769
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_1_s0
13.227
13.519
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s
17.696
=====
SETUP
-6.692
17.581
10.889
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0
2.873
3.255
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2
4.830
5.378
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4
5.539
5.828
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1
7.394
7.713
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25
8.499
9.006
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20
9.769
10.336
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1
11.261
11.769
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_7_s0
13.852
14.360
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_3_s
17.581
=====
SETUP
-6.678
17.635
10.957
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0
2.873
3.255
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2
4.830
5.378
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4
5.539
5.828
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1
7.394
7.713
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25
8.499
9.006
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20
9.769
10.336
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1
11.261
11.769
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_7_s0
13.852
14.360
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s
17.635
=====
SETUP
-6.673
17.620
10.947
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0
2.873
3.255
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2
4.830
5.378
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4
5.539
5.828
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1
7.394
7.713
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25
8.499
9.006
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20
9.769
10.336
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1
11.261
11.769
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_b_b_5_s0
13.062
13.519
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_3_res_mem_3_0_0_s
17.620
=====
SETUP
-6.657
17.614
10.957
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_1_s0
2.873
3.255
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_4_s2
4.830
5.378
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s4
5.539
5.828
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_6_s1
7.394
7.713
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s25
8.499
9.006
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/n15144_s20
9.769
10.336
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_0_s1
11.261
11.769
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_rd_addr_c_10_s0
13.090
13.379
USB30_Device_Controller_Top_inst/usb30_device_controller_inst/iu3l/res_mem_1_res_mem_1_0_1_s
17.614
=====
SETUP
2.069
15.091
17.160
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0
7.362
7.744
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_1_s
9.912
10.479
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
15.091
=====
HOLD
-1.768
3.080
4.848
sys_clk_ibuf
0.000
0.675
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0
2.745
2.889
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_init_st_r_s0
3.080
=====
HOLD
-0.978
3.891
4.869
sys_clk_ibuf
0.000
0.675
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/wloadn_3_s0
2.705
2.849
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
3.891
=====
HOLD
-0.878
3.987
4.865
sys_clk_ibuf
0.000
0.675
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/wloadn_3_s0
2.705
2.849
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
3.987
=====
HOLD
-0.678
4.232
4.910
sys_clk_ibuf
0.000
0.675
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0
2.745
2.889
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9
3.347
3.493
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5
3.586
3.840
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1484_s5
4.034
4.232
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s11
4.232
=====
HOLD
-0.642
4.282
4.924
sys_clk_ibuf
0.000
0.675
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0
2.745
2.889
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9
3.347
3.493
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5
3.586
3.840
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.RESET_WAIT_s18
4.034
4.282
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.RESET_WAIT_s0
4.282
=====
HOLD
-0.490
4.346
4.836
sys_clk_ibuf
0.000
0.675
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0
2.745
2.889
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9
3.347
3.493
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5
3.586
3.840
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s12
4.034
4.238
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_0_s1
4.346
=====
HOLD
-0.490
4.346
4.836
sys_clk_ibuf
0.000
0.675
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0
2.745
2.889
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9
3.347
3.493
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5
3.586
3.840
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s12
4.034
4.238
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_2_s1
4.346
=====
HOLD
-0.490
4.346
4.836
sys_clk_ibuf
0.000
0.675
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0
2.745
2.889
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9
3.347
3.493
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5
3.586
3.840
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s12
4.034
4.238
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_4_s1
4.346
=====
HOLD
-0.490
4.346
4.836
sys_clk_ibuf
0.000
0.675
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0
2.745
2.889
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9
3.347
3.493
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5
3.586
3.840
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s12
4.034
4.238
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_5_s1
4.346
=====
HOLD
-0.486
4.346
4.832
sys_clk_ibuf
0.000
0.675
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0
2.745
2.889
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9
3.347
3.493
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5
3.586
3.840
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s12
4.034
4.238
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_1_s1
4.346
=====
HOLD
-0.486
4.346
4.832
sys_clk_ibuf
0.000
0.675
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0
2.745
2.889
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9
3.347
3.493
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5
3.586
3.840
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s12
4.034
4.238
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_6_s1
4.346
=====
HOLD
-0.450
4.413
4.864
sys_clk_ibuf
0.000
0.675
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/wloadn_3_s0
2.705
2.849
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs
4.413
=====
HOLD
-0.394
4.529
4.924
sys_clk_ibuf
0.000
0.675
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0
2.745
2.889
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9
3.347
3.493
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s24
3.788
4.058
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s29
4.064
4.262
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRITE_LEVELING_s18
4.274
4.529
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRITE_LEVELING_s0
4.529
=====
HOLD
-0.394
4.529
4.924
sys_clk_ibuf
0.000
0.675
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0
2.745
2.889
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9
3.347
3.493
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s24
3.788
4.058
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s29
4.064
4.262
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR1_s19
4.274
4.529
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR1_s0
4.529
=====
HOLD
-0.340
4.590
4.930
sys_clk_ibuf
0.000
0.675
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0
2.745
2.889
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9
3.347
3.493
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5
3.586
3.840
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1491_s5
4.034
4.294
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1489_s3
4.384
4.590
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_2_s1
4.590
=====
HOLD
-0.313
4.614
4.928
sys_clk_ibuf
0.000
0.675
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0
2.745
2.889
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9
3.347
3.493
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s24
3.788
4.058
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s29
4.064
4.262
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.ZQCL_s19
4.366
4.614
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.ZQCL_s0
4.614
=====
HOLD
-0.298
4.632
4.930
sys_clk_ibuf
0.000
0.675
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0
2.745
2.889
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9
3.347
3.493
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5
3.586
3.840
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1491_s5
4.034
4.294
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1491_s3
4.384
4.632
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_0_s1
4.632
=====
HOLD
-0.298
4.632
4.930
sys_clk_ibuf
0.000
0.675
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0
2.745
2.889
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9
3.347
3.493
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5
3.586
3.840
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1491_s5
4.034
4.294
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1487_s3
4.384
4.632
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_4_s1
4.632
=====
HOLD
-0.298
4.632
4.930
sys_clk_ibuf
0.000
0.675
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0
2.745
2.889
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9
3.347
3.493
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5
3.586
3.840
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1491_s5
4.034
4.294
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1486_s5
4.384
4.632
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_5_s1
4.632
=====
HOLD
-0.292
4.639
4.931
sys_clk_ibuf
0.000
0.675
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0
2.745
2.889
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9
3.347
3.493
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s24
3.788
4.058
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s29
4.064
4.262
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.BURST_MODE_RECOVER_s18
4.384
4.639
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.BURST_MODE_RECOVER_s0
4.639
=====
HOLD
-0.292
4.639
4.931
sys_clk_ibuf
0.000
0.675
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0
2.745
2.889
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9
3.347
3.493
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s24
3.788
4.058
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s29
4.064
4.262
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_MODE_CLOSE2_s19
4.384
4.639
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_MODE_CLOSE2_s0
4.639
=====
HOLD
-0.275
4.651
4.926
sys_clk_ibuf
0.000
0.675
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0
2.745
2.889
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9
3.347
3.493
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5
3.586
3.840
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1491_s5
4.034
4.294
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1490_s3
4.396
4.651
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_1_s1
4.651
=====
HOLD
-0.271
5.353
5.624
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0
4.850
4.994
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem
5.353
=====
HOLD
-0.215
4.712
4.928
sys_clk_ibuf
0.000
0.675
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0
2.745
2.889
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9
3.347
3.493
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s24
3.788
4.058
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s29
4.064
4.262
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.READ_CALIBRATION_s19
4.559
4.712
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.READ_CALIBRATION_s0
4.712
=====
HOLD
-0.210
4.691
4.902
sys_clk_ibuf
0.000
0.675
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0
2.745
2.889
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9
3.347
3.493
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s24
3.788
4.058
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR2_s20
4.334
4.482
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR2_s18
4.485
4.691
UserLayer_top_inst/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR2_s0
4.691
