[2025-09-15 19:59:19] START suite=gap trace=605.mcf_s-484B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-484B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 5023876 heartbeat IPC: 1.99 cumulative IPC: 1.99 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 9583932 heartbeat IPC: 2.193 cumulative IPC: 2.087 (Simulation time: 00 hr 01 min 47 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 9583932 cumulative IPC: 2.087 (Simulation time: 00 hr 01 min 47 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 9583932 cumulative IPC: 2.087 (Simulation time: 00 hr 01 min 47 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 29766296 heartbeat IPC: 0.4955 cumulative IPC: 0.4955 (Simulation time: 00 hr 04 min 42 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 50928955 heartbeat IPC: 0.4725 cumulative IPC: 0.4837 (Simulation time: 00 hr 07 min 24 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 73117554 heartbeat IPC: 0.4507 cumulative IPC: 0.4722 (Simulation time: 00 hr 10 min 07 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 94207450 heartbeat IPC: 0.4742 cumulative IPC: 0.4727 (Simulation time: 00 hr 13 min 03 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 120294031 heartbeat IPC: 0.3833 cumulative IPC: 0.4516 (Simulation time: 00 hr 16 min 32 sec)
Heartbeat CPU 0 instructions: 80000008 cycles: 147571114 heartbeat IPC: 0.3666 cumulative IPC: 0.4348 (Simulation time: 00 hr 19 min 46 sec)
Heartbeat CPU 0 instructions: 90000008 cycles: 170763362 heartbeat IPC: 0.4312 cumulative IPC: 0.4343 (Simulation time: 00 hr 22 min 29 sec)
Heartbeat CPU 0 instructions: 100000009 cycles: 191136482 heartbeat IPC: 0.4908 cumulative IPC: 0.4406 (Simulation time: 00 hr 24 min 59 sec)
Heartbeat CPU 0 instructions: 110000010 cycles: 212313249 heartbeat IPC: 0.4722 cumulative IPC: 0.4439 (Simulation time: 00 hr 27 min 32 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 220843626 cumulative IPC: 0.4528 (Simulation time: 00 hr 29 min 47 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 220843626 cumulative IPC: 0.4528 (Simulation time: 00 hr 29 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-484B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.4528 instructions: 100000002 cycles: 220843626
CPU 0 Branch Prediction Accuracy: 98.16% MPKI: 1.82 Average ROB Occupancy at Mispredict: 146.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.82
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 24524677
LQ_STALL: 2435059
SQ_STALL: 60982734


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 50.815674
REPLAY_LOAD: 57.223812
NON_REPLAY_LOAD: 80.170044

== Total ==
ADDR_TRANS: 138117
REPLAY_LOAD: 727658
NON_REPLAY_LOAD: 23658902

== Counts ==
ADDR_TRANS: 2718
REPLAY_LOAD: 12716
NON_REPLAY_LOAD: 295109

cpu0->cpu0_STLB TOTAL        ACCESS:     217572 HIT:     143319 MISS:      74253 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     217572 HIT:     143319 MISS:      74253 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 324.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3424864 HIT:     701101 MISS:    2723763 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    2442981 HIT:      47413 MISS:    2395568 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     249086 HIT:       8542 MISS:     240544 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     642569 HIT:     640914 MISS:       1655 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      90228 HIT:       4232 MISS:      85996 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 141.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   16083985 HIT:   16083985 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   16083985 HIT:   16083985 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   50412781 HIT:   46434542 MISS:    3978239 MSHR_MERGE:    1195939
cpu0->cpu0_L1D LOAD         ACCESS:   23830060 HIT:   20960288 MISS:    2869772 MSHR_MERGE:     426791
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   26434081 HIT:   25415865 MISS:    1018216 MSHR_MERGE:     769125
cpu0->cpu0_L1D TRANSLATION  ACCESS:     148640 HIT:      58389 MISS:      90251 MSHR_MERGE:         23
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 150.9 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   14239578 HIT:   14239578 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   14239578 HIT:   14239578 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   46708513 HIT:   46347900 MISS:     360613 MSHR_MERGE:     143041
cpu0->cpu0_DTLB LOAD         ACCESS:   46708513 HIT:   46347900 MISS:     360613 MSHR_MERGE:     143041
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 116.2 cycles
cpu0->LLC TOTAL        ACCESS:    3322278 HIT:     603007 MISS:    2719271 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    2395568 HIT:       3545 MISS:    2392023 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     240544 HIT:         44 MISS:     240500 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     600170 HIT:     599087 MISS:       1083 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      85996 HIT:        331 MISS:      85665 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 110.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      18094
  ROW_BUFFER_MISS:    2700069
  AVG DBUS CONGESTED CYCLE: 6.31
Channel 0 WQ ROW_BUFFER_HIT:     107169
  ROW_BUFFER_MISS:     491840
  FULL:          0
Channel 0 REFRESHES ISSUED:      18404
[2025-09-15 20:29:07] END   suite=gap trace=605.mcf_s-484B (rc=0)
