// Seed: 1795778062
module module_0;
  wire id_2;
  assign module_1.type_18 = 0;
  wire id_3;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    input wor id_2,
    output wire id_3,
    output supply0 id_4,
    input tri0 id_5,
    output wire id_6,
    output supply0 id_7,
    output supply1 id_8,
    input supply1 id_9,
    output wire id_10
);
  id_12 :
  assert property (@(-1) (-1)) id_8 += 1;
  module_0 modCall_1 ();
  wire id_13;
endmodule
program module_2 ();
  nmos (.id_0(-1'b0), .id_1(-1));
  assign id_1 = -1;
  wire id_2;
  module_0 modCall_1 ();
endmodule
