// Seed: 3825900976
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout tri id_2;
  input wire id_1;
  assign module_1.id_2 = 0;
  parameter id_5 = (-1);
  logic id_6;
  ;
  id_7 :
  assert property (@(id_5) 1)
  else;
  assign id_2 = -1;
  parameter id_8 = id_5;
endmodule
module module_1 (
    input  uwire id_0,
    output logic id_1,
    input  wire  id_2
);
  always id_1 <= id_2;
  parameter id_4 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
