# Register Design for the VeriRisc CPU

## Register Architecture

<p align="center">
  <img src="https://github.com/A-Hares/VeriRisc_CPU/assets/139650137/53c71393-9a76-4af9-9a5b-2f3b8c536194" />
</p>
<p align="center">
  <img src="https://github.com/A-Hares/VeriRisc_CPU/assets/139650137/13ba21a0-9a52-4362-bb36-62eb3b011ada" />
</p>

## TestBench Results
<p align="center">
  <img src="https://github.com/A-Hares/VeriRisc_CPU/assets/139650137/0213b7d2-a2e9-433d-8b2e-0580c8e92fe0" />
</p>
<p align="center">
  <img src="https://github.com/A-Hares/VeriRisc_CPU/assets/139650137/7ed6ebc7-c726-4024-a69f-b06d2bdbe10f" />
</p>
