// Seed: 1093732338
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout logic [7:0] id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout supply1 id_2;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_2,
      id_2,
      id_1
  );
  output wire id_1;
  assign id_6[1] = -1;
  assign id_2 = 1;
endmodule
