-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity bnn_dense_layer_1_p_ZL9golden_w2_0_ROM_AUTO_1R is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 6; 
             AddressRange    : integer := 64
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);
 
          address1        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce1             : in std_logic; 
          q1              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of bnn_dense_layer_1_p_ZL9golden_w2_0_ROM_AUTO_1R is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0);  
signal address1_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "01110010000011110101010110000011", 1 => "10100111001011100111110001111010", 2 => "01000101010110101110001101001000", 3 => "01011010011001111100101010111110", 
    4 => "01100011100010110100010101100010", 5 => "11111001000110000011000001000111", 6 => "01101011111000000111011001010011", 7 => "00000101011100110010101011111110", 
    8 => "01010110111010000000000110001001", 9 => "01010001101011111001100010111000", 10 => "11100001010111001110111101101110", 11 => "01011100101010010101011011000110", 
    12 => "01000110001100010010100101001000", 13 => "10011010001001011001001010000100", 14 => "01111111100010111100011011101010", 15 => "11111001010000010110000011100111", 
    16 => "10010111110011111110110001000111", 17 => "01101001011111100000100101011001", 18 => "11011000000001010111111100110011", 19 => "10000000000100000110100101000101", 
    20 => "00000100010101001011100000000100", 21 => "01101111000000111110011011110011", 22 => "00011111111101101111011001110101", 23 => "10110111001011100101111001100111", 
    24 => "00001111110110111111111100111011", 25 => "10010000001101111111110110111100", 26 => "10010000010101000001100110001110", 27 => "01100110100000110110100110011010", 
    28 => "11111001101000010110010001000111", 29 => "00010101101111001001000100010011", 30 => "00011000001001111001111011011011", 31 => "10110010110100001010011101000101", 
    32 => "10110111000010111100111001110110", 33 => "10011111001001111000011101010000", 34 => "10111000001100001001111100000011", 35 => "11101110101000011100010011110011", 
    36 => "00000100000100011010000111101010", 37 => "10110010010000110001111011100111", 38 => "01101111101000011000010011110011", 39 => "11011000100111001001111011000110", 
    40 => "10000001001111010010000100000011", 41 => "01001100101111001000001010100001", 42 => "10111101101001101110110111110100", 43 => "01010000110011000111100110100001", 
    44 => "01101011110010100111010011011010", 45 => "01101000010010100101001111000111", 46 => "11100101100101011110101100001100", 47 => "00000110111101000010100101101000", 
    48 => "11010001001010110110111111000011", 49 => "11010001110010001010011000111010", 50 => "01111110110011110101110001110011", 51 => "00000101100100001110100101011100", 
    52 => "01010000100111010110110100111101", 53 => "10010011110010000011010101000011", 54 => "10101110011000111001001010111010", 55 => "01000110110110111000000100011011", 
    56 => "11100000101000001010101000000110", 57 => "00001100001000010000000010101100", 58 => "11111000001000010010000100001101", 59 => "11110001011010101000101110000110", 
    60 => "01001000100101101010001000000000", 61 => "01011111010100100110110111001101", 62 => "01000010110111011001101100101001", 63 => "10110001111011000011101100001101");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;
 
memory_access_guard_1: process (address1) 
begin
      address1_tmp <= address1;
--synthesis translate_off
      if (CONV_INTEGER(address1) > AddressRange-1) then
           address1_tmp <= (others => '0');
      else 
           address1_tmp <= address1;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;
 
        if (ce1 = '1') then  
            q1 <= mem0(CONV_INTEGER(address1_tmp)); 
        end if;

end if;
end process;

end rtl;

