Release 13.3 Map O.76xd (nt64)
Xilinx Mapping Report File for Design 'top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx9-ftg256-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o top_map.ncd top.ngd top.pcf 
Target Device  : xc6slx9
Target Package : ftg256
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Thu Mar 03 12:52:04 2016

Design Summary
--------------
Number of errors:      0
Number of warnings:   16
Slice Logic Utilization:
  Number of Slice Registers:                 2,018 out of  11,440   17%
    Number used as Flip Flops:               1,968
    Number used as Latches:                     49
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                      3,783 out of   5,720   66%
    Number used as logic:                    3,728 out of   5,720   65%
      Number using O6 output only:           3,184
      Number using O5 output only:             140
      Number using O5 and O6:                  404
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   1,440    0%
    Number used exclusively as route-thrus:     55
      Number with same-slice register load:     46
      Number with same-slice carry load:         9
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,227 out of   1,430   85%
  Nummber of MUXCYs used:                      396 out of   2,860   13%
  Number of LUT Flip Flop pairs used:        3,917
    Number with an unused Flip Flop:         2,061 out of   3,917   52%
    Number with an unused LUT:                 134 out of   3,917    3%
    Number of fully used LUT-FF pairs:       1,722 out of   3,917   43%
    Number of unique control sets:             115
    Number of slice register sites lost
      to control set restrictions:             567 out of  11,440    4%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        78 out of     186   41%
    Number of LOCed IOBs:                       75 out of      78   96%
    IOB Flip Flops:                              1

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of      32    0%
  Number of RAMB8BWERs:                          3 out of      64    4%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       9 out of      16   56%
    Number used as BUFGs:                        9
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   0 out of     200    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                   1 out of     200    1%
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            3 out of      16   18%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.73

Peak Memory Usage:  420 MB
Total REAL time to MAP completion:  2 mins 44 secs 
Total CPU time to MAP completion:   2 mins 43 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: VGA_G<1>
   	 Comp: VGA_G<0>

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SDRAMIF/rst_sync_RD1_ADDR[12]_AND_437_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SDRAMIF/rst_sync_RD1_ADDR[21]_AND_419_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SDRAMIF/rst_sync_RD1_ADDR[16]_AND_429_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SDRAMIF/rst_sync_RD1_ADDR[19]_AND_423_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SDRAMIF/rst_sync_RD1_ADDR[13]_AND_435_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net OWNVGA/VSYNC/q is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SDRAMIF/rst_sync_RD1_ADDR[14]_AND_433_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SDRAMIF/rst_sync_RD1_ADDR[22]_AND_417_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SDRAMIF/rst_sync_RD1_ADDR[17]_AND_427_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SDRAMIF/rst_sync_RD1_ADDR[20]_AND_421_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SDRAMIF/rst_sync_RD1_ADDR[15]_AND_431_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SDRAMIF/rst_sync_RD1_ADDR[23]_AND_415_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SDRAMIF/rst_sync_RD1_ADDR[18]_AND_425_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net OWNVGA/HCM1/hdebc is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:Security:54 - 'xc6slx9' is a WebPack part.
INFO:LIT:243 - Logical network
   SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.g
   l0.rd/gras.grdc1.rdc/rd_dc_i<6> has no load.
INFO:LIT:395 - The above info message is repeated 45 more times for the
   following (max. 5 shown):
   SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.g
   l0.rd/gras.grdc1.rdc/rd_dc_i<5>,
   SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.g
   l0.rd/gras.grdc1.rdc/rd_dc_i<4>,
   SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.g
   l0.rd/gras.grdc1.rdc/rd_dc_i<3>,
   SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.g
   l0.rd/gras.grdc1.rdc/rd_dc_i<2>,
   SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.g
   l0.rd/gras.grdc1.rdc/rd_dc_i<1>
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 78 IOs, 75 are locked
   and 3 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
INFO:Pack:1650 - Map created a placed design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp PLL0/dcm_sp_inst, consult
   the device Data Sheet.

Section 4 - Removed Logic Summary
---------------------------------
 132 block(s) removed
   8 block(s) optimized away
 132 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i<6>" is sourceless and has been removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i<5>" is sourceless and has been removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i<4>" is sourceless and has been removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i<3>" is sourceless and has been removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i<2>" is sourceless and has been removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i<1>" is sourceless and has been removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i<0>" is sourceless and has been removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i<5>" is sourceless and has been removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i<4>" is sourceless and has been removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i<3>" is sourceless and has been removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i<2>" is sourceless and has been removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i<1>" is sourceless and has been removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i<0>" is sourceless and has been removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_cy<5>" is sourceless
and has been removed.
 Sourceless block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_xor<6>" (XOR)
removed.
  The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/GND_186_o_GND_186_o_sub_2_OUT<6>" is sourceless and has been
removed.
   Sourceless block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_6" (FF) removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_lut<6>" is sourceless
and has been removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_cy<4>" is sourceless
and has been removed.
 Sourceless block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_xor<5>" (XOR)
removed.
  The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/GND_186_o_GND_186_o_sub_2_OUT<5>" is sourceless and has been
removed.
   Sourceless block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_5" (FF) removed.
 Sourceless block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_cy<5>" (MUX) removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_lut<5>" is sourceless
and has been removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_cy<3>" is sourceless
and has been removed.
 Sourceless block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_xor<4>" (XOR)
removed.
  The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/GND_186_o_GND_186_o_sub_2_OUT<4>" is sourceless and has been
removed.
   Sourceless block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_4" (FF) removed.
 Sourceless block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_cy<4>" (MUX) removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_lut<4>" is sourceless
and has been removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_cy<2>" is sourceless
and has been removed.
 Sourceless block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_xor<3>" (XOR)
removed.
  The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/GND_186_o_GND_186_o_sub_2_OUT<3>" is sourceless and has been
removed.
   Sourceless block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_3" (FF) removed.
 Sourceless block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_cy<3>" (MUX) removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_lut<3>" is sourceless
and has been removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_cy<1>" is sourceless
and has been removed.
 Sourceless block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_xor<2>" (XOR)
removed.
  The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/GND_186_o_GND_186_o_sub_2_OUT<2>" is sourceless and has been
removed.
   Sourceless block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_2" (FF) removed.
 Sourceless block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_cy<2>" (MUX) removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_lut<2>" is sourceless
and has been removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_cy<0>" is sourceless
and has been removed.
 Sourceless block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_xor<1>" (XOR)
removed.
  The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/GND_186_o_GND_186_o_sub_2_OUT<1>" is sourceless and has been
removed.
   Sourceless block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_1" (FF) removed.
 Sourceless block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_cy<1>" (MUX) removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_lut<1>" is sourceless
and has been removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_lut<0>" is sourceless
and has been removed.
 Sourceless block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_xor<0>" (XOR)
removed.
  The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/GND_186_o_GND_186_o_sub_2_OUT<0>" is sourceless and has been
removed.
   Sourceless block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_0" (FF) removed.
 Sourceless block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_cy<0>" (MUX) removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/GND_192_o_GND_192_o_sub_2_OUT<5>" is sourceless and has been
removed.
 Sourceless block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_5" (FF) removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/GND_192_o_GND_192_o_sub_2_OUT<4>" is sourceless and has been
removed.
 Sourceless block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_4" (FF) removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/GND_192_o_GND_192_o_sub_2_OUT<3>" is sourceless and has been
removed.
 Sourceless block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_3" (FF) removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/GND_192_o_GND_192_o_sub_2_OUT<2>" is sourceless and has been
removed.
 Sourceless block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_2" (FF) removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/GND_192_o_GND_192_o_sub_2_OUT<1>" is sourceless and has been
removed.
 Sourceless block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_1" (FF) removed.
The signal
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/GND_192_o_GND_192_o_sub_2_OUT<0>" is sourceless and has been
removed.
 Sourceless block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_0" (FF) removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.rd/gras.grdc1.rdc/rd_dc_i<4>" is sourceless and has been removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.rd/gras.grdc1.rdc/rd_dc_i<3>" is sourceless and has been removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.rd/gras.grdc1.rdc/rd_dc_i<2>" is sourceless and has been removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.rd/gras.grdc1.rdc/rd_dc_i<1>" is sourceless and has been removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.rd/gras.grdc1.rdc/rd_dc_i<0>" is sourceless and has been removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/wr_data_count_i<6>" is sourceless and has been removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/wr_data_count_i<5>" is sourceless and has been removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/wr_data_count_i<4>" is sourceless and has been removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/wr_data_count_i<3>" is sourceless and has been removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/wr_data_count_i<2>" is sourceless and has been removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/wr_data_count_i<1>" is sourceless and has been removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/wr_data_count_i<0>" is sourceless and has been removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.rd/gras.rsts/ram_empty_i" is sourceless and has been removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.rd/gras.grdc1.rdc/GND_186_o_GND_186_o_sub_2_OUT<4>" is sourceless and has been
removed.
 Sourceless block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.rd/gras.grdc1.rdc/rd_dc_i_4" (FF) removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.rd/gras.grdc1.rdc/GND_186_o_GND_186_o_sub_2_OUT<3>" is sourceless and has been
removed.
 Sourceless block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.rd/gras.grdc1.rdc/rd_dc_i_3" (FF) removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.rd/gras.grdc1.rdc/GND_186_o_GND_186_o_sub_2_OUT<2>" is sourceless and has been
removed.
 Sourceless block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.rd/gras.grdc1.rdc/rd_dc_i_2" (FF) removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.rd/gras.grdc1.rdc/GND_186_o_GND_186_o_sub_2_OUT<1>" is sourceless and has been
removed.
 Sourceless block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.rd/gras.grdc1.rdc/rd_dc_i_1" (FF) removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.rd/gras.grdc1.rdc/GND_186_o_GND_186_o_sub_2_OUT<0>" is sourceless and has been
removed.
 Sourceless block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.rd/gras.grdc1.rdc/rd_dc_i_0" (FF) removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_cy<5>" is sourceless
and has been removed.
 Sourceless block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_xor<6>" (XOR)
removed.
  The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/GND_192_o_GND_192_o_sub_2_OUT<6>" is sourceless and has been
removed.
   Sourceless block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/wr_data_count_i_6" (FF) removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_lut<6>" is
sourceless and has been removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_cy<4>" is sourceless
and has been removed.
 Sourceless block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_xor<5>" (XOR)
removed.
  The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/GND_192_o_GND_192_o_sub_2_OUT<5>" is sourceless and has been
removed.
   Sourceless block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/wr_data_count_i_5" (FF) removed.
 Sourceless block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_cy<5>" (MUX)
removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_lut<5>" is
sourceless and has been removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_cy<3>" is sourceless
and has been removed.
 Sourceless block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_xor<4>" (XOR)
removed.
  The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/GND_192_o_GND_192_o_sub_2_OUT<4>" is sourceless and has been
removed.
   Sourceless block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/wr_data_count_i_4" (FF) removed.
 Sourceless block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_cy<4>" (MUX)
removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_lut<4>" is
sourceless and has been removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_cy<2>" is sourceless
and has been removed.
 Sourceless block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_xor<3>" (XOR)
removed.
  The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/GND_192_o_GND_192_o_sub_2_OUT<3>" is sourceless and has been
removed.
   Sourceless block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/wr_data_count_i_3" (FF) removed.
 Sourceless block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_cy<3>" (MUX)
removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_lut<3>" is
sourceless and has been removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_cy<1>" is sourceless
and has been removed.
 Sourceless block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_xor<2>" (XOR)
removed.
  The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/GND_192_o_GND_192_o_sub_2_OUT<2>" is sourceless and has been
removed.
   Sourceless block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/wr_data_count_i_2" (FF) removed.
 Sourceless block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_cy<2>" (MUX)
removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_lut<2>" is
sourceless and has been removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_cy<0>" is sourceless
and has been removed.
 Sourceless block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_xor<1>" (XOR)
removed.
  The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/GND_192_o_GND_192_o_sub_2_OUT<1>" is sourceless and has been
removed.
   Sourceless block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/wr_data_count_i_1" (FF) removed.
 Sourceless block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_cy<1>" (MUX)
removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_lut<1>" is
sourceless and has been removed.
The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_lut<0>" is
sourceless and has been removed.
 Sourceless block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_xor<0>" (XOR)
removed.
  The signal
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/GND_192_o_GND_192_o_sub_2_OUT<0>" is sourceless and has been
removed.
   Sourceless block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/wr_data_count_i_0" (FF) removed.
 Sourceless block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_cy<0>" (MUX)
removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i<9>" is sourceless and has been removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i<8>" is sourceless and has been removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i<7>" is sourceless and has been removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i<6>" is sourceless and has been removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i<5>" is sourceless and has been removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i<4>" is sourceless and has been removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i<3>" is sourceless and has been removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i<2>" is sourceless and has been removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i<1>" is sourceless and has been removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i<0>" is sourceless and has been removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<5>" is sourceless and has been removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<4>" is sourceless and has been removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<3>" is sourceless and has been removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<2>" is sourceless and has been removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<1>" is sourceless and has been removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<0>" is sourceless and has been removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.rsts/ram_empty_i" is sourceless and has been removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_cy<8>" is
sourceless and has been removed.
 Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_xor<9>" (XOR)
removed.
  The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/GND_168_o_GND_168_o_sub_3_OUT<9>" is sourceless and has
been removed.
   Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i_9" (FF) removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_lut<9>" is
sourceless and has been removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_cy<7>" is
sourceless and has been removed.
 Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_xor<8>" (XOR)
removed.
  The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/GND_168_o_GND_168_o_sub_3_OUT<8>" is sourceless and has
been removed.
   Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i_8" (FF) removed.
 Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_cy<8>" (MUX)
removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_lut<8>" is
sourceless and has been removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_cy<6>" is
sourceless and has been removed.
 Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_xor<7>" (XOR)
removed.
  The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/GND_168_o_GND_168_o_sub_3_OUT<7>" is sourceless and has
been removed.
   Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i_7" (FF) removed.
 Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_cy<7>" (MUX)
removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_lut<7>" is
sourceless and has been removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_cy<5>" is
sourceless and has been removed.
 Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_xor<6>" (XOR)
removed.
  The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/GND_168_o_GND_168_o_sub_3_OUT<6>" is sourceless and has
been removed.
   Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i_6" (FF) removed.
 Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_cy<6>" (MUX)
removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_lut<6>" is
sourceless and has been removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_cy<4>" is
sourceless and has been removed.
 Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_xor<5>" (XOR)
removed.
  The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/GND_168_o_GND_168_o_sub_3_OUT<5>" is sourceless and has
been removed.
   Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i_5" (FF) removed.
 Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_cy<5>" (MUX)
removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_lut<5>" is
sourceless and has been removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_cy<3>" is
sourceless and has been removed.
 Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_xor<4>" (XOR)
removed.
  The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/GND_168_o_GND_168_o_sub_3_OUT<4>" is sourceless and has
been removed.
   Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i_4" (FF) removed.
 Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_cy<4>" (MUX)
removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_lut<4>" is
sourceless and has been removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_cy<2>" is
sourceless and has been removed.
 Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_xor<3>" (XOR)
removed.
  The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/GND_168_o_GND_168_o_sub_3_OUT<3>" is sourceless and has
been removed.
   Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i_3" (FF) removed.
 Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_cy<3>" (MUX)
removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_lut<3>" is
sourceless and has been removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_cy<1>" is
sourceless and has been removed.
 Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_xor<2>" (XOR)
removed.
  The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/GND_168_o_GND_168_o_sub_3_OUT<2>" is sourceless and has
been removed.
   Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i_2" (FF) removed.
 Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_cy<2>" (MUX)
removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_lut<2>" is
sourceless and has been removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_cy<0>" is
sourceless and has been removed.
 Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_xor<1>" (XOR)
removed.
  The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/GND_168_o_GND_168_o_sub_3_OUT<1>" is sourceless and has
been removed.
   Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i_1" (FF) removed.
 Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_cy<1>" (MUX)
removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_lut<1>" is
sourceless and has been removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_lut<0>1" is
sourceless and has been removed.
 Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_xor<0>" (XOR)
removed.
  The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/GND_168_o_GND_168_o_sub_3_OUT<0>" is sourceless and has
been removed.
   Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i_0" (FF) removed.
 Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_cy<0>" (MUX)
removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.wr/gwas.gwdc0.wdc/GND_175_o_GND_175_o_sub_2_OUT<5>" is sourceless and has
been removed.
 Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_5" (FF) removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.wr/gwas.gwdc0.wdc/GND_175_o_GND_175_o_sub_2_OUT<4>" is sourceless and has
been removed.
 Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_4" (FF) removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.wr/gwas.gwdc0.wdc/GND_175_o_GND_175_o_sub_2_OUT<3>" is sourceless and has
been removed.
 Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3" (FF) removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.wr/gwas.gwdc0.wdc/GND_175_o_GND_175_o_sub_2_OUT<2>" is sourceless and has
been removed.
 Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2" (FF) removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.wr/gwas.gwdc0.wdc/GND_175_o_GND_175_o_sub_2_OUT<1>" is sourceless and has
been removed.
 Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1" (FF) removed.
The signal
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.wr/gwas.gwdc0.wdc/GND_175_o_GND_175_o_sub_2_OUT<0>" is sourceless and has
been removed.
 Sourceless block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0" (FF) removed.
Unused block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_lut<0>1_INV_0"
(BUF) removed.
Unused block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_lut<1>_INV_0"
(BUF) removed.
Unused block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_lut<2>_INV_0"
(BUF) removed.
Unused block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_lut<3>" (ROM)
removed.
Unused block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_lut<4>" (ROM)
removed.
Unused block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_lut<5>" (ROM)
removed.
Unused block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_lut<6>" (ROM)
removed.
Unused block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_lut<7>" (ROM)
removed.
Unused block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_lut<8>" (ROM)
removed.
Unused block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_GND_168_o_GND_168_o_sub_3_OUT<9:0>_lut<9>" (ROM)
removed.
Unused block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.rsts/ram_empty_i" (FF) removed.
Unused block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.wr/gwas.gwdc0.wdc/Msub_GND_175_o_GND_175_o_sub_2_OUT<6:0>_xor<0>" (XOR)
removed.
Unused block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.wr/gwas.gwdc0.wdc/Msub_GND_175_o_GND_175_o_sub_2_OUT<6:0>_xor<1>" (XOR)
removed.
Unused block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.wr/gwas.gwdc0.wdc/Msub_GND_175_o_GND_175_o_sub_2_OUT<6:0>_xor<2>" (XOR)
removed.
Unused block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.wr/gwas.gwdc0.wdc/Msub_GND_175_o_GND_175_o_sub_2_OUT<6:0>_xor<3>" (XOR)
removed.
Unused block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.wr/gwas.gwdc0.wdc/Msub_GND_175_o_GND_175_o_sub_2_OUT<6:0>_xor<4>" (XOR)
removed.
Unused block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.wr/gwas.gwdc0.wdc/Msub_GND_175_o_GND_175_o_sub_2_OUT<6:0>_xor<5>" (XOR)
removed.
Unused block
"SDRAMIF/ONE_BIT_OUT/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_lut<0>" (ROM)
removed.
Unused block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_lut<1>" (ROM)
removed.
Unused block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_lut<2>" (ROM)
removed.
Unused block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_lut<3>" (ROM)
removed.
Unused block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_lut<4>" (ROM)
removed.
Unused block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_lut<5>" (ROM)
removed.
Unused block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_lut<6>" (ROM)
removed.
Unused block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_xor<0>" (XOR)
removed.
Unused block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_xor<1>" (XOR)
removed.
Unused block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_xor<2>" (XOR)
removed.
Unused block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_xor<3>" (XOR)
removed.
Unused block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_xor<4>" (XOR)
removed.
Unused block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_xor<5>" (XOR)
removed.
Unused block
"SDRAMIF/RD_PING/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_xor<0>" (XOR)
removed.
Unused block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_xor<1>" (XOR)
removed.
Unused block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_xor<2>" (XOR)
removed.
Unused block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_xor<3>" (XOR)
removed.
Unused block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.rd/gras.grdc1.rdc/Msub_GND_186_o_GND_186_o_sub_2_OUT<6:0>_xor<4>" (XOR)
removed.
Unused block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.rd/gras.rsts/ram_empty_i" (FF) removed.
Unused block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_lut<0>" (ROM)
removed.
Unused block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_lut<1>" (ROM)
removed.
Unused block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_lut<2>" (ROM)
removed.
Unused block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_lut<3>" (ROM)
removed.
Unused block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_lut<4>" (ROM)
removed.
Unused block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_lut<5>" (ROM)
removed.
Unused block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.gwdc0.wdc/Msub_GND_192_o_GND_192_o_sub_2_OUT<6:0>_lut<6>" (ROM)
removed.
Unused block
"SDRAMIF/WR_16x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
0.wr/gwas.wsts/ram_full_i" (FF) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		SDRAMIF/ONE_BIT_OUT/XST_GND
VCC 		SDRAMIF/ONE_BIT_OUT/XST_VCC
GND 		SDRAMIF/RD_PING/XST_GND
VCC 		SDRAMIF/RD_PING/XST_VCC
GND 		SDRAMIF/WR_16x16/XST_GND
VCC 		SDRAMIF/WR_16x16/XST_VCC
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| BA<0>                              | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| BA<1>                              | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| CAS_N                              | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| CKE                                | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| CLOCK_12                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| CS                                 | IOB              | OUTPUT    | SDIO                 |       |          |      |              |          |          |
| CS_FLASH                           | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| CS_N                               | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| DQ<0>                              | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| DQ<1>                              | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| DQ<2>                              | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| DQ<3>                              | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| DQ<4>                              | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| DQ<5>                              | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| DQ<6>                              | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| DQ<7>                              | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| DQ<8>                              | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| DQ<9>                              | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| DQ<10>                             | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| DQ<11>                             | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| DQ<12>                             | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| DQ<13>                             | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| DQ<14>                             | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| DQ<15>                             | IOB              | BIDIR     | LVTTL                |       | 12       | SLOW |              |          |          |
| DRAM_CLK                           | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW | ODDR         |          |          |
| LDQM                               | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| MISO                               | IOB              | INPUT     | SDIO                 |       |          |      |              |          |          |
| MOSI                               | IOB              | OUTPUT    | SDIO                 |       |          |      |              |          |          |
| RAS_N                              | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| SA<0>                              | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| SA<1>                              | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| SA<2>                              | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| SA<3>                              | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| SA<4>                              | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| SA<5>                              | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| SA<6>                              | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| SA<7>                              | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| SA<8>                              | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| SA<9>                              | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| SA<10>                             | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| SA<11>                             | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| SA<12>                             | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| SCK                                | IOB              | OUTPUT    | SDIO                 |       |          |      |              |          |          |
| SYNC_INPUT1                        | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| SYNC_INPUT2                        | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| SYNC_OUTPUT1                       | IOB              | INPUT     | LVTTL                |       |          |      |              |          |          |
| SYNC_OUTPUT2                       | IOB              | INPUT     | LVTTL                |       |          |      |              |          |          |
| UDQM                               | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| VGA_B<0>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| VGA_B<1>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| VGA_B<2>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| VGA_B<3>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| VGA_B<4>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| VGA_B<5>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| VGA_B<6>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| VGA_B<7>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| VGA_BLANK_N                        | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| VGA_CLK                            | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| VGA_G<0>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| VGA_G<1>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| VGA_G<2>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| VGA_G<3>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| VGA_G<4>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| VGA_G<5>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| VGA_G<6>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| VGA_G<7>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| VGA_HS                             | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| VGA_R<0>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| VGA_R<1>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| VGA_R<2>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| VGA_R<3>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| VGA_R<4>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| VGA_R<5>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| VGA_R<6>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| VGA_R<7>                           | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| VGA_SYNC_N                         | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| VGA_VS                             | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
| WE_N                               | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
