TimeQuest Timing Analyzer report for master_example
Fri Nov  7 12:52:39 2014
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 16. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Output Enable Times
 23. Minimum Output Enable Times
 24. Output Disable Times
 25. Minimum Output Disable Times
 26. Slow 1200mV 85C Model Metastability Report
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 34. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 35. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 36. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Output Enable Times
 43. Minimum Output Enable Times
 44. Output Disable Times
 45. Minimum Output Disable Times
 46. Slow 1200mV 0C Model Metastability Report
 47. Fast 1200mV 0C Model Setup Summary
 48. Fast 1200mV 0C Model Hold Summary
 49. Fast 1200mV 0C Model Recovery Summary
 50. Fast 1200mV 0C Model Removal Summary
 51. Fast 1200mV 0C Model Minimum Pulse Width Summary
 52. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 53. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 54. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 55. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 56. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Output Enable Times
 62. Minimum Output Enable Times
 63. Output Disable Times
 64. Minimum Output Disable Times
 65. Fast 1200mV 0C Model Metastability Report
 66. Multicorner Timing Analysis Summary
 67. Setup Times
 68. Hold Times
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Board Trace Model Assignments
 72. Input Transition Times
 73. Signal Integrity Metrics (Slow 1200mv 0c Model)
 74. Signal Integrity Metrics (Slow 1200mv 85c Model)
 75. Signal Integrity Metrics (Fast 1200mv 0c Model)
 76. Setup Transfers
 77. Hold Transfers
 78. Recovery Transfers
 79. Removal Transfers
 80. Report TCCS
 81. Report RSKM
 82. Unconstrained Paths
 83. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; master_example                                                     ;
; Device Family      ; Cyclone IV GX                                                      ;
; Device Name        ; EP4CGX150DF31C7                                                    ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                        ;
+------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                    ; Status ; Read at                  ;
+------------------------------------------------------------------+--------+--------------------------+
; amm_master_qsys/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Fri Nov  7 12:52:34 2014 ;
; onchip_ver_qsys/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Fri Nov  7 12:52:34 2014 ;
+------------------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 144.99 MHz ; 144.99 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -5.897 ; -2226.471       ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.374 ; 0.000           ;
+----------+-------+-----------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -3.357 ; -1060.178          ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 2.694 ; 0.000              ;
+----------+-------+--------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -930.544                      ;
+----------+--------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.897 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 6.711      ;
; -5.875 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 6.681      ;
; -5.859 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 6.648      ;
; -5.825 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 6.639      ;
; -5.820 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 6.626      ;
; -5.804 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 6.593      ;
; -5.752 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[53] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 6.553      ;
; -5.714 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.098     ; 6.498      ;
; -5.709 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.501      ;
; -5.698 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.115     ; 6.465      ;
; -5.682 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[56] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 6.494      ;
; -5.680 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[53] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 6.481      ;
; -5.646 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 6.452      ;
; -5.630 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 6.419      ;
; -5.627 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[56] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 6.439      ;
; -5.626 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 6.427      ;
; -5.626 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[59] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 6.415      ;
; -5.626 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 6.440      ;
; -5.610 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.098     ; 6.394      ;
; -5.594 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 6.403      ;
; -5.591 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[51] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 6.395      ;
; -5.581 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[55] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 6.382      ;
; -5.564 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[53] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 6.343      ;
; -5.560 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                         ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 6.347      ;
; -5.554 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[59] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 6.343      ;
; -5.539 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.098     ; 6.323      ;
; -5.539 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[47] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 6.343      ;
; -5.537 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[49] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 6.341      ;
; -5.526 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 6.318      ;
; -5.523 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.115     ; 6.290      ;
; -5.521 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[56] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 6.311      ;
; -5.519 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[51] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 6.323      ;
; -5.509 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[55] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 6.310      ;
; -5.505 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                         ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 6.292      ;
; -5.505 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[46] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 6.294      ;
; -5.486 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 6.279      ;
; -5.483 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[47] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 6.287      ;
; -5.481 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[53] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 6.282      ;
; -5.480 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 6.265      ;
; -5.475 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[50] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 6.279      ;
; -5.465 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[49] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 6.269      ;
; -5.464 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 6.270      ;
; -5.464 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.114     ; 6.232      ;
; -5.457 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[53] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 6.253      ;
; -5.455 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.091     ; 6.246      ;
; -5.453 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[56] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 6.265      ;
; -5.448 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 6.237      ;
; -5.443 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[52] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 6.244      ;
; -5.438 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[59] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.115     ; 6.205      ;
; -5.437 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 6.239      ;
; -5.437 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 6.251      ;
; -5.433 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[56] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 6.240      ;
; -5.433 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[46] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 6.222      ;
; -5.428 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.099     ; 6.211      ;
; -5.421 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 6.206      ;
; -5.412 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 6.178      ;
; -5.405 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 6.215      ;
; -5.404 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[7]                                                                                                                                  ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[14]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.489     ; 5.913      ;
; -5.404 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[7]                                                                                                                                  ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[15]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.489     ; 5.913      ;
; -5.404 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[7]                                                                                                                                  ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[16]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.489     ; 5.913      ;
; -5.404 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[7]                                                                                                                                  ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[17]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.489     ; 5.913      ;
; -5.404 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[7]                                                                                                                                  ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[18]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.489     ; 5.913      ;
; -5.404 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[7]                                                                                                                                  ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[19]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.489     ; 5.913      ;
; -5.404 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[7]                                                                                                                                  ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[20]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.489     ; 5.913      ;
; -5.404 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[7]                                                                                                                                  ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[21]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.489     ; 5.913      ;
; -5.404 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[7]                                                                                                                                  ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[22]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.489     ; 5.913      ;
; -5.404 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[7]                                                                                                                                  ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[23]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.489     ; 5.913      ;
; -5.404 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[7]                                                                                                                                  ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[24]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.489     ; 5.913      ;
; -5.404 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[7]                                                                                                                                  ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[25]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.489     ; 5.913      ;
; -5.403 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[51] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.100     ; 6.185      ;
; -5.403 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[50] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 6.207      ;
; -5.399 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                         ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 6.164      ;
; -5.393 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[55] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 6.172      ;
; -5.381 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[53] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 6.160      ;
; -5.380 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 6.186      ;
; -5.377 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[47] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.100     ; 6.159      ;
; -5.371 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[52] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 6.172      ;
; -5.355 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[59] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 6.144      ;
; -5.353 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 6.152      ;
; -5.351 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[47] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 6.157      ;
; -5.349 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[49] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.100     ; 6.131      ;
; -5.348 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[58] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 6.159      ;
; -5.346 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[56] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 6.136      ;
; -5.341 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[53] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 6.121      ;
; -5.337 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.100     ; 6.119      ;
; -5.334 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[59] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.098     ; 6.118      ;
; -5.332 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 6.134      ;
; -5.331 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                         ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 6.118      ;
; -5.325 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 6.131      ;
; -5.320 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 6.122      ;
; -5.320 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[51] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 6.124      ;
; -5.320 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 6.130      ;
; -5.319 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 6.125      ;
; -5.319 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 6.126      ;
; -5.317 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[46] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.115     ; 6.084      ;
; -5.316 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 6.101      ;
; -5.315 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[57] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 6.127      ;
; -5.311 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                         ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.100     ; 6.093      ;
; -5.310 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[55] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 6.111      ;
; -5.310 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[53] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.104     ; 6.088      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.374 ; user_logic:user_logic_inst|state[2]                                                                                                                                                                                                      ; user_logic:user_logic_inst|state[2]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|wr_address         ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|wr_address         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                            ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; LEDG[0]~reg0                                                                                                                                                                                                                             ; LEDG[0]~reg0                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; LEDG[5]~reg0                                                                                                                                                                                                                             ; LEDG[5]~reg0                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; LEDG[6]~reg0                                                                                                                                                                                                                             ; LEDG[6]~reg0                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; LEDG[7]~reg0                                                                                                                                                                                                                             ; LEDG[7]~reg0                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[4]                           ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[4]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[3]                           ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[3]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[2]                           ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[2]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[1]                           ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                                   ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 0.669      ;
; 0.375 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                                                 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                                 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|control_fixed_location_d1                                                                                                ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|control_fixed_location_d1                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_0_dff                                                     ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_0_dff                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_2_dff                                                     ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_2_dff                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_1_dff                                                     ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_1_dff                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|usedw_is_2_dff                            ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|usedw_is_2_dff                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[3]                                                    ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[3]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[2]                                                    ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[2]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[1]                                                    ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[1]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[0]                                                    ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[0]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 0.669      ;
; 0.376 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entries[1]         ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entries[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                          ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                                          ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]                                                                                            ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                                            ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entries[0]         ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entries[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[0]                           ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 0.669      ;
; 0.379 ; user_logic:user_logic_inst|state[0]                                                                                                                                                                                                      ; user_logic:user_logic_inst|state[0]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 0.674      ;
; 0.380 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|rd_ptr_lsb                                ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|rd_ptr_lsb                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 0.674      ;
; 0.380 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|rd_ptr_lsb                                                         ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|rd_ptr_lsb                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 0.674      ;
; 0.391 ; LEDG[2]~reg0                                                                                                                                                                                                                             ; LEDG[2]~reg0                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.669      ;
; 0.392 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address         ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                        ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                   ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                   ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.393 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; LEDG[1]~reg0                                                                                                                                                                                                                             ; LEDG[1]~reg0                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.397 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_Duplicate_1                                                                                                                      ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.693      ;
; 0.399 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[2]                             ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[2]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 0.692      ;
; 0.400 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                        ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.524      ; 1.110      ;
; 0.403 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_1_dff                                                     ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_0_dff                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 0.697      ;
; 0.408 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.524      ; 1.118      ;
; 0.410 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_qrb:wr_ptr|counter_reg_bit[4]        ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_qrb:wr_ptr|counter_reg_bit[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 0.705      ;
; 0.413 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.691      ;
; 0.415 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.692      ;
; 0.416 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.497      ; 1.099      ;
; 0.417 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                                                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.693      ;
; 0.418 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.696      ;
; 0.420 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_6s7:usedw_counter|counter_reg_bit[4] ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_6s7:usedw_counter|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.712      ;
; 0.422 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[22]                                                                                                              ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[56]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.699      ;
; 0.431 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                                                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.708      ;
; 0.441 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.718      ;
; 0.443 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.720      ;
; 0.451 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.727      ;
; 0.452 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.728      ;
; 0.458 ; user_logic:user_logic_inst|state[1]                                                                                                                                                                                                      ; user_logic:user_logic_inst|state[0]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 0.753      ;
; 0.477 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.754      ;
; 0.478 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.524      ; 1.188      ;
; 0.483 ; user_logic:user_logic_inst|state[0]                                                                                                                                                                                                      ; LEDG[5]~reg0                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 0.778      ;
; 0.485 ; user_logic:user_logic_inst|state[0]                                                                                                                                                                                                      ; LEDG[7]~reg0                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 0.780      ;
; 0.487 ; user_logic:user_logic_inst|state[0]                                                                                                                                                                                                      ; user_logic:user_logic_inst|state[2]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 0.782      ;
; 0.489 ; user_logic:user_logic_inst|state[0]                                                                                                                                                                                                      ; LEDG[0]~reg0                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 0.784      ;
; 0.495 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                                                           ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.140      ; 0.821      ;
; 0.495 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                                           ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.140      ; 0.821      ;
; 0.519 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1                                                                                                                      ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.815      ;
; 0.520 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.522      ; 1.228      ;
; 0.538 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[1]                             ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[2]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.139      ; 0.863      ;
; 0.545 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                                            ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.821      ;
; 0.546 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][81]                                                                                            ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.822      ;
; 0.546 ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                               ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 0.841      ;
; 0.553 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[16]                                                                                                                                       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[50]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.829      ;
; 0.574 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.850      ;
; 0.575 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.851      ;
; 0.577 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.853      ;
; 0.578 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.854      ;
; 0.578 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.556      ; 1.320      ;
; 0.588 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[2]                             ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[3]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.139      ; 0.913      ;
; 0.591 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[0]                             ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[1]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.139      ; 0.916      ;
; 0.591 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                                                      ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.868      ;
; 0.598 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.522      ; 1.306      ;
; 0.599 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.876      ;
; 0.599 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_prb:rd_ptr_msb|counter_reg_bit[0]    ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.862      ;
; 0.603 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][81]                                                                                            ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][81]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.877      ;
; 0.613 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_prb:rd_ptr_msb|counter_reg_bit[3]    ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[4]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.876      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.357 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[7]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.205     ; 4.027      ;
; -3.357 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[2]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.205     ; 4.027      ;
; -3.356 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[19]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.223     ; 4.008      ;
; -3.356 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[18]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.223     ; 4.008      ;
; -3.356 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[17]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.223     ; 4.008      ;
; -3.354 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.210     ; 4.019      ;
; -3.354 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[27]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.209     ; 4.020      ;
; -3.354 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[25]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.206     ; 4.023      ;
; -3.354 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[23]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.209     ; 4.020      ;
; -3.354 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[22]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.209     ; 4.020      ;
; -3.354 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[21]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.221     ; 4.008      ;
; -3.354 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[20]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.221     ; 4.008      ;
; -3.354 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[15]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.205     ; 4.024      ;
; -3.354 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[14]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.221     ; 4.008      ;
; -3.354 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[13]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.221     ; 4.008      ;
; -3.354 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[12]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.212     ; 4.017      ;
; -3.354 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[8]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.212     ; 4.017      ;
; -3.354 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.205     ; 4.024      ;
; -3.354 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[5]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.205     ; 4.024      ;
; -3.354 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.205     ; 4.024      ;
; -3.354 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[3]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.205     ; 4.024      ;
; -3.354 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.211     ; 4.018      ;
; -3.354 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.211     ; 4.018      ;
; -3.353 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.224     ; 4.004      ;
; -3.353 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[30]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.224     ; 4.004      ;
; -3.353 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.224     ; 4.004      ;
; -3.353 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[24]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.226     ; 4.002      ;
; -3.353 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[16]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.225     ; 4.003      ;
; -3.353 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[11]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.226     ; 4.002      ;
; -3.353 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[10]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.226     ; 4.002      ;
; -3.352 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[26]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.228     ; 3.999      ;
; -3.352 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[9]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.228     ; 3.999      ;
; -3.293 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.125     ; 4.050      ;
; -3.293 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.125     ; 4.050      ;
; -3.274 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 4.053      ;
; -3.274 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 4.053      ;
; -3.273 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[17]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 4.034      ;
; -3.273 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[18]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 4.034      ;
; -3.273 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[19]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 4.034      ;
; -3.271 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.108     ; 4.045      ;
; -3.271 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 4.046      ;
; -3.271 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.110     ; 4.043      ;
; -3.271 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.110     ; 4.043      ;
; -3.271 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 4.050      ;
; -3.271 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 4.050      ;
; -3.271 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 4.044      ;
; -3.271 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 4.044      ;
; -3.271 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 4.050      ;
; -3.271 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 4.050      ;
; -3.271 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 4.050      ;
; -3.271 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 4.050      ;
; -3.271 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.110     ; 4.043      ;
; -3.271 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.110     ; 4.043      ;
; -3.271 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.119     ; 4.034      ;
; -3.271 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.119     ; 4.034      ;
; -3.271 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 4.050      ;
; -3.271 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[20]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.119     ; 4.034      ;
; -3.271 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[21]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.119     ; 4.034      ;
; -3.271 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[22]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 4.046      ;
; -3.271 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[23]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 4.046      ;
; -3.271 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[25]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.104     ; 4.049      ;
; -3.271 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[27]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 4.046      ;
; -3.271 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[28]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.108     ; 4.045      ;
; -3.271 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.114     ; 4.039      ;
; -3.271 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 4.044      ;
; -3.271 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 4.041      ;
; -3.271 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 4.050      ;
; -3.270 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 4.028      ;
; -3.270 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 4.028      ;
; -3.270 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 4.028      ;
; -3.270 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[16]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.123     ; 4.029      ;
; -3.270 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[24]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 4.028      ;
; -3.270 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[29]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.122     ; 4.030      ;
; -3.270 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[30]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.122     ; 4.030      ;
; -3.270 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[31]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.122     ; 4.030      ;
; -3.269 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.126     ; 4.025      ;
; -3.269 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.126     ; 4.025      ;
; -3.269 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[26]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.126     ; 4.025      ;
; -3.112 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 3.865      ;
; -3.112 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 3.865      ;
; -3.111 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_17 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 3.846      ;
; -3.111 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_18 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 3.846      ;
; -3.111 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_19 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 3.846      ;
; -3.109 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 3.856      ;
; -3.109 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 3.856      ;
; -3.109 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 3.862      ;
; -3.109 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 3.862      ;
; -3.109 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 3.862      ;
; -3.109 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 3.862      ;
; -3.109 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.110     ; 3.855      ;
; -3.109 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.110     ; 3.855      ;
; -3.109 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.119     ; 3.846      ;
; -3.109 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.119     ; 3.846      ;
; -3.109 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 3.862      ;
; -3.109 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_20 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.119     ; 3.846      ;
; -3.109 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_21 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.119     ; 3.846      ;
; -3.109 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_22 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 3.858      ;
; -3.109 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_23 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 3.858      ;
; -3.109 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_25 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.104     ; 3.861      ;
; -3.109 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_27 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 3.858      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.694 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.540      ; 3.420      ;
; 2.694 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.540      ; 3.420      ;
; 2.696 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|packet_in_progress                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.526      ; 3.408      ;
; 2.697 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.528      ; 3.411      ;
; 2.697 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.528      ; 3.411      ;
; 2.697 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[20]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.528      ; 3.411      ;
; 2.697 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[21]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.528      ; 3.411      ;
; 2.697 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[22]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.528      ; 3.411      ;
; 2.697 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[23]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.528      ; 3.411      ;
; 2.697 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[24]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.528      ; 3.411      ;
; 2.698 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.518      ; 3.402      ;
; 2.698 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.518      ; 3.402      ;
; 2.698 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.518      ; 3.402      ;
; 2.698 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.518      ; 3.402      ;
; 2.698 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.518      ; 3.402      ;
; 2.698 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.522      ; 3.406      ;
; 2.698 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.518      ; 3.402      ;
; 2.698 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.518      ; 3.402      ;
; 2.698 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.525      ; 3.409      ;
; 2.698 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.525      ; 3.409      ;
; 2.698 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.522      ; 3.406      ;
; 2.698 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[16]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.522      ; 3.406      ;
; 2.698 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[17]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.522      ; 3.406      ;
; 2.698 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[18]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.522      ; 3.406      ;
; 2.698 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[19]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.522      ; 3.406      ;
; 2.698 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[26]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.518      ; 3.402      ;
; 2.699 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_prb:rd_ptr_msb|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.551      ; 3.436      ;
; 2.699 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_prb:rd_ptr_msb|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.551      ; 3.436      ;
; 2.699 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_prb:rd_ptr_msb|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.551      ; 3.436      ;
; 2.699 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_prb:rd_ptr_msb|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.551      ; 3.436      ;
; 2.706 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|wr_address      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 3.406      ;
; 2.710 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.536      ; 3.432      ;
; 2.710 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.536      ; 3.432      ;
; 2.710 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.536      ; 3.432      ;
; 2.710 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.536      ; 3.432      ;
; 2.710 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.536      ; 3.432      ;
; 2.710 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.536      ; 3.432      ;
; 2.715 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|control_fixed_location_d1                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.523      ; 3.424      ;
; 2.717 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|altera_merlin_master_agent:read_master_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.502      ; 3.405      ;
; 2.717 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|control_fixed_location_d1                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 3.407      ;
; 2.717 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_0_dff                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.502      ; 3.405      ;
; 2.717 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_2_dff                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.502      ; 3.405      ;
; 2.717 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_1_dff                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.502      ; 3.405      ;
; 2.717 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|empty_dff                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.502      ; 3.405      ;
; 2.717 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[3]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 3.407      ;
; 2.717 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[2]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 3.407      ;
; 2.717 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 3.407      ;
; 2.717 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 3.407      ;
; 2.726 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|rd_ptr_lsb                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.491      ; 3.403      ;
; 2.727 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.507      ; 3.420      ;
; 2.727 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.507      ; 3.420      ;
; 2.729 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|rd_ptr_lsb                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.493      ; 3.408      ;
; 2.732 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.516      ; 3.434      ;
; 2.732 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.516      ; 3.434      ;
; 2.732 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 3.429      ;
; 2.732 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 3.429      ;
; 2.732 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.518      ; 3.436      ;
; 2.732 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.518      ; 3.436      ;
; 2.732 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[2]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.518      ; 3.436      ;
; 2.732 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.518      ; 3.436      ;
; 2.732 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 3.429      ;
; 2.732 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[27]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 3.429      ;
; 2.732 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[28]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 3.429      ;
; 2.732 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[29]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 3.429      ;
; 2.734 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|usedw_is_1_dff                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.500      ; 3.420      ;
; 2.734 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|usedw_is_0_dff                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.500      ; 3.420      ;
; 2.734 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|usedw_is_2_dff                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.500      ; 3.420      ;
; 2.734 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|empty_dff                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.500      ; 3.420      ;
; 2.740 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.473      ; 3.399      ;
; 2.740 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.473      ; 3.399      ;
; 2.741 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 3.431      ;
; 2.741 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 3.431      ;
; 2.741 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 3.431      ;
; 2.741 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 3.431      ;
; 2.741 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 3.431      ;
; 2.741 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 3.431      ;
; 2.741 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 3.431      ;
; 2.741 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 3.431      ;
; 2.741 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 3.431      ;
; 2.741 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.501      ; 3.428      ;
; 2.741 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.499      ; 3.426      ;
; 2.741 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.499      ; 3.426      ;
; 2.741 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.499      ; 3.426      ;
; 2.741 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 3.431      ;
; 2.741 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 3.397      ;
; 2.741 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 3.397      ;
; 2.741 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[0]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 3.397      ;
; 2.741 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 3.431      ;
; 2.742 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entries[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.487      ; 3.415      ;
; 2.742 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.505      ; 3.433      ;
; 2.742 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.505      ; 3.433      ;
; 2.742 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.505      ; 3.433      ;
; 2.742 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.505      ; 3.433      ;
; 2.742 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.487      ; 3.415      ;
; 2.742 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.487      ; 3.415      ;
; 2.742 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.487      ; 3.415      ;
; 2.742 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entries[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.487      ; 3.415      ;
; 2.743 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[2]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.495      ; 3.424      ;
; 2.743 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[3]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.495      ; 3.424      ;
; 2.743 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[4]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.495      ; 3.424      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                                                                                                                               ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|altsyncram_nh81:FIFOram|ram_block1a0~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|altsyncram_nh81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|altsyncram_nh81:FIFOram|ram_block1a0~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|altsyncram_nh81:FIFOram|ram_block1a0~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|altsyncram_ph81:FIFOram|ram_block1a0~porta_address_reg0                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|altsyncram_ph81:FIFOram|ram_block1a0~porta_datain_reg0                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|altsyncram_ph81:FIFOram|ram_block1a0~porta_we_reg                                ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|altsyncram_ph81:FIFOram|ram_block1a0~portb_address_reg0                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; LEDG[0]~reg0                                                                                                                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; LEDG[1]~reg0                                                                                                                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; LEDG[2]~reg0                                                                                                                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; LEDG[5]~reg0                                                                                                                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; LEDG[6]~reg0                                                                                                                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; LEDG[7]~reg0                                                                                                                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][81]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][81]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][81]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][81]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                         ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                         ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                         ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                                         ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                         ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                         ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                                         ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                         ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_merlin_master_agent:read_master_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                       ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                               ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                               ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                              ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                             ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                             ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|packet_in_progress                                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                                               ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                                               ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                                      ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[0]                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[10]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[11]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[12]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[13]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[14]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[15]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[16]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[17]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[18]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[19]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[1]                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[20]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[21]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[22]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[23]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[2]                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[3]                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[4]                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[5]                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[6]                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[7]                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[8]                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[9]                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                                              ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[0]                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[10]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[11]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[12]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[13]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[14]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[15]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[16]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[17]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[18]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[19]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[1]                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[20]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[21]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[22]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[23]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[24]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[25]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[26]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[27]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[28]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[29]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[2]                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[30]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[31]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[3]                                                                                                                                           ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -1.807 ; -1.704 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -1.870 ; -1.767 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.870 ; -1.767 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.906 ; -1.803 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.906 ; -1.803 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.896 ; -1.793 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -1.886 ; -1.783 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -1.876 ; -1.773 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.896 ; -1.793 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -1.869 ; -1.766 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.853 ; -1.750 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.865 ; -1.762 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.845 ; -1.742 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.879 ; -1.776 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.850 ; -1.747 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.870 ; -1.767 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; -1.876 ; -1.773 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; -1.846 ; -1.743 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; -1.868 ; -1.765 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; -1.858 ; -1.755 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; -1.868 ; -1.765 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; -1.860 ; -1.757 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; -1.860 ; -1.757 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; -1.902 ; -1.799 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; -1.882 ; -1.779 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; -1.845 ; -1.742 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; -1.815 ; -1.712 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; -1.843 ; -1.740 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; -1.812 ; -1.709 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; -1.811 ; -1.708 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; -1.817 ; -1.714 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; -1.817 ; -1.714 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; -1.807 ; -1.704 ; Rise       ; CLOCK_50        ;
; KEY[*]       ; CLOCK_50   ; 5.202  ; 5.751  ; Rise       ; CLOCK_50        ;
;  KEY[0]      ; CLOCK_50   ; 5.202  ; 5.751  ; Rise       ; CLOCK_50        ;
; SW[*]        ; CLOCK_50   ; 4.662  ; 5.264  ; Rise       ; CLOCK_50        ;
;  SW[17]      ; CLOCK_50   ; 4.662  ; 5.264  ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.196  ; 2.093  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.159  ; 2.056  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.159  ; 2.056  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.195  ; 2.092  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.196  ; 2.093  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.186  ; 2.083  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.176  ; 2.073  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.166  ; 2.063  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.185  ; 2.082  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.158  ; 2.055  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.141  ; 2.038  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.153  ; 2.050  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.133  ; 2.030  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.168  ; 2.065  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.139  ; 2.036  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.159  ; 2.056  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.165  ; 2.062  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.134  ; 2.031  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.157  ; 2.054  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.147  ; 2.044  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.157  ; 2.054  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.149  ; 2.046  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.149  ; 2.046  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.192  ; 2.089  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.172  ; 2.069  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.133  ; 2.030  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.104  ; 2.001  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.131  ; 2.028  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.102  ; 1.999  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.100  ; 1.997  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.105  ; 2.002  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.105  ; 2.002  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.095  ; 1.992  ; Rise       ; CLOCK_50        ;
; KEY[*]       ; CLOCK_50   ; -2.308 ; -2.893 ; Rise       ; CLOCK_50        ;
;  KEY[0]      ; CLOCK_50   ; -2.308 ; -2.893 ; Rise       ; CLOCK_50        ;
; SW[*]        ; CLOCK_50   ; -4.009 ; -4.589 ; Rise       ; CLOCK_50        ;
;  SW[17]      ; CLOCK_50   ; -4.009 ; -4.589 ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 7.820  ; 7.868  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 6.539  ; 6.483  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 6.551  ; 6.495  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 6.517  ; 6.461  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 6.517  ; 6.461  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 6.484  ; 6.428  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 6.485  ; 6.429  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 6.504  ; 6.448  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 6.484  ; 6.428  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 6.470  ; 6.414  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 6.472  ; 6.416  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 6.513  ; 6.457  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 7.820  ; 7.868  ; Rise       ; CLOCK_50        ;
; DRAM_BA[*]     ; CLOCK_50   ; 6.515  ; 6.459  ; Rise       ; CLOCK_50        ;
;  DRAM_BA[0]    ; CLOCK_50   ; 6.515  ; 6.459  ; Rise       ; CLOCK_50        ;
;  DRAM_BA[1]    ; CLOCK_50   ; 6.495  ; 6.439  ; Rise       ; CLOCK_50        ;
; DRAM_CAS_N     ; CLOCK_50   ; 6.535  ; 6.479  ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 5.784  ; 5.810  ; Rise       ; CLOCK_50        ;
; DRAM_CS_N      ; CLOCK_50   ; 6.505  ; 6.449  ; Rise       ; CLOCK_50        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 7.828  ; 7.876  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 6.488  ; 6.432  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 6.488  ; 6.432  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 6.464  ; 6.408  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 6.465  ; 6.409  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 6.475  ; 6.419  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 6.485  ; 6.429  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 6.495  ; 6.439  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 6.474  ; 6.418  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 6.487  ; 6.431  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 6.470  ; 6.414  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 6.462  ; 6.406  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 6.482  ; 6.426  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 6.477  ; 6.421  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 6.488  ; 6.432  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 6.468  ; 6.412  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 6.494  ; 6.438  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 6.483  ; 6.427  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 7.828  ; 7.876  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 6.476  ; 6.420  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 6.466  ; 6.410  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 6.478  ; 6.422  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 6.478  ; 6.422  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 6.461  ; 6.405  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 6.481  ; 6.425  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 6.482  ; 6.426  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 6.553  ; 6.497  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 6.480  ; 6.424  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 6.551  ; 6.495  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 6.549  ; 6.493  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 6.514  ; 6.458  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 6.514  ; 6.458  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 6.524  ; 6.468  ; Rise       ; CLOCK_50        ;
; DRAM_RAS_N     ; CLOCK_50   ; 6.543  ; 6.487  ; Rise       ; CLOCK_50        ;
; DRAM_WE_N      ; CLOCK_50   ; 6.543  ; 6.487  ; Rise       ; CLOCK_50        ;
; HEX0[*]        ; CLOCK_50   ; 13.959 ; 14.074 ; Rise       ; CLOCK_50        ;
;  HEX0[0]       ; CLOCK_50   ; 12.063 ; 12.086 ; Rise       ; CLOCK_50        ;
;  HEX0[1]       ; CLOCK_50   ; 11.369 ; 11.406 ; Rise       ; CLOCK_50        ;
;  HEX0[2]       ; CLOCK_50   ; 13.959 ; 14.074 ; Rise       ; CLOCK_50        ;
;  HEX0[3]       ; CLOCK_50   ; 10.915 ; 11.037 ; Rise       ; CLOCK_50        ;
;  HEX0[4]       ; CLOCK_50   ; 12.229 ; 12.226 ; Rise       ; CLOCK_50        ;
;  HEX0[5]       ; CLOCK_50   ; 11.613 ; 11.634 ; Rise       ; CLOCK_50        ;
;  HEX0[6]       ; CLOCK_50   ; 13.636 ; 13.639 ; Rise       ; CLOCK_50        ;
; HEX1[*]        ; CLOCK_50   ; 15.925 ; 15.774 ; Rise       ; CLOCK_50        ;
;  HEX1[0]       ; CLOCK_50   ; 11.793 ; 11.808 ; Rise       ; CLOCK_50        ;
;  HEX1[1]       ; CLOCK_50   ; 13.407 ; 13.549 ; Rise       ; CLOCK_50        ;
;  HEX1[2]       ; CLOCK_50   ; 12.027 ; 12.124 ; Rise       ; CLOCK_50        ;
;  HEX1[3]       ; CLOCK_50   ; 15.925 ; 15.774 ; Rise       ; CLOCK_50        ;
;  HEX1[4]       ; CLOCK_50   ; 12.721 ; 12.595 ; Rise       ; CLOCK_50        ;
;  HEX1[5]       ; CLOCK_50   ; 15.727 ; 15.532 ; Rise       ; CLOCK_50        ;
;  HEX1[6]       ; CLOCK_50   ; 14.841 ; 14.971 ; Rise       ; CLOCK_50        ;
; HEX2[*]        ; CLOCK_50   ; 16.229 ; 16.027 ; Rise       ; CLOCK_50        ;
;  HEX2[0]       ; CLOCK_50   ; 11.563 ; 11.637 ; Rise       ; CLOCK_50        ;
;  HEX2[1]       ; CLOCK_50   ; 15.715 ; 15.568 ; Rise       ; CLOCK_50        ;
;  HEX2[2]       ; CLOCK_50   ; 16.229 ; 16.027 ; Rise       ; CLOCK_50        ;
;  HEX2[3]       ; CLOCK_50   ; 12.701 ; 12.642 ; Rise       ; CLOCK_50        ;
;  HEX2[4]       ; CLOCK_50   ; 12.165 ; 12.290 ; Rise       ; CLOCK_50        ;
;  HEX2[5]       ; CLOCK_50   ; 13.722 ; 13.649 ; Rise       ; CLOCK_50        ;
;  HEX2[6]       ; CLOCK_50   ; 11.174 ; 11.063 ; Rise       ; CLOCK_50        ;
; HEX3[*]        ; CLOCK_50   ; 15.611 ; 15.501 ; Rise       ; CLOCK_50        ;
;  HEX3[0]       ; CLOCK_50   ; 15.024 ; 14.983 ; Rise       ; CLOCK_50        ;
;  HEX3[1]       ; CLOCK_50   ; 15.234 ; 15.194 ; Rise       ; CLOCK_50        ;
;  HEX3[2]       ; CLOCK_50   ; 15.100 ; 15.011 ; Rise       ; CLOCK_50        ;
;  HEX3[3]       ; CLOCK_50   ; 15.611 ; 15.501 ; Rise       ; CLOCK_50        ;
;  HEX3[4]       ; CLOCK_50   ; 15.054 ; 15.079 ; Rise       ; CLOCK_50        ;
;  HEX3[5]       ; CLOCK_50   ; 14.822 ; 14.808 ; Rise       ; CLOCK_50        ;
;  HEX3[6]       ; CLOCK_50   ; 15.239 ; 15.365 ; Rise       ; CLOCK_50        ;
; HEX4[*]        ; CLOCK_50   ; 16.678 ; 16.875 ; Rise       ; CLOCK_50        ;
;  HEX4[0]       ; CLOCK_50   ; 13.061 ; 13.202 ; Rise       ; CLOCK_50        ;
;  HEX4[1]       ; CLOCK_50   ; 12.514 ; 12.566 ; Rise       ; CLOCK_50        ;
;  HEX4[2]       ; CLOCK_50   ; 10.673 ; 10.774 ; Rise       ; CLOCK_50        ;
;  HEX4[3]       ; CLOCK_50   ; 11.698 ; 11.692 ; Rise       ; CLOCK_50        ;
;  HEX4[4]       ; CLOCK_50   ; 15.048 ; 14.824 ; Rise       ; CLOCK_50        ;
;  HEX4[5]       ; CLOCK_50   ; 15.083 ; 15.040 ; Rise       ; CLOCK_50        ;
;  HEX4[6]       ; CLOCK_50   ; 16.678 ; 16.875 ; Rise       ; CLOCK_50        ;
; HEX5[*]        ; CLOCK_50   ; 16.021 ; 15.831 ; Rise       ; CLOCK_50        ;
;  HEX5[0]       ; CLOCK_50   ; 15.296 ; 15.189 ; Rise       ; CLOCK_50        ;
;  HEX5[1]       ; CLOCK_50   ; 15.184 ; 15.129 ; Rise       ; CLOCK_50        ;
;  HEX5[2]       ; CLOCK_50   ; 15.062 ; 14.868 ; Rise       ; CLOCK_50        ;
;  HEX5[3]       ; CLOCK_50   ; 14.996 ; 14.888 ; Rise       ; CLOCK_50        ;
;  HEX5[4]       ; CLOCK_50   ; 14.661 ; 14.706 ; Rise       ; CLOCK_50        ;
;  HEX5[5]       ; CLOCK_50   ; 16.021 ; 15.831 ; Rise       ; CLOCK_50        ;
;  HEX5[6]       ; CLOCK_50   ; 15.126 ; 15.254 ; Rise       ; CLOCK_50        ;
; HEX6[*]        ; CLOCK_50   ; 15.889 ; 15.708 ; Rise       ; CLOCK_50        ;
;  HEX6[0]       ; CLOCK_50   ; 15.889 ; 15.708 ; Rise       ; CLOCK_50        ;
;  HEX6[1]       ; CLOCK_50   ; 13.280 ; 13.304 ; Rise       ; CLOCK_50        ;
;  HEX6[2]       ; CLOCK_50   ; 12.964 ; 13.131 ; Rise       ; CLOCK_50        ;
;  HEX6[3]       ; CLOCK_50   ; 11.166 ; 11.226 ; Rise       ; CLOCK_50        ;
;  HEX6[4]       ; CLOCK_50   ; 11.340 ; 11.355 ; Rise       ; CLOCK_50        ;
;  HEX6[5]       ; CLOCK_50   ; 11.266 ; 11.319 ; Rise       ; CLOCK_50        ;
;  HEX6[6]       ; CLOCK_50   ; 12.331 ; 12.206 ; Rise       ; CLOCK_50        ;
; HEX7[*]        ; CLOCK_50   ; 16.020 ; 15.843 ; Rise       ; CLOCK_50        ;
;  HEX7[0]       ; CLOCK_50   ; 14.148 ; 14.095 ; Rise       ; CLOCK_50        ;
;  HEX7[1]       ; CLOCK_50   ; 14.210 ; 14.143 ; Rise       ; CLOCK_50        ;
;  HEX7[2]       ; CLOCK_50   ; 14.541 ; 14.519 ; Rise       ; CLOCK_50        ;
;  HEX7[3]       ; CLOCK_50   ; 16.020 ; 15.843 ; Rise       ; CLOCK_50        ;
;  HEX7[4]       ; CLOCK_50   ; 15.615 ; 15.519 ; Rise       ; CLOCK_50        ;
;  HEX7[5]       ; CLOCK_50   ; 15.281 ; 15.285 ; Rise       ; CLOCK_50        ;
;  HEX7[6]       ; CLOCK_50   ; 14.741 ; 14.775 ; Rise       ; CLOCK_50        ;
; LEDG[*]        ; CLOCK_50   ; 16.759 ; 16.471 ; Rise       ; CLOCK_50        ;
;  LEDG[0]       ; CLOCK_50   ; 11.177 ; 11.038 ; Rise       ; CLOCK_50        ;
;  LEDG[1]       ; CLOCK_50   ; 9.796  ; 9.807  ; Rise       ; CLOCK_50        ;
;  LEDG[2]       ; CLOCK_50   ; 16.759 ; 16.471 ; Rise       ; CLOCK_50        ;
;  LEDG[5]       ; CLOCK_50   ; 11.303 ; 11.303 ; Rise       ; CLOCK_50        ;
;  LEDG[6]       ; CLOCK_50   ; 10.485 ; 10.435 ; Rise       ; CLOCK_50        ;
;  LEDG[7]       ; CLOCK_50   ; 11.088 ; 11.113 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 5.784  ; 5.810  ; Fall       ; CLOCK_50        ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 6.341  ; 6.286  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 6.409  ; 6.354  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 6.420  ; 6.365  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 6.387  ; 6.332  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 6.387  ; 6.332  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 6.354  ; 6.299  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 6.354  ; 6.299  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 6.374  ; 6.319  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 6.354  ; 6.299  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 6.341  ; 6.286  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 6.343  ; 6.288  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 6.383  ; 6.328  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 7.690  ; 7.739  ; Rise       ; CLOCK_50        ;
; DRAM_BA[*]     ; CLOCK_50   ; 6.364  ; 6.309  ; Rise       ; CLOCK_50        ;
;  DRAM_BA[0]    ; CLOCK_50   ; 6.385  ; 6.330  ; Rise       ; CLOCK_50        ;
;  DRAM_BA[1]    ; CLOCK_50   ; 6.364  ; 6.309  ; Rise       ; CLOCK_50        ;
; DRAM_CAS_N     ; CLOCK_50   ; 6.405  ; 6.350  ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 5.620  ; 5.648  ; Rise       ; CLOCK_50        ;
; DRAM_CS_N      ; CLOCK_50   ; 6.375  ; 6.320  ; Rise       ; CLOCK_50        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 6.330  ; 6.275  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 6.358  ; 6.303  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 6.358  ; 6.303  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 6.334  ; 6.279  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 6.334  ; 6.279  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 6.344  ; 6.289  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 6.354  ; 6.299  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 6.364  ; 6.309  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 6.344  ; 6.289  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 6.357  ; 6.302  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 6.341  ; 6.286  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 6.333  ; 6.278  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 6.353  ; 6.298  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 6.347  ; 6.292  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 6.358  ; 6.303  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 6.338  ; 6.283  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 6.364  ; 6.309  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 6.354  ; 6.299  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 7.698  ; 7.747  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 6.346  ; 6.291  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 6.336  ; 6.281  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 6.348  ; 6.293  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 6.348  ; 6.293  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 6.330  ; 6.275  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 6.350  ; 6.295  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 6.353  ; 6.298  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 6.423  ; 6.368  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 6.351  ; 6.296  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 6.420  ; 6.365  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 6.419  ; 6.364  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 6.385  ; 6.330  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 6.385  ; 6.330  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 6.395  ; 6.340  ; Rise       ; CLOCK_50        ;
; DRAM_RAS_N     ; CLOCK_50   ; 6.413  ; 6.358  ; Rise       ; CLOCK_50        ;
; DRAM_WE_N      ; CLOCK_50   ; 6.413  ; 6.358  ; Rise       ; CLOCK_50        ;
; HEX0[*]        ; CLOCK_50   ; 10.164 ; 10.230 ; Rise       ; CLOCK_50        ;
;  HEX0[0]       ; CLOCK_50   ; 11.271 ; 11.259 ; Rise       ; CLOCK_50        ;
;  HEX0[1]       ; CLOCK_50   ; 10.605 ; 10.607 ; Rise       ; CLOCK_50        ;
;  HEX0[2]       ; CLOCK_50   ; 13.065 ; 13.253 ; Rise       ; CLOCK_50        ;
;  HEX0[3]       ; CLOCK_50   ; 10.164 ; 10.230 ; Rise       ; CLOCK_50        ;
;  HEX0[4]       ; CLOCK_50   ; 11.419 ; 11.407 ; Rise       ; CLOCK_50        ;
;  HEX0[5]       ; CLOCK_50   ; 10.777 ; 10.855 ; Rise       ; CLOCK_50        ;
;  HEX0[6]       ; CLOCK_50   ; 12.743 ; 12.759 ; Rise       ; CLOCK_50        ;
; HEX1[*]        ; CLOCK_50   ; 11.046 ; 11.041 ; Rise       ; CLOCK_50        ;
;  HEX1[0]       ; CLOCK_50   ; 11.046 ; 11.041 ; Rise       ; CLOCK_50        ;
;  HEX1[1]       ; CLOCK_50   ; 12.691 ; 12.821 ; Rise       ; CLOCK_50        ;
;  HEX1[2]       ; CLOCK_50   ; 11.253 ; 11.334 ; Rise       ; CLOCK_50        ;
;  HEX1[3]       ; CLOCK_50   ; 14.984 ; 14.820 ; Rise       ; CLOCK_50        ;
;  HEX1[4]       ; CLOCK_50   ; 11.904 ; 11.801 ; Rise       ; CLOCK_50        ;
;  HEX1[5]       ; CLOCK_50   ; 14.805 ; 14.605 ; Rise       ; CLOCK_50        ;
;  HEX1[6]       ; CLOCK_50   ; 13.941 ; 14.116 ; Rise       ; CLOCK_50        ;
; HEX2[*]        ; CLOCK_50   ; 10.371 ; 10.314 ; Rise       ; CLOCK_50        ;
;  HEX2[0]       ; CLOCK_50   ; 10.733 ; 10.810 ; Rise       ; CLOCK_50        ;
;  HEX2[1]       ; CLOCK_50   ; 14.744 ; 14.574 ; Rise       ; CLOCK_50        ;
;  HEX2[2]       ; CLOCK_50   ; 15.242 ; 15.124 ; Rise       ; CLOCK_50        ;
;  HEX2[3]       ; CLOCK_50   ; 11.884 ; 11.845 ; Rise       ; CLOCK_50        ;
;  HEX2[4]       ; CLOCK_50   ; 11.380 ; 11.436 ; Rise       ; CLOCK_50        ;
;  HEX2[5]       ; CLOCK_50   ; 12.816 ; 12.753 ; Rise       ; CLOCK_50        ;
;  HEX2[6]       ; CLOCK_50   ; 10.371 ; 10.314 ; Rise       ; CLOCK_50        ;
; HEX3[*]        ; CLOCK_50   ; 14.145 ; 14.070 ; Rise       ; CLOCK_50        ;
;  HEX3[0]       ; CLOCK_50   ; 14.339 ; 14.236 ; Rise       ; CLOCK_50        ;
;  HEX3[1]       ; CLOCK_50   ; 14.546 ; 14.492 ; Rise       ; CLOCK_50        ;
;  HEX3[2]       ; CLOCK_50   ; 14.411 ; 14.304 ; Rise       ; CLOCK_50        ;
;  HEX3[3]       ; CLOCK_50   ; 14.902 ; 14.787 ; Rise       ; CLOCK_50        ;
;  HEX3[4]       ; CLOCK_50   ; 14.407 ; 14.337 ; Rise       ; CLOCK_50        ;
;  HEX3[5]       ; CLOCK_50   ; 14.145 ; 14.070 ; Rise       ; CLOCK_50        ;
;  HEX3[6]       ; CLOCK_50   ; 14.537 ; 14.650 ; Rise       ; CLOCK_50        ;
; HEX4[*]        ; CLOCK_50   ; 9.968  ; 10.028 ; Rise       ; CLOCK_50        ;
;  HEX4[0]       ; CLOCK_50   ; 12.026 ; 12.133 ; Rise       ; CLOCK_50        ;
;  HEX4[1]       ; CLOCK_50   ; 11.540 ; 11.605 ; Rise       ; CLOCK_50        ;
;  HEX4[2]       ; CLOCK_50   ; 9.968  ; 10.028 ; Rise       ; CLOCK_50        ;
;  HEX4[3]       ; CLOCK_50   ; 10.894 ; 10.902 ; Rise       ; CLOCK_50        ;
;  HEX4[4]       ; CLOCK_50   ; 14.177 ; 13.942 ; Rise       ; CLOCK_50        ;
;  HEX4[5]       ; CLOCK_50   ; 13.988 ; 13.952 ; Rise       ; CLOCK_50        ;
;  HEX4[6]       ; CLOCK_50   ; 15.502 ; 15.706 ; Rise       ; CLOCK_50        ;
; HEX5[*]        ; CLOCK_50   ; 11.823 ; 11.663 ; Rise       ; CLOCK_50        ;
;  HEX5[0]       ; CLOCK_50   ; 12.186 ; 12.120 ; Rise       ; CLOCK_50        ;
;  HEX5[1]       ; CLOCK_50   ; 12.080 ; 12.074 ; Rise       ; CLOCK_50        ;
;  HEX5[2]       ; CLOCK_50   ; 11.962 ; 11.931 ; Rise       ; CLOCK_50        ;
;  HEX5[3]       ; CLOCK_50   ; 11.968 ; 11.841 ; Rise       ; CLOCK_50        ;
;  HEX5[4]       ; CLOCK_50   ; 11.823 ; 11.663 ; Rise       ; CLOCK_50        ;
;  HEX5[5]       ; CLOCK_50   ; 12.888 ; 12.763 ; Rise       ; CLOCK_50        ;
;  HEX5[6]       ; CLOCK_50   ; 12.071 ; 12.160 ; Rise       ; CLOCK_50        ;
; HEX6[*]        ; CLOCK_50   ; 9.947  ; 9.955  ; Rise       ; CLOCK_50        ;
;  HEX6[0]       ; CLOCK_50   ; 14.477 ; 14.320 ; Rise       ; CLOCK_50        ;
;  HEX6[1]       ; CLOCK_50   ; 12.011 ; 11.998 ; Rise       ; CLOCK_50        ;
;  HEX6[2]       ; CLOCK_50   ; 11.817 ; 11.866 ; Rise       ; CLOCK_50        ;
;  HEX6[3]       ; CLOCK_50   ; 9.947  ; 9.955  ; Rise       ; CLOCK_50        ;
;  HEX6[4]       ; CLOCK_50   ; 10.102 ; 10.223 ; Rise       ; CLOCK_50        ;
;  HEX6[5]       ; CLOCK_50   ; 10.052 ; 10.141 ; Rise       ; CLOCK_50        ;
;  HEX6[6]       ; CLOCK_50   ; 11.037 ; 10.986 ; Rise       ; CLOCK_50        ;
; HEX7[*]        ; CLOCK_50   ; 13.396 ; 13.331 ; Rise       ; CLOCK_50        ;
;  HEX7[0]       ; CLOCK_50   ; 13.396 ; 13.331 ; Rise       ; CLOCK_50        ;
;  HEX7[1]       ; CLOCK_50   ; 13.462 ; 13.394 ; Rise       ; CLOCK_50        ;
;  HEX7[2]       ; CLOCK_50   ; 13.739 ; 13.702 ; Rise       ; CLOCK_50        ;
;  HEX7[3]       ; CLOCK_50   ; 15.187 ; 14.999 ; Rise       ; CLOCK_50        ;
;  HEX7[4]       ; CLOCK_50   ; 14.819 ; 14.681 ; Rise       ; CLOCK_50        ;
;  HEX7[5]       ; CLOCK_50   ; 14.470 ; 14.435 ; Rise       ; CLOCK_50        ;
;  HEX7[6]       ; CLOCK_50   ; 13.957 ; 13.971 ; Rise       ; CLOCK_50        ;
; LEDG[*]        ; CLOCK_50   ; 9.461  ; 9.471  ; Rise       ; CLOCK_50        ;
;  LEDG[0]       ; CLOCK_50   ; 10.788 ; 10.653 ; Rise       ; CLOCK_50        ;
;  LEDG[1]       ; CLOCK_50   ; 9.461  ; 9.471  ; Rise       ; CLOCK_50        ;
;  LEDG[2]       ; CLOCK_50   ; 16.146 ; 15.868 ; Rise       ; CLOCK_50        ;
;  LEDG[5]       ; CLOCK_50   ; 10.908 ; 10.907 ; Rise       ; CLOCK_50        ;
;  LEDG[6]       ; CLOCK_50   ; 10.119 ; 10.070 ; Rise       ; CLOCK_50        ;
;  LEDG[7]       ; CLOCK_50   ; 10.702 ; 10.724 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 5.620  ; 5.648  ; Fall       ; CLOCK_50        ;
+----------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 6.344 ; 6.247 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.362 ; 6.265 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.362 ; 6.265 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.368 ; 6.271 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.369 ; 6.272 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.369 ; 6.272 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.369 ; 6.272 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.369 ; 6.272 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.368 ; 6.271 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.361 ; 6.264 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.344 ; 6.247 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.346 ; 6.249 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.346 ; 6.249 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.361 ; 6.264 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.352 ; 6.255 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.352 ; 6.255 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.368 ; 6.271 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 6.347 ; 6.250 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 7.711 ; 7.715 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 6.350 ; 6.253 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 6.350 ; 6.253 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 6.352 ; 6.255 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 6.352 ; 6.255 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 6.365 ; 6.268 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 6.365 ; 6.268 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 6.346 ; 6.249 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 6.367 ; 6.270 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 6.344 ; 6.247 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 6.365 ; 6.268 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 6.363 ; 6.266 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 6.348 ; 6.251 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 6.348 ; 6.251 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 6.348 ; 6.251 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 6.218 ; 6.121 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.235 ; 6.138 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.235 ; 6.138 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.241 ; 6.144 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.241 ; 6.144 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.241 ; 6.144 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.241 ; 6.144 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.241 ; 6.144 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.241 ; 6.144 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.234 ; 6.137 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.218 ; 6.121 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.220 ; 6.123 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.220 ; 6.123 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.234 ; 6.137 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.225 ; 6.128 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.225 ; 6.128 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.241 ; 6.144 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 6.221 ; 6.124 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 7.584 ; 7.588 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 6.223 ; 6.126 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 6.223 ; 6.126 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 6.225 ; 6.128 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 6.225 ; 6.128 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 6.237 ; 6.140 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 6.237 ; 6.140 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 6.220 ; 6.123 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 6.240 ; 6.143 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 6.218 ; 6.121 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 6.237 ; 6.140 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 6.236 ; 6.139 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 6.222 ; 6.125 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 6.222 ; 6.125 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 6.222 ; 6.125 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 6.273     ; 6.370     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.291     ; 6.388     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.291     ; 6.388     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.297     ; 6.394     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.298     ; 6.395     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.298     ; 6.395     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.298     ; 6.395     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.298     ; 6.395     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.297     ; 6.394     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.290     ; 6.387     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.273     ; 6.370     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.275     ; 6.372     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.275     ; 6.372     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.290     ; 6.387     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.281     ; 6.378     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.281     ; 6.378     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.297     ; 6.394     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 6.276     ; 6.373     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 7.741     ; 7.737     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 6.279     ; 6.376     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 6.279     ; 6.376     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 6.281     ; 6.378     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 6.281     ; 6.378     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 6.294     ; 6.391     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 6.294     ; 6.391     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 6.275     ; 6.372     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 6.296     ; 6.393     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 6.273     ; 6.370     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 6.294     ; 6.391     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 6.292     ; 6.389     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 6.277     ; 6.374     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 6.277     ; 6.374     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 6.277     ; 6.374     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 6.145     ; 6.242     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.162     ; 6.259     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.162     ; 6.259     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.168     ; 6.265     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.168     ; 6.265     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.168     ; 6.265     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.168     ; 6.265     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.168     ; 6.265     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.168     ; 6.265     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.161     ; 6.258     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.145     ; 6.242     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.147     ; 6.244     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.147     ; 6.244     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.161     ; 6.258     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.152     ; 6.249     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.152     ; 6.249     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.168     ; 6.265     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 6.148     ; 6.245     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 7.612     ; 7.608     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 6.150     ; 6.247     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 6.150     ; 6.247     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 6.152     ; 6.249     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 6.152     ; 6.249     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 6.164     ; 6.261     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 6.164     ; 6.261     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 6.147     ; 6.244     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 6.167     ; 6.264     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 6.145     ; 6.242     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 6.164     ; 6.261     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 6.163     ; 6.260     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 6.149     ; 6.246     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 6.149     ; 6.246     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 6.149     ; 6.246     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 156.89 MHz ; 156.89 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -5.374 ; -1993.511      ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.327 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -2.967 ; -923.534          ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 2.400 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -930.192                     ;
+----------+--------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.374 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 6.203      ;
; -5.347 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 6.151      ;
; -5.324 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 6.153      ;
; -5.321 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 6.141      ;
; -5.297 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 6.101      ;
; -5.271 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 6.091      ;
; -5.199 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[53] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 6.015      ;
; -5.179 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 5.989      ;
; -5.152 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 5.937      ;
; -5.150 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[59] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 5.954      ;
; -5.149 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[53] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 5.965      ;
; -5.126 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 5.927      ;
; -5.100 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[59] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 5.904      ;
; -5.095 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 5.924      ;
; -5.091 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 5.914      ;
; -5.090 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[51] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 5.908      ;
; -5.068 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 5.872      ;
; -5.064 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 5.862      ;
; -5.062 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[56] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 5.889      ;
; -5.059 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[46] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 5.863      ;
; -5.042 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 5.862      ;
; -5.040 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[51] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 5.858      ;
; -5.040 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[55] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 5.856      ;
; -5.038 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 5.848      ;
; -5.038 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[49] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 5.856      ;
; -5.038 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 5.852      ;
; -5.030 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[47] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 5.848      ;
; -5.012 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.819      ;
; -5.012 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[56] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 5.839      ;
; -5.011 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 5.796      ;
; -5.009 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[46] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 5.813      ;
; -5.008 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                         ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 5.809      ;
; -5.004 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[53] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 5.801      ;
; -4.990 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[55] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 5.806      ;
; -4.989 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 5.794      ;
; -4.988 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[49] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 5.806      ;
; -4.985 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 5.786      ;
; -4.985 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 5.767      ;
; -4.980 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[47] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 5.798      ;
; -4.974 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 5.803      ;
; -4.962 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 5.742      ;
; -4.961 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[50] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 5.779      ;
; -4.959 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 5.757      ;
; -4.958 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                         ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 5.759      ;
; -4.955 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[59] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 5.740      ;
; -4.947 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 5.751      ;
; -4.936 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.091     ; 5.732      ;
; -4.925 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[52] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 5.741      ;
; -4.921 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 5.741      ;
; -4.920 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[53] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 5.736      ;
; -4.916 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[53] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 5.726      ;
; -4.912 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 5.737      ;
; -4.911 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[50] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 5.729      ;
; -4.895 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[51] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 5.694      ;
; -4.885 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 5.685      ;
; -4.879 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[56] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 5.687      ;
; -4.879 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 5.699      ;
; -4.877 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[7]                                                                                                                                  ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[14]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.430      ;
; -4.877 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[7]                                                                                                                                  ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[15]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.430      ;
; -4.877 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[7]                                                                                                                                  ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[16]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.430      ;
; -4.877 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[7]                                                                                                                                  ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[17]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.430      ;
; -4.877 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[7]                                                                                                                                  ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[18]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.430      ;
; -4.877 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[7]                                                                                                                                  ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[19]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.430      ;
; -4.877 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[7]                                                                                                                                  ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[20]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.430      ;
; -4.877 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[7]                                                                                                                                  ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[21]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.430      ;
; -4.877 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[7]                                                                                                                                  ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[22]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.430      ;
; -4.877 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[7]                                                                                                                                  ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[23]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.430      ;
; -4.877 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[7]                                                                                                                                  ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[24]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.430      ;
; -4.877 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[7]                                                                                                                                  ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[25]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 5.430      ;
; -4.875 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[52] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 5.691      ;
; -4.871 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[59] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 5.675      ;
; -4.867 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[59] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 5.665      ;
; -4.864 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[46] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 5.649      ;
; -4.863 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[53] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 5.660      ;
; -4.859 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[47] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 5.679      ;
; -4.859 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 5.675      ;
; -4.854 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 5.679      ;
; -4.848 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 5.673      ;
; -4.847 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[58] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 5.671      ;
; -4.845 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[55] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 5.642      ;
; -4.843 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[49] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 5.642      ;
; -4.843 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                         ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 5.625      ;
; -4.840 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 5.661      ;
; -4.837 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[53] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 5.631      ;
; -4.835 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[47] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 5.634      ;
; -4.829 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 5.649      ;
; -4.827 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 5.627      ;
; -4.821 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 5.621      ;
; -4.820 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 5.649      ;
; -4.815 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[57] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 5.642      ;
; -4.814 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[59] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 5.599      ;
; -4.814 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[53] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 5.606      ;
; -4.813 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.091     ; 5.609      ;
; -4.811 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[51] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 5.629      ;
; -4.810 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[56] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 5.631      ;
; -4.809 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[47] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 5.629      ;
; -4.807 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[51] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 5.619      ;
; -4.801 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 5.617      ;
; -4.799 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[53] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 5.615      ;
; -4.797 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[58] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 5.621      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.327 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[4]                           ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[4]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.597      ;
; 0.327 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[3]                           ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[3]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.597      ;
; 0.327 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[2]                           ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[2]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.597      ;
; 0.327 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[1]                           ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.597      ;
; 0.328 ; user_logic:user_logic_inst|state[2]                                                                                                                                                                                                      ; user_logic:user_logic_inst|state[2]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entries[1]         ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entries[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|wr_address         ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|wr_address         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                                                 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                                 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                          ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|control_fixed_location_d1                                                                                                ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|control_fixed_location_d1                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                            ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                                          ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entries[0]         ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entries[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_0_dff                                                     ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_0_dff                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_2_dff                                                     ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_2_dff                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_1_dff                                                     ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_1_dff                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; LEDG[0]~reg0                                                                                                                                                                                                                             ; LEDG[0]~reg0                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; LEDG[5]~reg0                                                                                                                                                                                                                             ; LEDG[5]~reg0                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; LEDG[6]~reg0                                                                                                                                                                                                                             ; LEDG[6]~reg0                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; LEDG[7]~reg0                                                                                                                                                                                                                             ; LEDG[7]~reg0                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[3]                                                    ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[3]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[2]                                                    ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[2]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[1]                                                    ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[1]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[0]                                                    ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[0]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                                   ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.597      ;
; 0.329 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]                                                                                            ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                                            ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|usedw_is_2_dff                            ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|usedw_is_2_dff                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[0]                           ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.597      ;
; 0.339 ; user_logic:user_logic_inst|state[0]                                                                                                                                                                                                      ; user_logic:user_logic_inst|state[0]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.608      ;
; 0.339 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|rd_ptr_lsb                                ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|rd_ptr_lsb                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.608      ;
; 0.339 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|rd_ptr_lsb                                                         ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|rd_ptr_lsb                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.608      ;
; 0.343 ; LEDG[2]~reg0                                                                                                                                                                                                                             ; LEDG[2]~reg0                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.597      ;
; 0.344 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address         ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                        ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                   ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                   ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.345 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; LEDG[1]~reg0                                                                                                                                                                                                                             ; LEDG[1]~reg0                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.358 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[2]                             ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[2]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.626      ;
; 0.362 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_1_dff                                                     ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_0_dff                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.631      ;
; 0.365 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_Duplicate_1                                                                                                                      ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.635      ;
; 0.368 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_qrb:wr_ptr|counter_reg_bit[4]        ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_qrb:wr_ptr|counter_reg_bit[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.638      ;
; 0.368 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                        ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 1.019      ;
; 0.372 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 0.992      ;
; 0.378 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_6s7:usedw_counter|counter_reg_bit[4] ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_6s7:usedw_counter|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 0.645      ;
; 0.379 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.633      ;
; 0.380 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 1.031      ;
; 0.381 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.634      ;
; 0.383 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                                                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.635      ;
; 0.384 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.638      ;
; 0.388 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                                                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.641      ;
; 0.390 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[22]                                                                                                              ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[56]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.642      ;
; 0.399 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.652      ;
; 0.402 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.655      ;
; 0.414 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.666      ;
; 0.416 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.668      ;
; 0.416 ; user_logic:user_logic_inst|state[1]                                                                                                                                                                                                      ; user_logic:user_logic_inst|state[0]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.685      ;
; 0.431 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.684      ;
; 0.433 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 1.084      ;
; 0.437 ; user_logic:user_logic_inst|state[0]                                                                                                                                                                                                      ; LEDG[5]~reg0                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.706      ;
; 0.447 ; user_logic:user_logic_inst|state[0]                                                                                                                                                                                                      ; LEDG[7]~reg0                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.716      ;
; 0.449 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                                                           ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.131      ; 0.751      ;
; 0.449 ; user_logic:user_logic_inst|state[0]                                                                                                                                                                                                      ; user_logic:user_logic_inst|state[2]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.718      ;
; 0.450 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                                           ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.131      ; 0.752      ;
; 0.450 ; user_logic:user_logic_inst|state[0]                                                                                                                                                                                                      ; LEDG[0]~reg0                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.719      ;
; 0.466 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.478      ; 1.115      ;
; 0.469 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1                                                                                                                      ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.739      ;
; 0.490 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[1]                             ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[2]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 0.789      ;
; 0.500 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                                            ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.752      ;
; 0.501 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][81]                                                                                            ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.753      ;
; 0.506 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[16]                                                                                                                                       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[50]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.759      ;
; 0.508 ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                               ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.777      ;
; 0.527 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.779      ;
; 0.527 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.779      ;
; 0.529 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.781      ;
; 0.530 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.782      ;
; 0.535 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[2]                             ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[3]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 0.834      ;
; 0.537 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[0]                             ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[1]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 0.836      ;
; 0.538 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.220      ;
; 0.539 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                                                      ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.792      ;
; 0.544 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[60]        ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.493      ; 1.208      ;
; 0.548 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_prb:rd_ptr_msb|counter_reg_bit[0]    ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.787      ;
; 0.550 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.478      ; 1.199      ;
; 0.551 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.804      ;
; 0.552 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][81]                                                                                            ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][81]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.802      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.967 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[19]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.213     ; 3.633      ;
; -2.967 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[18]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.213     ; 3.633      ;
; -2.967 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[17]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.213     ; 3.633      ;
; -2.967 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[7]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.195     ; 3.651      ;
; -2.967 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[2]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.195     ; 3.651      ;
; -2.966 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[25]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.197     ; 3.648      ;
; -2.966 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[12]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.203     ; 3.642      ;
; -2.966 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[8]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.203     ; 3.642      ;
; -2.966 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.195     ; 3.650      ;
; -2.966 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[5]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.195     ; 3.650      ;
; -2.966 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.195     ; 3.650      ;
; -2.966 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[3]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.195     ; 3.650      ;
; -2.965 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.201     ; 3.643      ;
; -2.965 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[27]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.199     ; 3.645      ;
; -2.965 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[26]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.219     ; 3.625      ;
; -2.965 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[24]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.217     ; 3.627      ;
; -2.965 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[23]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.199     ; 3.645      ;
; -2.965 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[22]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.199     ; 3.645      ;
; -2.965 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[21]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.210     ; 3.634      ;
; -2.965 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[20]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.210     ; 3.634      ;
; -2.965 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[16]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.215     ; 3.629      ;
; -2.965 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[15]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.195     ; 3.649      ;
; -2.965 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[14]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.210     ; 3.634      ;
; -2.965 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[13]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.210     ; 3.634      ;
; -2.965 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[11]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.217     ; 3.627      ;
; -2.965 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[10]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.217     ; 3.627      ;
; -2.965 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[9]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.219     ; 3.625      ;
; -2.965 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.202     ; 3.642      ;
; -2.965 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.202     ; 3.642      ;
; -2.964 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.214     ; 3.629      ;
; -2.964 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[30]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.214     ; 3.629      ;
; -2.964 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.214     ; 3.629      ;
; -2.902 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 3.673      ;
; -2.901 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 3.672      ;
; -2.884 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.674      ;
; -2.884 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.674      ;
; -2.884 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[17]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.115     ; 3.656      ;
; -2.884 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[18]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.115     ; 3.656      ;
; -2.884 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[19]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.115     ; 3.656      ;
; -2.883 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 3.665      ;
; -2.883 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 3.665      ;
; -2.883 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.673      ;
; -2.883 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.673      ;
; -2.883 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.673      ;
; -2.883 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.673      ;
; -2.883 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 3.665      ;
; -2.883 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 3.665      ;
; -2.883 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[25]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.099     ; 3.671      ;
; -2.883 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.109     ; 3.661      ;
; -2.883 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 3.663      ;
; -2.883 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.673      ;
; -2.882 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 3.666      ;
; -2.882 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.101     ; 3.668      ;
; -2.882 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.672      ;
; -2.882 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.672      ;
; -2.882 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 3.648      ;
; -2.882 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.119     ; 3.650      ;
; -2.882 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.104     ; 3.665      ;
; -2.882 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.104     ; 3.665      ;
; -2.882 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 3.648      ;
; -2.882 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.119     ; 3.650      ;
; -2.882 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.119     ; 3.650      ;
; -2.882 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 3.657      ;
; -2.882 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 3.657      ;
; -2.882 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.672      ;
; -2.882 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[16]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.652      ;
; -2.882 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[20]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 3.657      ;
; -2.882 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[21]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 3.657      ;
; -2.882 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[22]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.101     ; 3.668      ;
; -2.882 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[23]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.101     ; 3.668      ;
; -2.882 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[24]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.119     ; 3.650      ;
; -2.882 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[26]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.121     ; 3.648      ;
; -2.882 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[27]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.101     ; 3.668      ;
; -2.882 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[28]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 3.666      ;
; -2.882 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.104     ; 3.665      ;
; -2.881 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[29]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 3.652      ;
; -2.881 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[30]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 3.652      ;
; -2.881 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[31]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 3.652      ;
; -2.740 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.098     ; 3.499      ;
; -2.740 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.098     ; 3.499      ;
; -2.740 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_17 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 3.481      ;
; -2.740 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_18 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 3.481      ;
; -2.740 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_19 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 3.481      ;
; -2.739 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.098     ; 3.498      ;
; -2.739 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.098     ; 3.498      ;
; -2.739 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.098     ; 3.498      ;
; -2.739 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.098     ; 3.498      ;
; -2.739 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.106     ; 3.490      ;
; -2.739 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.106     ; 3.490      ;
; -2.739 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_25 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.100     ; 3.496      ;
; -2.738 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 3.490      ;
; -2.738 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 3.490      ;
; -2.738 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.122     ; 3.473      ;
; -2.738 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.120     ; 3.475      ;
; -2.738 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.120     ; 3.475      ;
; -2.738 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.113     ; 3.482      ;
; -2.738 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.113     ; 3.482      ;
; -2.738 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.098     ; 3.497      ;
; -2.738 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_16 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.118     ; 3.477      ;
; -2.738 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_20 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.113     ; 3.482      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.400 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_prb:rd_ptr_msb|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.502      ; 3.073      ;
; 2.400 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_prb:rd_ptr_msb|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.502      ; 3.073      ;
; 2.400 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_prb:rd_ptr_msb|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.502      ; 3.073      ;
; 2.400 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_prb:rd_ptr_msb|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.502      ; 3.073      ;
; 2.403 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|packet_in_progress                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.476      ; 3.050      ;
; 2.404 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.489      ; 3.064      ;
; 2.404 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.489      ; 3.064      ;
; 2.404 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.478      ; 3.053      ;
; 2.404 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.478      ; 3.053      ;
; 2.404 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[20]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.478      ; 3.053      ;
; 2.404 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[21]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.478      ; 3.053      ;
; 2.404 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[22]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.478      ; 3.053      ;
; 2.404 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[23]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.478      ; 3.053      ;
; 2.404 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[24]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.478      ; 3.053      ;
; 2.405 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.473      ; 3.049      ;
; 2.405 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.475      ; 3.051      ;
; 2.405 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.475      ; 3.051      ;
; 2.405 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.473      ; 3.049      ;
; 2.405 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[16]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.473      ; 3.049      ;
; 2.405 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[17]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.473      ; 3.049      ;
; 2.405 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[18]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.473      ; 3.049      ;
; 2.405 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[19]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.473      ; 3.049      ;
; 2.407 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 3.044      ;
; 2.407 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 3.044      ;
; 2.407 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 3.044      ;
; 2.407 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 3.044      ;
; 2.407 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 3.044      ;
; 2.407 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 3.044      ;
; 2.407 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 3.044      ;
; 2.407 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[26]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 3.044      ;
; 2.410 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.488      ; 3.069      ;
; 2.410 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.488      ; 3.069      ;
; 2.410 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.488      ; 3.069      ;
; 2.410 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.488      ; 3.069      ;
; 2.410 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.488      ; 3.069      ;
; 2.410 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.488      ; 3.069      ;
; 2.412 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|wr_address      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.465      ; 3.048      ;
; 2.421 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|control_fixed_location_d1                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 3.062      ;
; 2.422 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|altera_merlin_master_agent:read_master_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 3.045      ;
; 2.422 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|control_fixed_location_d1                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 3.047      ;
; 2.422 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_0_dff                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 3.045      ;
; 2.422 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_2_dff                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 3.045      ;
; 2.422 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_1_dff                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 3.045      ;
; 2.422 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|empty_dff                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 3.045      ;
; 2.422 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[3]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 3.047      ;
; 2.422 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[2]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 3.047      ;
; 2.422 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 3.047      ;
; 2.422 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 3.047      ;
; 2.428 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|rd_ptr_lsb                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 3.041      ;
; 2.430 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.465      ; 3.066      ;
; 2.430 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.465      ; 3.066      ;
; 2.430 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.465      ; 3.066      ;
; 2.430 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[27]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.465      ; 3.066      ;
; 2.430 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[28]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.465      ; 3.066      ;
; 2.430 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[29]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.465      ; 3.066      ;
; 2.432 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 3.071      ;
; 2.432 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 3.071      ;
; 2.432 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 3.073      ;
; 2.432 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 3.073      ;
; 2.432 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[2]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 3.073      ;
; 2.432 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 3.073      ;
; 2.435 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|rd_ptr_lsb                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.444      ; 3.050      ;
; 2.437 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.456      ; 3.064      ;
; 2.437 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.456      ; 3.064      ;
; 2.437 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|usedw_is_1_dff                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 3.058      ;
; 2.437 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|usedw_is_0_dff                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 3.058      ;
; 2.437 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|usedw_is_2_dff                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 3.058      ;
; 2.437 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|empty_dff                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 3.058      ;
; 2.438 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 3.063      ;
; 2.439 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 3.063      ;
; 2.439 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 3.063      ;
; 2.439 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 3.063      ;
; 2.440 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 3.068      ;
; 2.440 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 3.068      ;
; 2.440 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 3.068      ;
; 2.440 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 3.068      ;
; 2.440 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 3.068      ;
; 2.440 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 3.068      ;
; 2.440 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 3.068      ;
; 2.440 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 3.068      ;
; 2.440 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 3.068      ;
; 2.440 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 3.068      ;
; 2.440 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_qrb:wr_ptr|counter_reg_bit[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.478      ; 3.089      ;
; 2.440 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_qrb:wr_ptr|counter_reg_bit[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.478      ; 3.089      ;
; 2.440 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_qrb:wr_ptr|counter_reg_bit[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.478      ; 3.089      ;
; 2.440 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_qrb:wr_ptr|counter_reg_bit[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.478      ; 3.089      ;
; 2.440 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_qrb:wr_ptr|counter_reg_bit[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.478      ; 3.089      ;
; 2.440 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 3.068      ;
; 2.442 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 3.071      ;
; 2.442 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 3.071      ;
; 2.442 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 3.071      ;
; 2.442 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 3.071      ;
; 2.443 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entries[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 3.053      ;
; 2.443 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 3.053      ;
; 2.443 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[2]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 3.053      ;
; 2.443 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[3]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 3.053      ;
; 2.443 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[4]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 3.053      ;
; 2.443 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[5]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 3.053      ;
; 2.443 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[6]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 3.053      ;
; 2.443 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[7]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 3.053      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                                                                                                                               ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|altsyncram_nh81:FIFOram|ram_block1a0~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|altsyncram_nh81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|altsyncram_nh81:FIFOram|ram_block1a0~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|altsyncram_nh81:FIFOram|ram_block1a0~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|altsyncram_ph81:FIFOram|ram_block1a0~porta_address_reg0                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|altsyncram_ph81:FIFOram|ram_block1a0~porta_datain_reg0                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|altsyncram_ph81:FIFOram|ram_block1a0~porta_we_reg                                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|altsyncram_ph81:FIFOram|ram_block1a0~portb_address_reg0                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; LEDG[0]~reg0                                                                                                                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; LEDG[1]~reg0                                                                                                                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; LEDG[2]~reg0                                                                                                                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; LEDG[5]~reg0                                                                                                                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; LEDG[6]~reg0                                                                                                                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; LEDG[7]~reg0                                                                                                                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][81]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][81]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][81]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][81]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                         ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                         ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                         ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                                         ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                         ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                         ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                                         ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                         ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_merlin_master_agent:read_master_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                       ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                               ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                               ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                              ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                             ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                             ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|packet_in_progress                                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                                               ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                                               ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                                      ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[0]                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[10]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[11]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[12]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[13]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[14]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[15]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[16]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[17]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[18]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[19]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[1]                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[20]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[21]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[22]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[23]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[2]                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[3]                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[4]                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[5]                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[6]                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[7]                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[8]                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[9]                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                                              ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[0]                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[10]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[11]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[12]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[13]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[14]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[15]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[16]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[17]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[18]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[19]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[1]                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[20]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[21]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[22]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[23]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[24]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[25]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[26]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[27]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[28]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[29]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[2]                                                                                                                                           ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[30]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[31]                                                                                                                                          ;
; -1.500 ; 1.000        ; 2.500          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[3]                                                                                                                                           ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -1.589 ; -1.503 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -1.651 ; -1.565 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.651 ; -1.565 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.688 ; -1.602 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.688 ; -1.602 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.678 ; -1.592 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -1.668 ; -1.582 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -1.658 ; -1.572 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.678 ; -1.592 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -1.650 ; -1.564 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.634 ; -1.548 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.646 ; -1.560 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.626 ; -1.540 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.660 ; -1.574 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.633 ; -1.547 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.653 ; -1.567 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; -1.658 ; -1.572 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; -1.628 ; -1.542 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; -1.650 ; -1.564 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; -1.640 ; -1.554 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; -1.650 ; -1.564 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; -1.643 ; -1.557 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; -1.643 ; -1.557 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; -1.684 ; -1.598 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; -1.664 ; -1.578 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; -1.626 ; -1.540 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; -1.596 ; -1.510 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; -1.624 ; -1.538 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; -1.594 ; -1.508 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; -1.592 ; -1.506 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; -1.599 ; -1.513 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; -1.599 ; -1.513 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; -1.589 ; -1.503 ; Rise       ; CLOCK_50        ;
; KEY[*]       ; CLOCK_50   ; 4.673  ; 5.103  ; Rise       ; CLOCK_50        ;
;  KEY[0]      ; CLOCK_50   ; 4.673  ; 5.103  ; Rise       ; CLOCK_50        ;
; SW[*]        ; CLOCK_50   ; 4.253  ; 4.561  ; Rise       ; CLOCK_50        ;
;  SW[17]      ; CLOCK_50   ; 4.253  ; 4.561  ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.952  ; 1.867  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.915  ; 1.830  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.915  ; 1.830  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.952  ; 1.867  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.952  ; 1.867  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.942  ; 1.857  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.932  ; 1.847  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.922  ; 1.837  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.942  ; 1.857  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.915  ; 1.830  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.897  ; 1.812  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.910  ; 1.825  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.890  ; 1.805  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.925  ; 1.840  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.897  ; 1.812  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.917  ; 1.832  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.922  ; 1.837  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.891  ; 1.806  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.914  ; 1.829  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.904  ; 1.819  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.914  ; 1.829  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.907  ; 1.822  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.907  ; 1.822  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.948  ; 1.863  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.928  ; 1.843  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.890  ; 1.805  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.861  ; 1.776  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.887  ; 1.802  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.858  ; 1.773  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.856  ; 1.771  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.862  ; 1.777  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.862  ; 1.777  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.852  ; 1.767  ; Rise       ; CLOCK_50        ;
; KEY[*]       ; CLOCK_50   ; -2.081 ; -2.482 ; Rise       ; CLOCK_50        ;
;  KEY[0]      ; CLOCK_50   ; -2.081 ; -2.482 ; Rise       ; CLOCK_50        ;
; SW[*]        ; CLOCK_50   ; -3.664 ; -3.959 ; Rise       ; CLOCK_50        ;
;  SW[17]      ; CLOCK_50   ; -3.664 ; -3.959 ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 6.963  ; 6.989  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.851  ; 5.819  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.863  ; 5.831  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 5.830  ; 5.798  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.830  ; 5.798  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.797  ; 5.765  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.797  ; 5.765  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.817  ; 5.785  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.797  ; 5.765  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.782  ; 5.750  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.785  ; 5.753  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.825  ; 5.793  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 6.963  ; 6.989  ; Rise       ; CLOCK_50        ;
; DRAM_BA[*]     ; CLOCK_50   ; 5.827  ; 5.795  ; Rise       ; CLOCK_50        ;
;  DRAM_BA[0]    ; CLOCK_50   ; 5.827  ; 5.795  ; Rise       ; CLOCK_50        ;
;  DRAM_BA[1]    ; CLOCK_50   ; 5.807  ; 5.775  ; Rise       ; CLOCK_50        ;
; DRAM_CAS_N     ; CLOCK_50   ; 5.847  ; 5.815  ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 5.186  ; 5.297  ; Rise       ; CLOCK_50        ;
; DRAM_CS_N      ; CLOCK_50   ; 5.817  ; 5.785  ; Rise       ; CLOCK_50        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 6.972  ; 6.998  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 5.800  ; 5.768  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.800  ; 5.768  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.777  ; 5.745  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.777  ; 5.745  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.787  ; 5.755  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.797  ; 5.765  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.807  ; 5.775  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.787  ; 5.755  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.800  ; 5.768  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.782  ; 5.750  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.775  ; 5.743  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.795  ; 5.763  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.790  ; 5.758  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.802  ; 5.770  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 5.782  ; 5.750  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.807  ; 5.775  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 5.796  ; 5.764  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 6.972  ; 6.998  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 5.789  ; 5.757  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 5.779  ; 5.747  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 5.792  ; 5.760  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 5.792  ; 5.760  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 5.773  ; 5.741  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 5.793  ; 5.761  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 5.795  ; 5.763  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 5.866  ; 5.834  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 5.792  ; 5.760  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 5.863  ; 5.831  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 5.861  ; 5.829  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 5.827  ; 5.795  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 5.827  ; 5.795  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 5.837  ; 5.805  ; Rise       ; CLOCK_50        ;
; DRAM_RAS_N     ; CLOCK_50   ; 5.855  ; 5.823  ; Rise       ; CLOCK_50        ;
; DRAM_WE_N      ; CLOCK_50   ; 5.855  ; 5.823  ; Rise       ; CLOCK_50        ;
; HEX0[*]        ; CLOCK_50   ; 12.654 ; 12.594 ; Rise       ; CLOCK_50        ;
;  HEX0[0]       ; CLOCK_50   ; 10.978 ; 10.831 ; Rise       ; CLOCK_50        ;
;  HEX0[1]       ; CLOCK_50   ; 10.362 ; 10.229 ; Rise       ; CLOCK_50        ;
;  HEX0[2]       ; CLOCK_50   ; 12.654 ; 12.594 ; Rise       ; CLOCK_50        ;
;  HEX0[3]       ; CLOCK_50   ; 9.954  ; 9.898  ; Rise       ; CLOCK_50        ;
;  HEX0[4]       ; CLOCK_50   ; 11.133 ; 11.005 ; Rise       ; CLOCK_50        ;
;  HEX0[5]       ; CLOCK_50   ; 10.559 ; 10.468 ; Rise       ; CLOCK_50        ;
;  HEX0[6]       ; CLOCK_50   ; 12.222 ; 12.495 ; Rise       ; CLOCK_50        ;
; HEX1[*]        ; CLOCK_50   ; 14.566 ; 14.186 ; Rise       ; CLOCK_50        ;
;  HEX1[0]       ; CLOCK_50   ; 10.725 ; 10.609 ; Rise       ; CLOCK_50        ;
;  HEX1[1]       ; CLOCK_50   ; 12.192 ; 12.082 ; Rise       ; CLOCK_50        ;
;  HEX1[2]       ; CLOCK_50   ; 10.959 ; 10.874 ; Rise       ; CLOCK_50        ;
;  HEX1[3]       ; CLOCK_50   ; 14.566 ; 14.186 ; Rise       ; CLOCK_50        ;
;  HEX1[4]       ; CLOCK_50   ; 11.584 ; 11.347 ; Rise       ; CLOCK_50        ;
;  HEX1[5]       ; CLOCK_50   ; 14.413 ; 13.964 ; Rise       ; CLOCK_50        ;
;  HEX1[6]       ; CLOCK_50   ; 13.343 ; 13.736 ; Rise       ; CLOCK_50        ;
; HEX2[*]        ; CLOCK_50   ; 14.865 ; 14.456 ; Rise       ; CLOCK_50        ;
;  HEX2[0]       ; CLOCK_50   ; 10.497 ; 10.460 ; Rise       ; CLOCK_50        ;
;  HEX2[1]       ; CLOCK_50   ; 14.368 ; 14.001 ; Rise       ; CLOCK_50        ;
;  HEX2[2]       ; CLOCK_50   ; 14.865 ; 14.456 ; Rise       ; CLOCK_50        ;
;  HEX2[3]       ; CLOCK_50   ; 11.596 ; 11.377 ; Rise       ; CLOCK_50        ;
;  HEX2[4]       ; CLOCK_50   ; 11.076 ; 11.021 ; Rise       ; CLOCK_50        ;
;  HEX2[5]       ; CLOCK_50   ; 12.513 ; 12.274 ; Rise       ; CLOCK_50        ;
;  HEX2[6]       ; CLOCK_50   ; 10.021 ; 10.063 ; Rise       ; CLOCK_50        ;
; HEX3[*]        ; CLOCK_50   ; 14.327 ; 14.158 ; Rise       ; CLOCK_50        ;
;  HEX3[0]       ; CLOCK_50   ; 13.776 ; 13.688 ; Rise       ; CLOCK_50        ;
;  HEX3[1]       ; CLOCK_50   ; 13.968 ; 13.882 ; Rise       ; CLOCK_50        ;
;  HEX3[2]       ; CLOCK_50   ; 13.840 ; 13.734 ; Rise       ; CLOCK_50        ;
;  HEX3[3]       ; CLOCK_50   ; 14.327 ; 14.158 ; Rise       ; CLOCK_50        ;
;  HEX3[4]       ; CLOCK_50   ; 13.812 ; 13.780 ; Rise       ; CLOCK_50        ;
;  HEX3[5]       ; CLOCK_50   ; 13.588 ; 13.539 ; Rise       ; CLOCK_50        ;
;  HEX3[6]       ; CLOCK_50   ; 13.928 ; 14.086 ; Rise       ; CLOCK_50        ;
; HEX4[*]        ; CLOCK_50   ; 15.033 ; 15.523 ; Rise       ; CLOCK_50        ;
;  HEX4[0]       ; CLOCK_50   ; 11.923 ; 11.908 ; Rise       ; CLOCK_50        ;
;  HEX4[1]       ; CLOCK_50   ; 11.458 ; 11.331 ; Rise       ; CLOCK_50        ;
;  HEX4[2]       ; CLOCK_50   ; 9.739  ; 9.672  ; Rise       ; CLOCK_50        ;
;  HEX4[3]       ; CLOCK_50   ; 10.638 ; 10.542 ; Rise       ; CLOCK_50        ;
;  HEX4[4]       ; CLOCK_50   ; 13.769 ; 13.391 ; Rise       ; CLOCK_50        ;
;  HEX4[5]       ; CLOCK_50   ; 13.853 ; 13.575 ; Rise       ; CLOCK_50        ;
;  HEX4[6]       ; CLOCK_50   ; 15.033 ; 15.523 ; Rise       ; CLOCK_50        ;
; HEX5[*]        ; CLOCK_50   ; 14.712 ; 14.452 ; Rise       ; CLOCK_50        ;
;  HEX5[0]       ; CLOCK_50   ; 14.041 ; 13.878 ; Rise       ; CLOCK_50        ;
;  HEX5[1]       ; CLOCK_50   ; 13.928 ; 13.825 ; Rise       ; CLOCK_50        ;
;  HEX5[2]       ; CLOCK_50   ; 13.821 ; 13.474 ; Rise       ; CLOCK_50        ;
;  HEX5[3]       ; CLOCK_50   ; 13.754 ; 13.608 ; Rise       ; CLOCK_50        ;
;  HEX5[4]       ; CLOCK_50   ; 13.358 ; 13.451 ; Rise       ; CLOCK_50        ;
;  HEX5[5]       ; CLOCK_50   ; 14.712 ; 14.452 ; Rise       ; CLOCK_50        ;
;  HEX5[6]       ; CLOCK_50   ; 13.821 ; 14.007 ; Rise       ; CLOCK_50        ;
; HEX6[*]        ; CLOCK_50   ; 14.518 ; 14.186 ; Rise       ; CLOCK_50        ;
;  HEX6[0]       ; CLOCK_50   ; 14.518 ; 14.186 ; Rise       ; CLOCK_50        ;
;  HEX6[1]       ; CLOCK_50   ; 12.151 ; 11.962 ; Rise       ; CLOCK_50        ;
;  HEX6[2]       ; CLOCK_50   ; 11.764 ; 11.707 ; Rise       ; CLOCK_50        ;
;  HEX6[3]       ; CLOCK_50   ; 10.158 ; 10.068 ; Rise       ; CLOCK_50        ;
;  HEX6[4]       ; CLOCK_50   ; 10.303 ; 10.243 ; Rise       ; CLOCK_50        ;
;  HEX6[5]       ; CLOCK_50   ; 10.261 ; 10.153 ; Rise       ; CLOCK_50        ;
;  HEX6[6]       ; CLOCK_50   ; 11.048 ; 11.172 ; Rise       ; CLOCK_50        ;
; HEX7[*]        ; CLOCK_50   ; 14.702 ; 14.372 ; Rise       ; CLOCK_50        ;
;  HEX7[0]       ; CLOCK_50   ; 12.956 ; 12.845 ; Rise       ; CLOCK_50        ;
;  HEX7[1]       ; CLOCK_50   ; 13.027 ; 12.833 ; Rise       ; CLOCK_50        ;
;  HEX7[2]       ; CLOCK_50   ; 13.271 ; 13.211 ; Rise       ; CLOCK_50        ;
;  HEX7[3]       ; CLOCK_50   ; 14.702 ; 14.372 ; Rise       ; CLOCK_50        ;
;  HEX7[4]       ; CLOCK_50   ; 14.156 ; 14.118 ; Rise       ; CLOCK_50        ;
;  HEX7[5]       ; CLOCK_50   ; 13.961 ; 13.900 ; Rise       ; CLOCK_50        ;
;  HEX7[6]       ; CLOCK_50   ; 13.379 ; 13.543 ; Rise       ; CLOCK_50        ;
; LEDG[*]        ; CLOCK_50   ; 15.413 ; 14.821 ; Rise       ; CLOCK_50        ;
;  LEDG[0]       ; CLOCK_50   ; 10.214 ; 9.920  ; Rise       ; CLOCK_50        ;
;  LEDG[1]       ; CLOCK_50   ; 8.922  ; 8.802  ; Rise       ; CLOCK_50        ;
;  LEDG[2]       ; CLOCK_50   ; 15.413 ; 14.821 ; Rise       ; CLOCK_50        ;
;  LEDG[5]       ; CLOCK_50   ; 10.322 ; 10.166 ; Rise       ; CLOCK_50        ;
;  LEDG[6]       ; CLOCK_50   ; 9.536  ; 9.375  ; Rise       ; CLOCK_50        ;
;  LEDG[7]       ; CLOCK_50   ; 10.122 ; 9.994  ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 5.186  ; 5.297  ; Fall       ; CLOCK_50        ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 5.665  ; 5.634  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.733  ; 5.702  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.745  ; 5.714  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 5.711  ; 5.680  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.711  ; 5.680  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.679  ; 5.648  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.679  ; 5.648  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.699  ; 5.668  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.679  ; 5.648  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.665  ; 5.634  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.667  ; 5.636  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.707  ; 5.676  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 6.845  ; 6.872  ; Rise       ; CLOCK_50        ;
; DRAM_BA[*]     ; CLOCK_50   ; 5.689  ; 5.658  ; Rise       ; CLOCK_50        ;
;  DRAM_BA[0]    ; CLOCK_50   ; 5.709  ; 5.678  ; Rise       ; CLOCK_50        ;
;  DRAM_BA[1]    ; CLOCK_50   ; 5.689  ; 5.658  ; Rise       ; CLOCK_50        ;
; DRAM_CAS_N     ; CLOCK_50   ; 5.729  ; 5.698  ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 5.030  ; 5.138  ; Rise       ; CLOCK_50        ;
; DRAM_CS_N      ; CLOCK_50   ; 5.699  ; 5.668  ; Rise       ; CLOCK_50        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 5.655  ; 5.624  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 5.682  ; 5.651  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.682  ; 5.651  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.659  ; 5.628  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.659  ; 5.628  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.669  ; 5.638  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.679  ; 5.648  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.689  ; 5.658  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.669  ; 5.638  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.681  ; 5.650  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.665  ; 5.634  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.657  ; 5.626  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.677  ; 5.646  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.671  ; 5.640  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.684  ; 5.653  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 5.664  ; 5.633  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.689  ; 5.658  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 5.679  ; 5.648  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 6.854  ; 6.881  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 5.671  ; 5.640  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 5.661  ; 5.630  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 5.674  ; 5.643  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 5.674  ; 5.643  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 5.655  ; 5.624  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 5.675  ; 5.644  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 5.677  ; 5.646  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 5.747  ; 5.716  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 5.675  ; 5.644  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 5.745  ; 5.714  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 5.743  ; 5.712  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 5.710  ; 5.679  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 5.710  ; 5.679  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 5.720  ; 5.689  ; Rise       ; CLOCK_50        ;
; DRAM_RAS_N     ; CLOCK_50   ; 5.737  ; 5.706  ; Rise       ; CLOCK_50        ;
; DRAM_WE_N      ; CLOCK_50   ; 5.737  ; 5.706  ; Rise       ; CLOCK_50        ;
; HEX0[*]        ; CLOCK_50   ; 9.264  ; 9.184  ; Rise       ; CLOCK_50        ;
;  HEX0[0]       ; CLOCK_50   ; 10.271 ; 10.114 ; Rise       ; CLOCK_50        ;
;  HEX0[1]       ; CLOCK_50   ; 9.670  ; 9.530  ; Rise       ; CLOCK_50        ;
;  HEX0[2]       ; CLOCK_50   ; 11.878 ; 11.826 ; Rise       ; CLOCK_50        ;
;  HEX0[3]       ; CLOCK_50   ; 9.264  ; 9.184  ; Rise       ; CLOCK_50        ;
;  HEX0[4]       ; CLOCK_50   ; 10.397 ; 10.257 ; Rise       ; CLOCK_50        ;
;  HEX0[5]       ; CLOCK_50   ; 9.838  ; 9.717  ; Rise       ; CLOCK_50        ;
;  HEX0[6]       ; CLOCK_50   ; 11.456 ; 11.682 ; Rise       ; CLOCK_50        ;
; HEX1[*]        ; CLOCK_50   ; 10.080 ; 9.927  ; Rise       ; CLOCK_50        ;
;  HEX1[0]       ; CLOCK_50   ; 10.080 ; 9.927  ; Rise       ; CLOCK_50        ;
;  HEX1[1]       ; CLOCK_50   ; 11.540 ; 11.421 ; Rise       ; CLOCK_50        ;
;  HEX1[2]       ; CLOCK_50   ; 10.277 ; 10.189 ; Rise       ; CLOCK_50        ;
;  HEX1[3]       ; CLOCK_50   ; 13.743 ; 13.343 ; Rise       ; CLOCK_50        ;
;  HEX1[4]       ; CLOCK_50   ; 10.875 ; 10.613 ; Rise       ; CLOCK_50        ;
;  HEX1[5]       ; CLOCK_50   ; 13.592 ; 13.156 ; Rise       ; CLOCK_50        ;
;  HEX1[6]       ; CLOCK_50   ; 12.562 ; 12.942 ; Rise       ; CLOCK_50        ;
; HEX2[*]        ; CLOCK_50   ; 9.333  ; 9.401  ; Rise       ; CLOCK_50        ;
;  HEX2[0]       ; CLOCK_50   ; 9.780  ; 9.727  ; Rise       ; CLOCK_50        ;
;  HEX2[1]       ; CLOCK_50   ; 13.517 ; 13.137 ; Rise       ; CLOCK_50        ;
;  HEX2[2]       ; CLOCK_50   ; 13.998 ; 13.584 ; Rise       ; CLOCK_50        ;
;  HEX2[3]       ; CLOCK_50   ; 10.885 ; 10.645 ; Rise       ; CLOCK_50        ;
;  HEX2[4]       ; CLOCK_50   ; 10.358 ; 10.274 ; Rise       ; CLOCK_50        ;
;  HEX2[5]       ; CLOCK_50   ; 11.729 ; 11.484 ; Rise       ; CLOCK_50        ;
;  HEX2[6]       ; CLOCK_50   ; 9.333  ; 9.401  ; Rise       ; CLOCK_50        ;
; HEX3[*]        ; CLOCK_50   ; 12.758 ; 12.657 ; Rise       ; CLOCK_50        ;
;  HEX3[0]       ; CLOCK_50   ; 12.934 ; 12.802 ; Rise       ; CLOCK_50        ;
;  HEX3[1]       ; CLOCK_50   ; 13.119 ; 13.033 ; Rise       ; CLOCK_50        ;
;  HEX3[2]       ; CLOCK_50   ; 13.001 ; 12.874 ; Rise       ; CLOCK_50        ;
;  HEX3[3]       ; CLOCK_50   ; 13.464 ; 13.292 ; Rise       ; CLOCK_50        ;
;  HEX3[4]       ; CLOCK_50   ; 13.003 ; 12.891 ; Rise       ; CLOCK_50        ;
;  HEX3[5]       ; CLOCK_50   ; 12.758 ; 12.657 ; Rise       ; CLOCK_50        ;
;  HEX3[6]       ; CLOCK_50   ; 13.080 ; 13.223 ; Rise       ; CLOCK_50        ;
; HEX4[*]        ; CLOCK_50   ; 9.057  ; 8.991  ; Rise       ; CLOCK_50        ;
;  HEX4[0]       ; CLOCK_50   ; 10.971 ; 10.887 ; Rise       ; CLOCK_50        ;
;  HEX4[1]       ; CLOCK_50   ; 10.555 ; 10.386 ; Rise       ; CLOCK_50        ;
;  HEX4[2]       ; CLOCK_50   ; 9.057  ; 8.991  ; Rise       ; CLOCK_50        ;
;  HEX4[3]       ; CLOCK_50   ; 9.912  ; 9.785  ; Rise       ; CLOCK_50        ;
;  HEX4[4]       ; CLOCK_50   ; 12.958 ; 12.569 ; Rise       ; CLOCK_50        ;
;  HEX4[5]       ; CLOCK_50   ; 12.804 ; 12.543 ; Rise       ; CLOCK_50        ;
;  HEX4[6]       ; CLOCK_50   ; 13.949 ; 14.404 ; Rise       ; CLOCK_50        ;
; HEX5[*]        ; CLOCK_50   ; 10.636 ; 10.618 ; Rise       ; CLOCK_50        ;
;  HEX5[0]       ; CLOCK_50   ; 11.090 ; 10.956 ; Rise       ; CLOCK_50        ;
;  HEX5[1]       ; CLOCK_50   ; 11.004 ; 10.883 ; Rise       ; CLOCK_50        ;
;  HEX5[2]       ; CLOCK_50   ; 10.915 ; 10.729 ; Rise       ; CLOCK_50        ;
;  HEX5[3]       ; CLOCK_50   ; 10.824 ; 10.721 ; Rise       ; CLOCK_50        ;
;  HEX5[4]       ; CLOCK_50   ; 10.636 ; 10.618 ; Rise       ; CLOCK_50        ;
;  HEX5[5]       ; CLOCK_50   ; 11.763 ; 11.512 ; Rise       ; CLOCK_50        ;
;  HEX5[6]       ; CLOCK_50   ; 10.912 ; 11.069 ; Rise       ; CLOCK_50        ;
; HEX6[*]        ; CLOCK_50   ; 9.062  ; 8.935  ; Rise       ; CLOCK_50        ;
;  HEX6[0]       ; CLOCK_50   ; 13.248 ; 12.894 ; Rise       ; CLOCK_50        ;
;  HEX6[1]       ; CLOCK_50   ; 10.966 ; 10.794 ; Rise       ; CLOCK_50        ;
;  HEX6[2]       ; CLOCK_50   ; 10.701 ; 10.578 ; Rise       ; CLOCK_50        ;
;  HEX6[3]       ; CLOCK_50   ; 9.062  ; 8.935  ; Rise       ; CLOCK_50        ;
;  HEX6[4]       ; CLOCK_50   ; 9.196  ; 9.159  ; Rise       ; CLOCK_50        ;
;  HEX6[5]       ; CLOCK_50   ; 9.149  ; 9.094  ; Rise       ; CLOCK_50        ;
;  HEX6[6]       ; CLOCK_50   ; 9.892  ; 10.021 ; Rise       ; CLOCK_50        ;
; HEX7[*]        ; CLOCK_50   ; 12.111 ; 11.978 ; Rise       ; CLOCK_50        ;
;  HEX7[0]       ; CLOCK_50   ; 12.111 ; 11.978 ; Rise       ; CLOCK_50        ;
;  HEX7[1]       ; CLOCK_50   ; 12.181 ; 12.020 ; Rise       ; CLOCK_50        ;
;  HEX7[2]       ; CLOCK_50   ; 12.431 ; 12.303 ; Rise       ; CLOCK_50        ;
;  HEX7[3]       ; CLOCK_50   ; 13.778 ; 13.481 ; Rise       ; CLOCK_50        ;
;  HEX7[4]       ; CLOCK_50   ; 13.432 ; 13.189 ; Rise       ; CLOCK_50        ;
;  HEX7[5]       ; CLOCK_50   ; 13.111 ; 12.963 ; Rise       ; CLOCK_50        ;
;  HEX7[6]       ; CLOCK_50   ; 12.533 ; 12.643 ; Rise       ; CLOCK_50        ;
; LEDG[*]        ; CLOCK_50   ; 8.607  ; 8.490  ; Rise       ; CLOCK_50        ;
;  LEDG[0]       ; CLOCK_50   ; 9.848  ; 9.565  ; Rise       ; CLOCK_50        ;
;  LEDG[1]       ; CLOCK_50   ; 8.607  ; 8.490  ; Rise       ; CLOCK_50        ;
;  LEDG[2]       ; CLOCK_50   ; 14.838 ; 14.268 ; Rise       ; CLOCK_50        ;
;  LEDG[5]       ; CLOCK_50   ; 9.952  ; 9.800  ; Rise       ; CLOCK_50        ;
;  LEDG[6]       ; CLOCK_50   ; 9.192  ; 9.037  ; Rise       ; CLOCK_50        ;
;  LEDG[7]       ; CLOCK_50   ; 9.759  ; 9.635  ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 5.030  ; 5.138  ; Fall       ; CLOCK_50        ;
+----------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.666 ; 5.597 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.684 ; 5.615 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.684 ; 5.615 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.691 ; 5.622 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.691 ; 5.622 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.691 ; 5.622 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.691 ; 5.622 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.691 ; 5.622 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.691 ; 5.622 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.684 ; 5.615 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.666 ; 5.597 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.669 ; 5.600 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.669 ; 5.600 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.684 ; 5.615 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.676 ; 5.607 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.676 ; 5.607 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.691 ; 5.622 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.670 ; 5.601 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 6.864 ; 6.848 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.673 ; 5.604 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.673 ; 5.604 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.676 ; 5.607 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.676 ; 5.607 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.687 ; 5.618 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.687 ; 5.618 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 5.669 ; 5.600 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.690 ; 5.621 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.666 ; 5.597 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.687 ; 5.618 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.685 ; 5.616 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.671 ; 5.602 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.671 ; 5.602 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.671 ; 5.602 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.552 ; 5.483 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.569 ; 5.500 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.569 ; 5.500 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.576 ; 5.507 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.576 ; 5.507 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.576 ; 5.507 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.576 ; 5.507 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.576 ; 5.507 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.576 ; 5.507 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.568 ; 5.499 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.552 ; 5.483 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.554 ; 5.485 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.554 ; 5.485 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.568 ; 5.499 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.561 ; 5.492 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.561 ; 5.492 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.576 ; 5.507 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.556 ; 5.487 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 6.749 ; 6.733 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.558 ; 5.489 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.558 ; 5.489 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.561 ; 5.492 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.561 ; 5.492 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.572 ; 5.503 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.572 ; 5.503 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 5.554 ; 5.485 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.574 ; 5.505 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.552 ; 5.483 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.572 ; 5.503 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.570 ; 5.501 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.557 ; 5.488 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.557 ; 5.488 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.557 ; 5.488 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.615     ; 5.684     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.633     ; 5.702     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.633     ; 5.702     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.640     ; 5.709     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.640     ; 5.709     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.640     ; 5.709     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.640     ; 5.709     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.640     ; 5.709     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.640     ; 5.709     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.633     ; 5.702     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.615     ; 5.684     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.618     ; 5.687     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.618     ; 5.687     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.633     ; 5.702     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.625     ; 5.694     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.625     ; 5.694     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.640     ; 5.709     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.619     ; 5.688     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 6.866     ; 6.882     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.622     ; 5.691     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.622     ; 5.691     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.625     ; 5.694     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.625     ; 5.694     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.636     ; 5.705     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.636     ; 5.705     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 5.618     ; 5.687     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.639     ; 5.708     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.615     ; 5.684     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.636     ; 5.705     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.634     ; 5.703     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.620     ; 5.689     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.620     ; 5.689     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.620     ; 5.689     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.500     ; 5.569     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.517     ; 5.586     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.517     ; 5.586     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.524     ; 5.593     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.524     ; 5.593     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.524     ; 5.593     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.524     ; 5.593     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.524     ; 5.593     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.524     ; 5.593     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.516     ; 5.585     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.500     ; 5.569     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.502     ; 5.571     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.502     ; 5.571     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.516     ; 5.585     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.509     ; 5.578     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.509     ; 5.578     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.524     ; 5.593     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.504     ; 5.573     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 6.750     ; 6.766     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.506     ; 5.575     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.506     ; 5.575     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.509     ; 5.578     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.509     ; 5.578     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.520     ; 5.589     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.520     ; 5.589     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 5.502     ; 5.571     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.522     ; 5.591     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.500     ; 5.569     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.520     ; 5.589     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.518     ; 5.587     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.505     ; 5.574     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.505     ; 5.574     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.505     ; 5.574     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -2.489 ; -806.425       ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.166 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -1.288 ; -378.711          ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 1.500 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -629.451                     ;
+----------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.489 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 3.379      ;
; -2.457 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 3.372      ;
; -2.456 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 3.347      ;
; -2.444 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 3.334      ;
; -2.444 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 3.352      ;
; -2.434 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.312      ;
; -2.424 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.023     ; 3.340      ;
; -2.412 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 3.327      ;
; -2.411 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 3.320      ;
; -2.402 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 3.305      ;
; -2.399 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 3.307      ;
; -2.389 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 3.285      ;
; -2.387 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[59] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 3.277      ;
; -2.378 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[53] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 3.286      ;
; -2.366 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[56] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 3.279      ;
; -2.354 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[59] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 3.245      ;
; -2.345 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[53] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 3.254      ;
; -2.342 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[59] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 3.232      ;
; -2.333 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[56] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 3.247      ;
; -2.333 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[53] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 3.241      ;
; -2.332 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[59] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.210      ;
; -2.326 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.204      ;
; -2.323 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[53] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 3.219      ;
; -2.321 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[51] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 3.226      ;
; -2.321 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[56] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 3.234      ;
; -2.319 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[47] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 3.224      ;
; -2.311 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[56] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 3.212      ;
; -2.311 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.197      ;
; -2.310 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[49] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 3.215      ;
; -2.299 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[46] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 3.189      ;
; -2.294 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 3.197      ;
; -2.291 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 3.182      ;
; -2.289 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                         ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.177      ;
; -2.288 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[51] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 3.194      ;
; -2.287 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[55] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 3.195      ;
; -2.286 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[47] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 3.192      ;
; -2.281 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 3.177      ;
; -2.279 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.028     ; 3.190      ;
; -2.277 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[49] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 3.183      ;
; -2.276 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[51] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 3.181      ;
; -2.274 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[47] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 3.179      ;
; -2.266 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[51] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 3.159      ;
; -2.266 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[46] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 3.157      ;
; -2.266 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 3.170      ;
; -2.265 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[49] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 3.170      ;
; -2.264 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[47] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 3.157      ;
; -2.259 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.023     ; 3.175      ;
; -2.256 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                         ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 3.145      ;
; -2.255 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[49] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 3.148      ;
; -2.254 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[46] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 3.144      ;
; -2.254 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[55] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 3.163      ;
; -2.250 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 3.141      ;
; -2.246 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 3.155      ;
; -2.244 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[46] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.122      ;
; -2.244 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                         ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.132      ;
; -2.243 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[50] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 3.148      ;
; -2.242 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[55] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 3.150      ;
; -2.240 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[9] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.110      ;
; -2.238 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[58] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 3.150      ;
; -2.237 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 3.124      ;
; -2.237 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[52] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 3.145      ;
; -2.234 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                         ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.110      ;
; -2.232 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[55] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 3.128      ;
; -2.224 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[59] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.102      ;
; -2.218 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[47] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 3.126      ;
; -2.218 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.023     ; 3.134      ;
; -2.215 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[53] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 3.111      ;
; -2.210 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[57] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 3.123      ;
; -2.210 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[50] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 3.116      ;
; -2.209 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.094      ;
; -2.209 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[59] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.095      ;
; -2.208 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[9] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 3.103      ;
; -2.206 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[8] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.074      ;
; -2.205 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[58] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 3.118      ;
; -2.205 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 3.114      ;
; -2.205 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 3.117      ;
; -2.204 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[52] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 3.113      ;
; -2.203 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[56] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 3.104      ;
; -2.200 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[53] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 3.104      ;
; -2.198 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 3.106      ;
; -2.198 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[50] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 3.103      ;
; -2.195 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[9] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.083      ;
; -2.193 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 3.084      ;
; -2.193 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[58] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 3.105      ;
; -2.192 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 3.097      ;
; -2.192 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[52] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 3.100      ;
; -2.189 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[59] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 3.080      ;
; -2.188 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[50] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 3.081      ;
; -2.188 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[56] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 3.097      ;
; -2.185 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[47] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 3.094      ;
; -2.183 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[58] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 3.083      ;
; -2.182 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[52] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 3.078      ;
; -2.180 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[53] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 3.089      ;
; -2.177 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[57] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 3.091      ;
; -2.177 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 3.087      ;
; -2.174 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[8] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 3.067      ;
; -2.173 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[47] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 3.081      ;
; -2.168 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[56] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 3.082      ;
; -2.165 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[48] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 3.074      ;
; -2.165 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[57] ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 3.078      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.166 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                                                 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                                 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_0_dff                                                     ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_0_dff                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_2_dff                                                     ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_2_dff                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_1_dff                                                     ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_1_dff                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|usedw_is_2_dff                            ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|usedw_is_2_dff                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[4]                           ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[4]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[3]                           ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[3]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[2]                           ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[2]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[1]                           ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.307      ;
; 0.167 ; user_logic:user_logic_inst|state[2]                                                                                                                                                                                                      ; user_logic:user_logic_inst|state[2]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entries[1]         ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entries[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|wr_address         ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|wr_address         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                          ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|control_fixed_location_d1                                                                                                ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|control_fixed_location_d1                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                            ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                                          ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entries[0]         ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entries[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; LEDG[0]~reg0                                                                                                                                                                                                                             ; LEDG[0]~reg0                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; LEDG[5]~reg0                                                                                                                                                                                                                             ; LEDG[5]~reg0                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; LEDG[6]~reg0                                                                                                                                                                                                                             ; LEDG[6]~reg0                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; LEDG[7]~reg0                                                                                                                                                                                                                             ; LEDG[7]~reg0                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[3]                                                    ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[3]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[2]                                                    ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[2]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[1]                                                    ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[1]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[0]                                                    ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[0]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                                   ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.307      ;
; 0.168 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]                                                                                            ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                                            ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[0]                           ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.307      ;
; 0.170 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                        ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.253      ; 0.507      ;
; 0.171 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.495      ;
; 0.173 ; LEDG[2]~reg0                                                                                                                                                                                                                             ; LEDG[2]~reg0                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_Duplicate_1                                                                                                                      ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.315      ;
; 0.174 ; user_logic:user_logic_inst|state[0]                                                                                                                                                                                                      ; user_logic:user_logic_inst|state[0]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.314      ;
; 0.174 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|rd_ptr_lsb                                ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|rd_ptr_lsb                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.314      ;
; 0.174 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|rd_ptr_lsb                                                         ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|rd_ptr_lsb                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.314      ;
; 0.174 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.253      ; 0.511      ;
; 0.175 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address         ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                        ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                   ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                   ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; LEDG[1]~reg0                                                                                                                                                                                                                             ; LEDG[1]~reg0                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.178 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.312      ;
; 0.179 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[2]                             ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[2]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.319      ;
; 0.181 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.313      ;
; 0.183 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.317      ;
; 0.183 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                                                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.315      ;
; 0.184 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_qrb:wr_ptr|counter_reg_bit[4]        ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_qrb:wr_ptr|counter_reg_bit[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.325      ;
; 0.184 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_1_dff                                                     ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_0_dff                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.325      ;
; 0.186 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[22]                                                                                                              ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[56]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.318      ;
; 0.189 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_6s7:usedw_counter|counter_reg_bit[4] ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_6s7:usedw_counter|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.329      ;
; 0.199 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.331      ;
; 0.200 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                                                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.332      ;
; 0.201 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.333      ;
; 0.204 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                  ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.253      ; 0.541      ;
; 0.206 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.338      ;
; 0.208 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.340      ;
; 0.213 ; user_logic:user_logic_inst|state[1]                                                                                                                                                                                                      ; user_logic:user_logic_inst|state[0]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.353      ;
; 0.220 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                                                           ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.375      ;
; 0.220 ; user_logic:user_logic_inst|state[0]                                                                                                                                                                                                      ; LEDG[7]~reg0                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.360      ;
; 0.221 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                                           ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.376      ;
; 0.222 ; user_logic:user_logic_inst|state[0]                                                                                                                                                                                                      ; user_logic:user_logic_inst|state[2]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.362      ;
; 0.224 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.356      ;
; 0.224 ; user_logic:user_logic_inst|state[0]                                                                                                                                                                                                      ; LEDG[0]~reg0                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.364      ;
; 0.231 ; user_logic:user_logic_inst|state[0]                                                                                                                                                                                                      ; LEDG[5]~reg0                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.371      ;
; 0.232 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[1]                             ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[2]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.386      ;
; 0.234 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1                                                                                                                      ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.375      ;
; 0.241 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 0.575      ;
; 0.242 ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                               ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.383      ;
; 0.243 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                                            ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.375      ;
; 0.244 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][81]                                                                                            ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.376      ;
; 0.249 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[16]                                                                                                                                       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[50]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.381      ;
; 0.258 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_prb:rd_ptr_msb|counter_reg_bit[0]    ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.385      ;
; 0.259 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.391      ;
; 0.259 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.391      ;
; 0.259 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][81]                                                                                            ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][81]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.389      ;
; 0.260 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.392      ;
; 0.260 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                                                      ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.392      ;
; 0.261 ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                           ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.393      ;
; 0.265 ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_prb:rd_ptr_msb|counter_reg_bit[3]    ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[4]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.392      ;
; 0.268 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[2]                             ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[3]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.422      ;
; 0.268 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 0.602      ;
; 0.271 ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[0]                             ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[1]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.425      ;
; 0.271 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.403      ;
; 0.272 ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.404      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.288 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[7]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.118     ; 2.108      ;
; -1.288 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[2]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.118     ; 2.108      ;
; -1.287 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[25]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.120     ; 2.105      ;
; -1.287 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[19]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.135     ; 2.090      ;
; -1.287 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[18]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.135     ; 2.090      ;
; -1.287 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[17]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.135     ; 2.090      ;
; -1.287 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[15]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.119     ; 2.106      ;
; -1.287 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.118     ; 2.107      ;
; -1.287 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[5]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.118     ; 2.107      ;
; -1.287 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.118     ; 2.107      ;
; -1.287 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[3]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.118     ; 2.107      ;
; -1.286 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[27]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.122     ; 2.102      ;
; -1.286 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[23]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.122     ; 2.102      ;
; -1.286 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[22]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.122     ; 2.102      ;
; -1.286 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[12]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.125     ; 2.099      ;
; -1.286 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[8]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.125     ; 2.099      ;
; -1.286 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 2.100      ;
; -1.286 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.124     ; 2.100      ;
; -1.285 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.137     ; 2.086      ;
; -1.285 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[30]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.137     ; 2.086      ;
; -1.285 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.137     ; 2.086      ;
; -1.285 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.123     ; 2.100      ;
; -1.285 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[26]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.141     ; 2.082      ;
; -1.285 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[24]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.139     ; 2.084      ;
; -1.285 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[21]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.133     ; 2.090      ;
; -1.285 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[20]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.133     ; 2.090      ;
; -1.285 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[16]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.138     ; 2.085      ;
; -1.285 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[14]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.133     ; 2.090      ;
; -1.285 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[13]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.133     ; 2.090      ;
; -1.285 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[11]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.139     ; 2.084      ;
; -1.285 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[10]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.139     ; 2.084      ;
; -1.285 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[9]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.141     ; 2.082      ;
; -1.249 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.110      ;
; -1.248 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.109      ;
; -1.237 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.111      ;
; -1.237 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.111      ;
; -1.236 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.109      ;
; -1.236 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.109      ;
; -1.236 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.110      ;
; -1.236 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.110      ;
; -1.236 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.110      ;
; -1.236 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.110      ;
; -1.236 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 2.109      ;
; -1.236 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[17]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.093      ;
; -1.236 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[18]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.093      ;
; -1.236 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[19]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.093      ;
; -1.236 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[25]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.108      ;
; -1.236 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.110      ;
; -1.235 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.105      ;
; -1.235 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.102      ;
; -1.235 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.102      ;
; -1.235 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.103      ;
; -1.235 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.103      ;
; -1.235 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.102      ;
; -1.235 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.102      ;
; -1.235 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[22]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.105      ;
; -1.235 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[23]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.105      ;
; -1.235 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[27]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.105      ;
; -1.235 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.103      ;
; -1.235 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.100      ;
; -1.234 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.103      ;
; -1.234 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 2.085      ;
; -1.234 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 2.087      ;
; -1.234 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 2.085      ;
; -1.234 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 2.087      ;
; -1.234 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 2.087      ;
; -1.234 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.093      ;
; -1.234 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.093      ;
; -1.234 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[16]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 2.088      ;
; -1.234 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[20]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.093      ;
; -1.234 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[21]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.093      ;
; -1.234 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[24]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 2.087      ;
; -1.234 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[26]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 2.085      ;
; -1.234 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[28]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.103      ;
; -1.234 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[29]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 2.089      ;
; -1.234 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[30]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 2.089      ;
; -1.234 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[31]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 2.089      ;
; -1.234 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.097      ;
; -1.145 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.006      ;
; -1.145 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.006      ;
; -1.144 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.005      ;
; -1.144 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.005      ;
; -1.144 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.005      ;
; -1.144 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.005      ;
; -1.144 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.004      ;
; -1.144 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_17 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 1.988      ;
; -1.144 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_18 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 1.988      ;
; -1.144 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_19 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 1.988      ;
; -1.144 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_25 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.003      ;
; -1.143 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 1.998      ;
; -1.143 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 1.998      ;
; -1.143 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 1.997      ;
; -1.143 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 1.997      ;
; -1.143 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_22 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.000      ;
; -1.143 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_23 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.000      ;
; -1.143 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_27 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.000      ;
; -1.142 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_31 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 1.984      ;
; -1.142 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 1.980      ;
; -1.142 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 1.982      ;
; -1.142 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 1.982      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.500 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 1.828      ;
; 1.500 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 1.828      ;
; 1.500 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_prb:rd_ptr_msb|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 1.830      ;
; 1.500 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_prb:rd_ptr_msb|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 1.830      ;
; 1.500 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_prb:rd_ptr_msb|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 1.830      ;
; 1.500 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_prb:rd_ptr_msb|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 1.830      ;
; 1.501 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|packet_in_progress                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 1.816      ;
; 1.501 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.813      ;
; 1.501 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.813      ;
; 1.501 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[16]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.813      ;
; 1.501 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[17]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.813      ;
; 1.501 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[18]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.813      ;
; 1.501 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[19]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.813      ;
; 1.502 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 1.818      ;
; 1.502 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 1.818      ;
; 1.502 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 1.816      ;
; 1.502 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 1.816      ;
; 1.502 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[20]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 1.818      ;
; 1.502 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[21]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 1.818      ;
; 1.502 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[22]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 1.818      ;
; 1.502 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[23]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 1.818      ;
; 1.502 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[24]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 1.818      ;
; 1.503 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 1.809      ;
; 1.503 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 1.809      ;
; 1.503 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 1.809      ;
; 1.503 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 1.809      ;
; 1.503 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 1.809      ;
; 1.503 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 1.809      ;
; 1.503 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 1.809      ;
; 1.503 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[26]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 1.809      ;
; 1.504 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|control_fixed_location_d1                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 1.822      ;
; 1.507 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 1.825      ;
; 1.507 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 1.825      ;
; 1.507 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 1.825      ;
; 1.507 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 1.825      ;
; 1.507 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 1.825      ;
; 1.507 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 1.825      ;
; 1.508 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|wr_address      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 1.814      ;
; 1.509 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|altera_merlin_master_agent:read_master_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.813      ;
; 1.509 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|control_fixed_location_d1                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 1.815      ;
; 1.509 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_0_dff                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.813      ;
; 1.509 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_2_dff                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.813      ;
; 1.509 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_1_dff                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.813      ;
; 1.509 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|empty_dff                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.813      ;
; 1.509 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[3]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 1.815      ;
; 1.509 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[2]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 1.815      ;
; 1.509 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 1.815      ;
; 1.509 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 1.815      ;
; 1.513 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|usedw_is_1_dff                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.818      ;
; 1.513 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|usedw_is_0_dff                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.818      ;
; 1.513 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|usedw_is_2_dff                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.818      ;
; 1.513 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|empty_dff                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.818      ;
; 1.513 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|rd_ptr_lsb                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.213      ; 1.810      ;
; 1.514 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 1.828      ;
; 1.514 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 1.828      ;
; 1.514 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 1.828      ;
; 1.514 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 1.828      ;
; 1.514 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 1.830      ;
; 1.514 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 1.830      ;
; 1.514 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[2]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 1.830      ;
; 1.514 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|low_addressa[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 1.830      ;
; 1.515 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.823      ;
; 1.515 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.823      ;
; 1.515 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|rd_ptr_lsb                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 1.816      ;
; 1.515 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.823      ;
; 1.515 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[27]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.823      ;
; 1.515 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[28]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.823      ;
; 1.515 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[29]~_Duplicate_1                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.823      ;
; 1.517 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[2]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.822      ;
; 1.517 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[3]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.822      ;
; 1.517 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[4]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.822      ;
; 1.517 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[5]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.822      ;
; 1.517 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[6]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.822      ;
; 1.517 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[7]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.822      ;
; 1.517 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[8]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.822      ;
; 1.517 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[9]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.822      ;
; 1.517 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[10]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.822      ;
; 1.517 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[11]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.822      ;
; 1.517 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[12]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.822      ;
; 1.517 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[13]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.822      ;
; 1.518 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 1.827      ;
; 1.518 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 1.827      ;
; 1.518 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 1.827      ;
; 1.518 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 1.827      ;
; 1.518 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 1.820      ;
; 1.518 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 1.820      ;
; 1.518 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 1.820      ;
; 1.518 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[2]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.814      ;
; 1.518 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[3]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.814      ;
; 1.518 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[4]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.814      ;
; 1.518 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[5]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.814      ;
; 1.518 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[6]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.814      ;
; 1.518 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[7]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.814      ;
; 1.518 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[8]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.814      ;
; 1.518 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[9]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.814      ;
; 1.518 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[10]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.814      ;
; 1.518 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[11]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.814      ;
; 1.518 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[12]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.814      ;
; 1.518 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[13]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.814      ;
; 1.519 ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entries[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 1.813      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; LEDG[0]~reg0                                                                                                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; LEDG[1]~reg0                                                                                                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; LEDG[2]~reg0                                                                                                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; LEDG[5]~reg0                                                                                                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; LEDG[6]~reg0                                                                                                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; LEDG[7]~reg0                                                                                                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][81]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][81]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][81]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][81]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_merlin_master_agent:read_master_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|packet_in_progress                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[0]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[10]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[11]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[12]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[13]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[14]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[15]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[16]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[17]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[18]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[19]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[1]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[20]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[21]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[22]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[23]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[2]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[3]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[4]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[5]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[6]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[7]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[8]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[9]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[0]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[10]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[11]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[12]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[13]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[14]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[15]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[16]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[17]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[18]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[19]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[1]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[20]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[21]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[22]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[23]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[24]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[25]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[26]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[27]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[28]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[29]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[2]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[30]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[31]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[3]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[4]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[5]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[6]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[7]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[8]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[9]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entries[0] ;
+--------+--------------+----------------+------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -1.001 ; -0.626 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -1.064 ; -0.689 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.064 ; -0.689 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.100 ; -0.725 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.100 ; -0.725 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.090 ; -0.715 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -1.080 ; -0.705 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -1.070 ; -0.695 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.090 ; -0.715 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -1.063 ; -0.688 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.047 ; -0.672 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.059 ; -0.684 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.039 ; -0.664 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.073 ; -0.698 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.045 ; -0.670 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.065 ; -0.690 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; -1.069 ; -0.694 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; -1.040 ; -0.665 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; -1.063 ; -0.688 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; -1.053 ; -0.678 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; -1.063 ; -0.688 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; -1.055 ; -0.680 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; -1.055 ; -0.680 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; -1.096 ; -0.721 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; -1.076 ; -0.701 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; -1.039 ; -0.664 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; -1.008 ; -0.633 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; -1.037 ; -0.662 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; -1.006 ; -0.631 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; -1.005 ; -0.630 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; -1.011 ; -0.636 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; -1.011 ; -0.636 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; -1.001 ; -0.626 ; Rise       ; CLOCK_50        ;
; KEY[*]       ; CLOCK_50   ; 2.682  ; 3.332  ; Rise       ; CLOCK_50        ;
;  KEY[0]      ; CLOCK_50   ; 2.682  ; 3.332  ; Rise       ; CLOCK_50        ;
; SW[*]        ; CLOCK_50   ; 2.349  ; 3.236  ; Rise       ; CLOCK_50        ;
;  SW[17]      ; CLOCK_50   ; 2.349  ; 3.236  ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.239  ; 0.864  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.202  ; 0.827  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.202  ; 0.827  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.239  ; 0.864  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.239  ; 0.864  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.229  ; 0.854  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.219  ; 0.844  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.209  ; 0.834  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.229  ; 0.854  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.201  ; 0.826  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.184  ; 0.809  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.197  ; 0.822  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.177  ; 0.802  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.211  ; 0.836  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.183  ; 0.808  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.203  ; 0.828  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.208  ; 0.833  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.178  ; 0.803  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.201  ; 0.826  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.191  ; 0.816  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.201  ; 0.826  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.193  ; 0.818  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.193  ; 0.818  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.235  ; 0.860  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.215  ; 0.840  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.177  ; 0.802  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.147  ; 0.772  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.174  ; 0.799  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.145  ; 0.770  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.143  ; 0.768  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.149  ; 0.774  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.149  ; 0.774  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.139  ; 0.764  ; Rise       ; CLOCK_50        ;
; KEY[*]       ; CLOCK_50   ; -1.112 ; -1.850 ; Rise       ; CLOCK_50        ;
;  KEY[0]      ; CLOCK_50   ; -1.112 ; -1.850 ; Rise       ; CLOCK_50        ;
; SW[*]        ; CLOCK_50   ; -2.024 ; -2.887 ; Rise       ; CLOCK_50        ;
;  SW[17]      ; CLOCK_50   ; -2.024 ; -2.887 ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 4.421 ; 4.471 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.569 ; 3.563 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.581 ; 3.575 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.547 ; 3.541 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.547 ; 3.541 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.515 ; 3.509 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.515 ; 3.509 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.534 ; 3.528 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.514 ; 3.508 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.500 ; 3.494 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.503 ; 3.497 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.544 ; 3.538 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.421 ; 4.471 ; Rise       ; CLOCK_50        ;
; DRAM_BA[*]     ; CLOCK_50   ; 3.546 ; 3.540 ; Rise       ; CLOCK_50        ;
;  DRAM_BA[0]    ; CLOCK_50   ; 3.546 ; 3.540 ; Rise       ; CLOCK_50        ;
;  DRAM_BA[1]    ; CLOCK_50   ; 3.525 ; 3.519 ; Rise       ; CLOCK_50        ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.566 ; 3.560 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 3.168 ; 3.417 ; Rise       ; CLOCK_50        ;
; DRAM_CS_N      ; CLOCK_50   ; 3.536 ; 3.530 ; Rise       ; CLOCK_50        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 4.430 ; 4.480 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.518 ; 3.512 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.518 ; 3.512 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.495 ; 3.489 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.495 ; 3.489 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.505 ; 3.499 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.515 ; 3.509 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 3.525 ; 3.519 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.505 ; 3.499 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.517 ; 3.511 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.500 ; 3.494 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.493 ; 3.487 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.513 ; 3.507 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.507 ; 3.501 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.519 ; 3.513 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.499 ; 3.493 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.524 ; 3.518 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 3.514 ; 3.508 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 4.430 ; 4.480 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 3.507 ; 3.501 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 3.497 ; 3.491 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 3.509 ; 3.503 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 3.509 ; 3.503 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 3.491 ; 3.485 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 3.511 ; 3.505 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 3.513 ; 3.507 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 3.583 ; 3.577 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 3.510 ; 3.504 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 3.581 ; 3.575 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 3.579 ; 3.573 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 3.545 ; 3.539 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 3.545 ; 3.539 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 3.555 ; 3.549 ; Rise       ; CLOCK_50        ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.574 ; 3.568 ; Rise       ; CLOCK_50        ;
; DRAM_WE_N      ; CLOCK_50   ; 3.574 ; 3.568 ; Rise       ; CLOCK_50        ;
; HEX0[*]        ; CLOCK_50   ; 7.532 ; 7.893 ; Rise       ; CLOCK_50        ;
;  HEX0[0]       ; CLOCK_50   ; 6.308 ; 6.603 ; Rise       ; CLOCK_50        ;
;  HEX0[1]       ; CLOCK_50   ; 5.978 ; 6.236 ; Rise       ; CLOCK_50        ;
;  HEX0[2]       ; CLOCK_50   ; 7.532 ; 7.893 ; Rise       ; CLOCK_50        ;
;  HEX0[3]       ; CLOCK_50   ; 5.781 ; 6.036 ; Rise       ; CLOCK_50        ;
;  HEX0[4]       ; CLOCK_50   ; 6.407 ; 6.633 ; Rise       ; CLOCK_50        ;
;  HEX0[5]       ; CLOCK_50   ; 6.123 ; 6.325 ; Rise       ; CLOCK_50        ;
;  HEX0[6]       ; CLOCK_50   ; 7.493 ; 7.085 ; Rise       ; CLOCK_50        ;
; HEX1[*]        ; CLOCK_50   ; 8.292 ; 8.813 ; Rise       ; CLOCK_50        ;
;  HEX1[0]       ; CLOCK_50   ; 6.187 ; 6.462 ; Rise       ; CLOCK_50        ;
;  HEX1[1]       ; CLOCK_50   ; 7.230 ; 7.606 ; Rise       ; CLOCK_50        ;
;  HEX1[2]       ; CLOCK_50   ; 6.347 ; 6.649 ; Rise       ; CLOCK_50        ;
;  HEX1[3]       ; CLOCK_50   ; 8.282 ; 8.813 ; Rise       ; CLOCK_50        ;
;  HEX1[4]       ; CLOCK_50   ; 6.633 ; 6.859 ; Rise       ; CLOCK_50        ;
;  HEX1[5]       ; CLOCK_50   ; 8.184 ; 8.695 ; Rise       ; CLOCK_50        ;
;  HEX1[6]       ; CLOCK_50   ; 8.292 ; 7.787 ; Rise       ; CLOCK_50        ;
; HEX2[*]        ; CLOCK_50   ; 8.442 ; 8.963 ; Rise       ; CLOCK_50        ;
;  HEX2[0]       ; CLOCK_50   ; 6.118 ; 6.380 ; Rise       ; CLOCK_50        ;
;  HEX2[1]       ; CLOCK_50   ; 8.211 ; 8.740 ; Rise       ; CLOCK_50        ;
;  HEX2[2]       ; CLOCK_50   ; 8.442 ; 8.963 ; Rise       ; CLOCK_50        ;
;  HEX2[3]       ; CLOCK_50   ; 6.673 ; 6.976 ; Rise       ; CLOCK_50        ;
;  HEX2[4]       ; CLOCK_50   ; 6.425 ; 6.737 ; Rise       ; CLOCK_50        ;
;  HEX2[5]       ; CLOCK_50   ; 7.205 ; 7.588 ; Rise       ; CLOCK_50        ;
;  HEX2[6]       ; CLOCK_50   ; 6.116 ; 5.859 ; Rise       ; CLOCK_50        ;
; HEX3[*]        ; CLOCK_50   ; 8.583 ; 8.701 ; Rise       ; CLOCK_50        ;
;  HEX3[0]       ; CLOCK_50   ; 8.301 ; 8.385 ; Rise       ; CLOCK_50        ;
;  HEX3[1]       ; CLOCK_50   ; 8.432 ; 8.547 ; Rise       ; CLOCK_50        ;
;  HEX3[2]       ; CLOCK_50   ; 8.344 ; 8.453 ; Rise       ; CLOCK_50        ;
;  HEX3[3]       ; CLOCK_50   ; 8.581 ; 8.701 ; Rise       ; CLOCK_50        ;
;  HEX3[4]       ; CLOCK_50   ; 8.358 ; 8.409 ; Rise       ; CLOCK_50        ;
;  HEX3[5]       ; CLOCK_50   ; 8.225 ; 8.300 ; Rise       ; CLOCK_50        ;
;  HEX3[6]       ; CLOCK_50   ; 8.583 ; 8.489 ; Rise       ; CLOCK_50        ;
; HEX4[*]        ; CLOCK_50   ; 9.396 ; 8.832 ; Rise       ; CLOCK_50        ;
;  HEX4[0]       ; CLOCK_50   ; 6.930 ; 7.239 ; Rise       ; CLOCK_50        ;
;  HEX4[1]       ; CLOCK_50   ; 6.626 ; 6.906 ; Rise       ; CLOCK_50        ;
;  HEX4[2]       ; CLOCK_50   ; 5.615 ; 5.888 ; Rise       ; CLOCK_50        ;
;  HEX4[3]       ; CLOCK_50   ; 6.190 ; 6.439 ; Rise       ; CLOCK_50        ;
;  HEX4[4]       ; CLOCK_50   ; 7.879 ; 8.290 ; Rise       ; CLOCK_50        ;
;  HEX4[5]       ; CLOCK_50   ; 7.949 ; 8.401 ; Rise       ; CLOCK_50        ;
;  HEX4[6]       ; CLOCK_50   ; 9.396 ; 8.832 ; Rise       ; CLOCK_50        ;
; HEX5[*]        ; CLOCK_50   ; 8.689 ; 8.832 ; Rise       ; CLOCK_50        ;
;  HEX5[0]       ; CLOCK_50   ; 8.340 ; 8.462 ; Rise       ; CLOCK_50        ;
;  HEX5[1]       ; CLOCK_50   ; 8.295 ; 8.431 ; Rise       ; CLOCK_50        ;
;  HEX5[2]       ; CLOCK_50   ; 8.110 ; 8.321 ; Rise       ; CLOCK_50        ;
;  HEX5[3]       ; CLOCK_50   ; 8.199 ; 8.297 ; Rise       ; CLOCK_50        ;
;  HEX5[4]       ; CLOCK_50   ; 8.109 ; 8.106 ; Rise       ; CLOCK_50        ;
;  HEX5[5]       ; CLOCK_50   ; 8.689 ; 8.832 ; Rise       ; CLOCK_50        ;
;  HEX5[6]       ; CLOCK_50   ; 8.428 ; 8.317 ; Rise       ; CLOCK_50        ;
; HEX6[*]        ; CLOCK_50   ; 8.329 ; 8.867 ; Rise       ; CLOCK_50        ;
;  HEX6[0]       ; CLOCK_50   ; 8.329 ; 8.867 ; Rise       ; CLOCK_50        ;
;  HEX6[1]       ; CLOCK_50   ; 7.010 ; 7.414 ; Rise       ; CLOCK_50        ;
;  HEX6[2]       ; CLOCK_50   ; 7.035 ; 7.361 ; Rise       ; CLOCK_50        ;
;  HEX6[3]       ; CLOCK_50   ; 5.882 ; 6.123 ; Rise       ; CLOCK_50        ;
;  HEX6[4]       ; CLOCK_50   ; 5.988 ; 6.145 ; Rise       ; CLOCK_50        ;
;  HEX6[5]       ; CLOCK_50   ; 5.952 ; 6.191 ; Rise       ; CLOCK_50        ;
;  HEX6[6]       ; CLOCK_50   ; 6.739 ; 6.399 ; Rise       ; CLOCK_50        ;
; HEX7[*]        ; CLOCK_50   ; 8.628 ; 8.901 ; Rise       ; CLOCK_50        ;
;  HEX7[0]       ; CLOCK_50   ; 7.714 ; 7.864 ; Rise       ; CLOCK_50        ;
;  HEX7[1]       ; CLOCK_50   ; 7.696 ; 7.862 ; Rise       ; CLOCK_50        ;
;  HEX7[2]       ; CLOCK_50   ; 7.923 ; 8.053 ; Rise       ; CLOCK_50        ;
;  HEX7[3]       ; CLOCK_50   ; 8.628 ; 8.901 ; Rise       ; CLOCK_50        ;
;  HEX7[4]       ; CLOCK_50   ; 8.433 ; 8.563 ; Rise       ; CLOCK_50        ;
;  HEX7[5]       ; CLOCK_50   ; 8.286 ; 8.470 ; Rise       ; CLOCK_50        ;
;  HEX7[6]       ; CLOCK_50   ; 8.211 ; 7.995 ; Rise       ; CLOCK_50        ;
; LEDG[*]        ; CLOCK_50   ; 8.677 ; 9.338 ; Rise       ; CLOCK_50        ;
;  LEDG[0]       ; CLOCK_50   ; 5.792 ; 6.056 ; Rise       ; CLOCK_50        ;
;  LEDG[1]       ; CLOCK_50   ; 5.155 ; 5.395 ; Rise       ; CLOCK_50        ;
;  LEDG[2]       ; CLOCK_50   ; 8.677 ; 9.338 ; Rise       ; CLOCK_50        ;
;  LEDG[5]       ; CLOCK_50   ; 5.917 ; 6.243 ; Rise       ; CLOCK_50        ;
;  LEDG[6]       ; CLOCK_50   ; 5.449 ; 5.687 ; Rise       ; CLOCK_50        ;
;  LEDG[7]       ; CLOCK_50   ; 5.811 ; 6.137 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 3.168 ; 3.417 ; Fall       ; CLOCK_50        ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.432 ; 3.425 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.500 ; 3.493 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.511 ; 3.504 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.478 ; 3.471 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.478 ; 3.471 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.445 ; 3.438 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.445 ; 3.438 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.464 ; 3.457 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.444 ; 3.437 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.432 ; 3.425 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.434 ; 3.427 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.474 ; 3.467 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.352 ; 4.401 ; Rise       ; CLOCK_50        ;
; DRAM_BA[*]     ; CLOCK_50   ; 3.455 ; 3.448 ; Rise       ; CLOCK_50        ;
;  DRAM_BA[0]    ; CLOCK_50   ; 3.476 ; 3.469 ; Rise       ; CLOCK_50        ;
;  DRAM_BA[1]    ; CLOCK_50   ; 3.455 ; 3.448 ; Rise       ; CLOCK_50        ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.496 ; 3.489 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 3.074 ; 3.329 ; Rise       ; CLOCK_50        ;
; DRAM_CS_N      ; CLOCK_50   ; 3.466 ; 3.459 ; Rise       ; CLOCK_50        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.421 ; 3.414 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.449 ; 3.442 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.449 ; 3.442 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.425 ; 3.418 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.425 ; 3.418 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.435 ; 3.428 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.445 ; 3.438 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 3.455 ; 3.448 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.435 ; 3.428 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.448 ; 3.441 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.432 ; 3.425 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.424 ; 3.417 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.444 ; 3.437 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.438 ; 3.431 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.450 ; 3.443 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.430 ; 3.423 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.454 ; 3.447 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 3.445 ; 3.438 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 4.361 ; 4.410 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 3.438 ; 3.431 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 3.428 ; 3.421 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 3.440 ; 3.433 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 3.440 ; 3.433 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 3.421 ; 3.414 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 3.441 ; 3.434 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 3.444 ; 3.437 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 3.513 ; 3.506 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 3.442 ; 3.435 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 3.511 ; 3.504 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 3.510 ; 3.503 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 3.476 ; 3.469 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 3.476 ; 3.469 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 3.486 ; 3.479 ; Rise       ; CLOCK_50        ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.504 ; 3.497 ; Rise       ; CLOCK_50        ;
; DRAM_WE_N      ; CLOCK_50   ; 3.504 ; 3.497 ; Rise       ; CLOCK_50        ;
; HEX0[*]        ; CLOCK_50   ; 5.328 ; 5.546 ; Rise       ; CLOCK_50        ;
;  HEX0[0]       ; CLOCK_50   ; 5.833 ; 6.102 ; Rise       ; CLOCK_50        ;
;  HEX0[1]       ; CLOCK_50   ; 5.519 ; 5.753 ; Rise       ; CLOCK_50        ;
;  HEX0[2]       ; CLOCK_50   ; 7.005 ; 7.422 ; Rise       ; CLOCK_50        ;
;  HEX0[3]       ; CLOCK_50   ; 5.328 ; 5.546 ; Rise       ; CLOCK_50        ;
;  HEX0[4]       ; CLOCK_50   ; 5.923 ; 6.193 ; Rise       ; CLOCK_50        ;
;  HEX0[5]       ; CLOCK_50   ; 5.622 ; 5.883 ; Rise       ; CLOCK_50        ;
;  HEX0[6]       ; CLOCK_50   ; 6.959 ; 6.582 ; Rise       ; CLOCK_50        ;
; HEX1[*]        ; CLOCK_50   ; 5.745 ; 6.007 ; Rise       ; CLOCK_50        ;
;  HEX1[0]       ; CLOCK_50   ; 5.745 ; 6.007 ; Rise       ; CLOCK_50        ;
;  HEX1[1]       ; CLOCK_50   ; 6.807 ; 7.206 ; Rise       ; CLOCK_50        ;
;  HEX1[2]       ; CLOCK_50   ; 5.887 ; 6.187 ; Rise       ; CLOCK_50        ;
;  HEX1[3]       ; CLOCK_50   ; 7.739 ; 8.251 ; Rise       ; CLOCK_50        ;
;  HEX1[4]       ; CLOCK_50   ; 6.151 ; 6.452 ; Rise       ; CLOCK_50        ;
;  HEX1[5]       ; CLOCK_50   ; 7.650 ; 8.151 ; Rise       ; CLOCK_50        ;
;  HEX1[6]       ; CLOCK_50   ; 7.763 ; 7.301 ; Rise       ; CLOCK_50        ;
; HEX2[*]        ; CLOCK_50   ; 5.623 ; 5.413 ; Rise       ; CLOCK_50        ;
;  HEX2[0]       ; CLOCK_50   ; 5.623 ; 5.892 ; Rise       ; CLOCK_50        ;
;  HEX2[1]       ; CLOCK_50   ; 7.647 ; 8.155 ; Rise       ; CLOCK_50        ;
;  HEX2[2]       ; CLOCK_50   ; 7.873 ; 8.475 ; Rise       ; CLOCK_50        ;
;  HEX2[3]       ; CLOCK_50   ; 6.200 ; 6.514 ; Rise       ; CLOCK_50        ;
;  HEX2[4]       ; CLOCK_50   ; 6.004 ; 6.233 ; Rise       ; CLOCK_50        ;
;  HEX2[5]       ; CLOCK_50   ; 6.676 ; 7.061 ; Rise       ; CLOCK_50        ;
;  HEX2[6]       ; CLOCK_50   ; 5.645 ; 5.413 ; Rise       ; CLOCK_50        ;
; HEX3[*]        ; CLOCK_50   ; 7.378 ; 7.456 ; Rise       ; CLOCK_50        ;
;  HEX3[0]       ; CLOCK_50   ; 7.451 ; 7.527 ; Rise       ; CLOCK_50        ;
;  HEX3[1]       ; CLOCK_50   ; 7.582 ; 7.680 ; Rise       ; CLOCK_50        ;
;  HEX3[2]       ; CLOCK_50   ; 7.532 ; 7.602 ; Rise       ; CLOCK_50        ;
;  HEX3[3]       ; CLOCK_50   ; 7.724 ; 7.833 ; Rise       ; CLOCK_50        ;
;  HEX3[4]       ; CLOCK_50   ; 7.509 ; 7.600 ; Rise       ; CLOCK_50        ;
;  HEX3[5]       ; CLOCK_50   ; 7.378 ; 7.456 ; Rise       ; CLOCK_50        ;
;  HEX3[6]       ; CLOCK_50   ; 7.720 ; 7.637 ; Rise       ; CLOCK_50        ;
; HEX4[*]        ; CLOCK_50   ; 5.223 ; 5.432 ; Rise       ; CLOCK_50        ;
;  HEX4[0]       ; CLOCK_50   ; 6.266 ; 6.587 ; Rise       ; CLOCK_50        ;
;  HEX4[1]       ; CLOCK_50   ; 5.999 ; 6.366 ; Rise       ; CLOCK_50        ;
;  HEX4[2]       ; CLOCK_50   ; 5.223 ; 5.432 ; Rise       ; CLOCK_50        ;
;  HEX4[3]       ; CLOCK_50   ; 5.693 ; 5.957 ; Rise       ; CLOCK_50        ;
;  HEX4[4]       ; CLOCK_50   ; 7.404 ; 7.799 ; Rise       ; CLOCK_50        ;
;  HEX4[5]       ; CLOCK_50   ; 7.280 ; 7.712 ; Rise       ; CLOCK_50        ;
;  HEX4[6]       ; CLOCK_50   ; 8.649 ; 8.123 ; Rise       ; CLOCK_50        ;
; HEX5[*]        ; CLOCK_50   ; 6.208 ; 6.198 ; Rise       ; CLOCK_50        ;
;  HEX5[0]       ; CLOCK_50   ; 6.328 ; 6.440 ; Rise       ; CLOCK_50        ;
;  HEX5[1]       ; CLOCK_50   ; 6.286 ; 6.418 ; Rise       ; CLOCK_50        ;
;  HEX5[2]       ; CLOCK_50   ; 6.208 ; 6.320 ; Rise       ; CLOCK_50        ;
;  HEX5[3]       ; CLOCK_50   ; 6.231 ; 6.291 ; Rise       ; CLOCK_50        ;
;  HEX5[4]       ; CLOCK_50   ; 6.412 ; 6.198 ; Rise       ; CLOCK_50        ;
;  HEX5[5]       ; CLOCK_50   ; 6.669 ; 6.814 ; Rise       ; CLOCK_50        ;
;  HEX5[6]       ; CLOCK_50   ; 6.419 ; 6.320 ; Rise       ; CLOCK_50        ;
; HEX6[*]        ; CLOCK_50   ; 5.219 ; 5.436 ; Rise       ; CLOCK_50        ;
;  HEX6[0]       ; CLOCK_50   ; 7.564 ; 8.094 ; Rise       ; CLOCK_50        ;
;  HEX6[1]       ; CLOCK_50   ; 6.318 ; 6.697 ; Rise       ; CLOCK_50        ;
;  HEX6[2]       ; CLOCK_50   ; 6.416 ; 6.681 ; Rise       ; CLOCK_50        ;
;  HEX6[3]       ; CLOCK_50   ; 5.219 ; 5.436 ; Rise       ; CLOCK_50        ;
;  HEX6[4]       ; CLOCK_50   ; 5.308 ; 5.593 ; Rise       ; CLOCK_50        ;
;  HEX6[5]       ; CLOCK_50   ; 5.289 ; 5.561 ; Rise       ; CLOCK_50        ;
;  HEX6[6]       ; CLOCK_50   ; 6.039 ; 5.737 ; Rise       ; CLOCK_50        ;
; HEX7[*]        ; CLOCK_50   ; 6.968 ; 7.105 ; Rise       ; CLOCK_50        ;
;  HEX7[0]       ; CLOCK_50   ; 6.968 ; 7.105 ; Rise       ; CLOCK_50        ;
;  HEX7[1]       ; CLOCK_50   ; 6.973 ; 7.108 ; Rise       ; CLOCK_50        ;
;  HEX7[2]       ; CLOCK_50   ; 7.161 ; 7.306 ; Rise       ; CLOCK_50        ;
;  HEX7[3]       ; CLOCK_50   ; 7.864 ; 8.093 ; Rise       ; CLOCK_50        ;
;  HEX7[4]       ; CLOCK_50   ; 7.650 ; 7.904 ; Rise       ; CLOCK_50        ;
;  HEX7[5]       ; CLOCK_50   ; 7.497 ; 7.740 ; Rise       ; CLOCK_50        ;
;  HEX7[6]       ; CLOCK_50   ; 7.442 ; 7.261 ; Rise       ; CLOCK_50        ;
; LEDG[*]        ; CLOCK_50   ; 4.977 ; 5.208 ; Rise       ; CLOCK_50        ;
;  LEDG[0]       ; CLOCK_50   ; 5.590 ; 5.845 ; Rise       ; CLOCK_50        ;
;  LEDG[1]       ; CLOCK_50   ; 4.977 ; 5.208 ; Rise       ; CLOCK_50        ;
;  LEDG[2]       ; CLOCK_50   ; 8.358 ; 8.993 ; Rise       ; CLOCK_50        ;
;  LEDG[5]       ; CLOCK_50   ; 5.710 ; 6.024 ; Rise       ; CLOCK_50        ;
;  LEDG[6]       ; CLOCK_50   ; 5.258 ; 5.487 ; Rise       ; CLOCK_50        ;
;  LEDG[7]       ; CLOCK_50   ; 5.608 ; 5.922 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 3.074 ; 3.329 ; Fall       ; CLOCK_50        ;
+----------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.435 ; 3.421 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.453 ; 3.439 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.453 ; 3.439 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.460 ; 3.446 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.460 ; 3.446 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.460 ; 3.446 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.460 ; 3.446 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.460 ; 3.446 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.460 ; 3.446 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.452 ; 3.438 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.435 ; 3.421 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.438 ; 3.424 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.438 ; 3.424 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.452 ; 3.438 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.444 ; 3.430 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.444 ; 3.430 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.459 ; 3.445 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.439 ; 3.425 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.376 ; 4.411 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.442 ; 3.428 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.442 ; 3.428 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.444 ; 3.430 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.444 ; 3.430 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.456 ; 3.442 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.456 ; 3.442 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.438 ; 3.424 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.458 ; 3.444 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.435 ; 3.421 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.456 ; 3.442 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.454 ; 3.440 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.440 ; 3.426 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.440 ; 3.426 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.440 ; 3.426 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.368 ; 3.354 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.385 ; 3.371 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.385 ; 3.371 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.391 ; 3.377 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.391 ; 3.377 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.391 ; 3.377 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.391 ; 3.377 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.391 ; 3.377 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.391 ; 3.377 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.384 ; 3.370 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.368 ; 3.354 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.370 ; 3.356 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.370 ; 3.356 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.384 ; 3.370 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.376 ; 3.362 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.376 ; 3.362 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.390 ; 3.376 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.371 ; 3.357 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.308 ; 4.343 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.374 ; 3.360 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.374 ; 3.360 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.376 ; 3.362 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.376 ; 3.362 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.387 ; 3.373 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.387 ; 3.373 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.370 ; 3.356 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.389 ; 3.375 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.368 ; 3.354 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.387 ; 3.373 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.386 ; 3.372 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.372 ; 3.358 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.372 ; 3.358 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.372 ; 3.358 ; Rise       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.435     ; 3.449     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.453     ; 3.467     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.453     ; 3.467     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.460     ; 3.474     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.460     ; 3.474     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.460     ; 3.474     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.460     ; 3.474     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.460     ; 3.474     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.460     ; 3.474     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.452     ; 3.466     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.435     ; 3.449     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.438     ; 3.452     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.438     ; 3.452     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.452     ; 3.466     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.444     ; 3.458     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.444     ; 3.458     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.459     ; 3.473     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.439     ; 3.453     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.425     ; 4.390     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.442     ; 3.456     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.442     ; 3.456     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.444     ; 3.458     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.444     ; 3.458     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.456     ; 3.470     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.456     ; 3.470     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.438     ; 3.452     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.458     ; 3.472     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.435     ; 3.449     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.456     ; 3.470     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.454     ; 3.468     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.440     ; 3.454     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.440     ; 3.454     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.440     ; 3.454     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.367     ; 3.381     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.384     ; 3.398     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.384     ; 3.398     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.390     ; 3.404     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.390     ; 3.404     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.390     ; 3.404     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.390     ; 3.404     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.390     ; 3.404     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.390     ; 3.404     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.383     ; 3.397     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.367     ; 3.381     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.369     ; 3.383     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.369     ; 3.383     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.383     ; 3.397     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.375     ; 3.389     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.375     ; 3.389     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.389     ; 3.403     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.370     ; 3.384     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.356     ; 4.321     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.373     ; 3.387     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.373     ; 3.387     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.375     ; 3.389     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.375     ; 3.389     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.386     ; 3.400     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.386     ; 3.400     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.369     ; 3.383     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.388     ; 3.402     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.367     ; 3.381     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.386     ; 3.400     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.385     ; 3.399     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.371     ; 3.385     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.371     ; 3.385     ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.371     ; 3.385     ; Rise       ; CLOCK_50        ;
+--------------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+-----------+-------+-----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+-----------+---------+---------------------+
; Worst-case Slack ; -5.897    ; 0.166 ; -3.357    ; 1.500   ; -3.000              ;
;  CLOCK_50        ; -5.897    ; 0.166 ; -3.357    ; 1.500   ; -3.000              ;
; Design-wide TNS  ; -2226.471 ; 0.0   ; -1060.178 ; 0.0     ; -930.544            ;
;  CLOCK_50        ; -2226.471 ; 0.000 ; -1060.178 ; 0.000   ; -930.544            ;
+------------------+-----------+-------+-----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -1.001 ; -0.626 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -1.064 ; -0.689 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.064 ; -0.689 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.100 ; -0.725 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.100 ; -0.725 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.090 ; -0.715 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -1.080 ; -0.705 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -1.070 ; -0.695 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.090 ; -0.715 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -1.063 ; -0.688 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.047 ; -0.672 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.059 ; -0.684 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.039 ; -0.664 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.073 ; -0.698 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.045 ; -0.670 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.065 ; -0.690 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; -1.069 ; -0.694 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; -1.040 ; -0.665 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; -1.063 ; -0.688 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; -1.053 ; -0.678 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; -1.063 ; -0.688 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; -1.055 ; -0.680 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; -1.055 ; -0.680 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; -1.096 ; -0.721 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; -1.076 ; -0.701 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; -1.039 ; -0.664 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; -1.008 ; -0.633 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; -1.037 ; -0.662 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; -1.006 ; -0.631 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; -1.005 ; -0.630 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; -1.011 ; -0.636 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; -1.011 ; -0.636 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; -1.001 ; -0.626 ; Rise       ; CLOCK_50        ;
; KEY[*]       ; CLOCK_50   ; 5.202  ; 5.751  ; Rise       ; CLOCK_50        ;
;  KEY[0]      ; CLOCK_50   ; 5.202  ; 5.751  ; Rise       ; CLOCK_50        ;
; SW[*]        ; CLOCK_50   ; 4.662  ; 5.264  ; Rise       ; CLOCK_50        ;
;  SW[17]      ; CLOCK_50   ; 4.662  ; 5.264  ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.196  ; 2.093  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.159  ; 2.056  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.159  ; 2.056  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.195  ; 2.092  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.196  ; 2.093  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.186  ; 2.083  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.176  ; 2.073  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.166  ; 2.063  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.185  ; 2.082  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.158  ; 2.055  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.141  ; 2.038  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.153  ; 2.050  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.133  ; 2.030  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.168  ; 2.065  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.139  ; 2.036  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.159  ; 2.056  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.165  ; 2.062  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.134  ; 2.031  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.157  ; 2.054  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.147  ; 2.044  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.157  ; 2.054  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.149  ; 2.046  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.149  ; 2.046  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.192  ; 2.089  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.172  ; 2.069  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.133  ; 2.030  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.104  ; 2.001  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.131  ; 2.028  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.102  ; 1.999  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.100  ; 1.997  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.105  ; 2.002  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.105  ; 2.002  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.095  ; 1.992  ; Rise       ; CLOCK_50        ;
; KEY[*]       ; CLOCK_50   ; -1.112 ; -1.850 ; Rise       ; CLOCK_50        ;
;  KEY[0]      ; CLOCK_50   ; -1.112 ; -1.850 ; Rise       ; CLOCK_50        ;
; SW[*]        ; CLOCK_50   ; -2.024 ; -2.887 ; Rise       ; CLOCK_50        ;
;  SW[17]      ; CLOCK_50   ; -2.024 ; -2.887 ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 7.820  ; 7.868  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 6.539  ; 6.483  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 6.551  ; 6.495  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 6.517  ; 6.461  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 6.517  ; 6.461  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 6.484  ; 6.428  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 6.485  ; 6.429  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 6.504  ; 6.448  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 6.484  ; 6.428  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 6.470  ; 6.414  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 6.472  ; 6.416  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 6.513  ; 6.457  ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 7.820  ; 7.868  ; Rise       ; CLOCK_50        ;
; DRAM_BA[*]     ; CLOCK_50   ; 6.515  ; 6.459  ; Rise       ; CLOCK_50        ;
;  DRAM_BA[0]    ; CLOCK_50   ; 6.515  ; 6.459  ; Rise       ; CLOCK_50        ;
;  DRAM_BA[1]    ; CLOCK_50   ; 6.495  ; 6.439  ; Rise       ; CLOCK_50        ;
; DRAM_CAS_N     ; CLOCK_50   ; 6.535  ; 6.479  ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 5.784  ; 5.810  ; Rise       ; CLOCK_50        ;
; DRAM_CS_N      ; CLOCK_50   ; 6.505  ; 6.449  ; Rise       ; CLOCK_50        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 7.828  ; 7.876  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 6.488  ; 6.432  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 6.488  ; 6.432  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 6.464  ; 6.408  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 6.465  ; 6.409  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 6.475  ; 6.419  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 6.485  ; 6.429  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 6.495  ; 6.439  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 6.474  ; 6.418  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 6.487  ; 6.431  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 6.470  ; 6.414  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 6.462  ; 6.406  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 6.482  ; 6.426  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 6.477  ; 6.421  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 6.488  ; 6.432  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 6.468  ; 6.412  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 6.494  ; 6.438  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 6.483  ; 6.427  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 7.828  ; 7.876  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 6.476  ; 6.420  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 6.466  ; 6.410  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 6.478  ; 6.422  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 6.478  ; 6.422  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 6.461  ; 6.405  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 6.481  ; 6.425  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 6.482  ; 6.426  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 6.553  ; 6.497  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 6.480  ; 6.424  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 6.551  ; 6.495  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 6.549  ; 6.493  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 6.514  ; 6.458  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 6.514  ; 6.458  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 6.524  ; 6.468  ; Rise       ; CLOCK_50        ;
; DRAM_RAS_N     ; CLOCK_50   ; 6.543  ; 6.487  ; Rise       ; CLOCK_50        ;
; DRAM_WE_N      ; CLOCK_50   ; 6.543  ; 6.487  ; Rise       ; CLOCK_50        ;
; HEX0[*]        ; CLOCK_50   ; 13.959 ; 14.074 ; Rise       ; CLOCK_50        ;
;  HEX0[0]       ; CLOCK_50   ; 12.063 ; 12.086 ; Rise       ; CLOCK_50        ;
;  HEX0[1]       ; CLOCK_50   ; 11.369 ; 11.406 ; Rise       ; CLOCK_50        ;
;  HEX0[2]       ; CLOCK_50   ; 13.959 ; 14.074 ; Rise       ; CLOCK_50        ;
;  HEX0[3]       ; CLOCK_50   ; 10.915 ; 11.037 ; Rise       ; CLOCK_50        ;
;  HEX0[4]       ; CLOCK_50   ; 12.229 ; 12.226 ; Rise       ; CLOCK_50        ;
;  HEX0[5]       ; CLOCK_50   ; 11.613 ; 11.634 ; Rise       ; CLOCK_50        ;
;  HEX0[6]       ; CLOCK_50   ; 13.636 ; 13.639 ; Rise       ; CLOCK_50        ;
; HEX1[*]        ; CLOCK_50   ; 15.925 ; 15.774 ; Rise       ; CLOCK_50        ;
;  HEX1[0]       ; CLOCK_50   ; 11.793 ; 11.808 ; Rise       ; CLOCK_50        ;
;  HEX1[1]       ; CLOCK_50   ; 13.407 ; 13.549 ; Rise       ; CLOCK_50        ;
;  HEX1[2]       ; CLOCK_50   ; 12.027 ; 12.124 ; Rise       ; CLOCK_50        ;
;  HEX1[3]       ; CLOCK_50   ; 15.925 ; 15.774 ; Rise       ; CLOCK_50        ;
;  HEX1[4]       ; CLOCK_50   ; 12.721 ; 12.595 ; Rise       ; CLOCK_50        ;
;  HEX1[5]       ; CLOCK_50   ; 15.727 ; 15.532 ; Rise       ; CLOCK_50        ;
;  HEX1[6]       ; CLOCK_50   ; 14.841 ; 14.971 ; Rise       ; CLOCK_50        ;
; HEX2[*]        ; CLOCK_50   ; 16.229 ; 16.027 ; Rise       ; CLOCK_50        ;
;  HEX2[0]       ; CLOCK_50   ; 11.563 ; 11.637 ; Rise       ; CLOCK_50        ;
;  HEX2[1]       ; CLOCK_50   ; 15.715 ; 15.568 ; Rise       ; CLOCK_50        ;
;  HEX2[2]       ; CLOCK_50   ; 16.229 ; 16.027 ; Rise       ; CLOCK_50        ;
;  HEX2[3]       ; CLOCK_50   ; 12.701 ; 12.642 ; Rise       ; CLOCK_50        ;
;  HEX2[4]       ; CLOCK_50   ; 12.165 ; 12.290 ; Rise       ; CLOCK_50        ;
;  HEX2[5]       ; CLOCK_50   ; 13.722 ; 13.649 ; Rise       ; CLOCK_50        ;
;  HEX2[6]       ; CLOCK_50   ; 11.174 ; 11.063 ; Rise       ; CLOCK_50        ;
; HEX3[*]        ; CLOCK_50   ; 15.611 ; 15.501 ; Rise       ; CLOCK_50        ;
;  HEX3[0]       ; CLOCK_50   ; 15.024 ; 14.983 ; Rise       ; CLOCK_50        ;
;  HEX3[1]       ; CLOCK_50   ; 15.234 ; 15.194 ; Rise       ; CLOCK_50        ;
;  HEX3[2]       ; CLOCK_50   ; 15.100 ; 15.011 ; Rise       ; CLOCK_50        ;
;  HEX3[3]       ; CLOCK_50   ; 15.611 ; 15.501 ; Rise       ; CLOCK_50        ;
;  HEX3[4]       ; CLOCK_50   ; 15.054 ; 15.079 ; Rise       ; CLOCK_50        ;
;  HEX3[5]       ; CLOCK_50   ; 14.822 ; 14.808 ; Rise       ; CLOCK_50        ;
;  HEX3[6]       ; CLOCK_50   ; 15.239 ; 15.365 ; Rise       ; CLOCK_50        ;
; HEX4[*]        ; CLOCK_50   ; 16.678 ; 16.875 ; Rise       ; CLOCK_50        ;
;  HEX4[0]       ; CLOCK_50   ; 13.061 ; 13.202 ; Rise       ; CLOCK_50        ;
;  HEX4[1]       ; CLOCK_50   ; 12.514 ; 12.566 ; Rise       ; CLOCK_50        ;
;  HEX4[2]       ; CLOCK_50   ; 10.673 ; 10.774 ; Rise       ; CLOCK_50        ;
;  HEX4[3]       ; CLOCK_50   ; 11.698 ; 11.692 ; Rise       ; CLOCK_50        ;
;  HEX4[4]       ; CLOCK_50   ; 15.048 ; 14.824 ; Rise       ; CLOCK_50        ;
;  HEX4[5]       ; CLOCK_50   ; 15.083 ; 15.040 ; Rise       ; CLOCK_50        ;
;  HEX4[6]       ; CLOCK_50   ; 16.678 ; 16.875 ; Rise       ; CLOCK_50        ;
; HEX5[*]        ; CLOCK_50   ; 16.021 ; 15.831 ; Rise       ; CLOCK_50        ;
;  HEX5[0]       ; CLOCK_50   ; 15.296 ; 15.189 ; Rise       ; CLOCK_50        ;
;  HEX5[1]       ; CLOCK_50   ; 15.184 ; 15.129 ; Rise       ; CLOCK_50        ;
;  HEX5[2]       ; CLOCK_50   ; 15.062 ; 14.868 ; Rise       ; CLOCK_50        ;
;  HEX5[3]       ; CLOCK_50   ; 14.996 ; 14.888 ; Rise       ; CLOCK_50        ;
;  HEX5[4]       ; CLOCK_50   ; 14.661 ; 14.706 ; Rise       ; CLOCK_50        ;
;  HEX5[5]       ; CLOCK_50   ; 16.021 ; 15.831 ; Rise       ; CLOCK_50        ;
;  HEX5[6]       ; CLOCK_50   ; 15.126 ; 15.254 ; Rise       ; CLOCK_50        ;
; HEX6[*]        ; CLOCK_50   ; 15.889 ; 15.708 ; Rise       ; CLOCK_50        ;
;  HEX6[0]       ; CLOCK_50   ; 15.889 ; 15.708 ; Rise       ; CLOCK_50        ;
;  HEX6[1]       ; CLOCK_50   ; 13.280 ; 13.304 ; Rise       ; CLOCK_50        ;
;  HEX6[2]       ; CLOCK_50   ; 12.964 ; 13.131 ; Rise       ; CLOCK_50        ;
;  HEX6[3]       ; CLOCK_50   ; 11.166 ; 11.226 ; Rise       ; CLOCK_50        ;
;  HEX6[4]       ; CLOCK_50   ; 11.340 ; 11.355 ; Rise       ; CLOCK_50        ;
;  HEX6[5]       ; CLOCK_50   ; 11.266 ; 11.319 ; Rise       ; CLOCK_50        ;
;  HEX6[6]       ; CLOCK_50   ; 12.331 ; 12.206 ; Rise       ; CLOCK_50        ;
; HEX7[*]        ; CLOCK_50   ; 16.020 ; 15.843 ; Rise       ; CLOCK_50        ;
;  HEX7[0]       ; CLOCK_50   ; 14.148 ; 14.095 ; Rise       ; CLOCK_50        ;
;  HEX7[1]       ; CLOCK_50   ; 14.210 ; 14.143 ; Rise       ; CLOCK_50        ;
;  HEX7[2]       ; CLOCK_50   ; 14.541 ; 14.519 ; Rise       ; CLOCK_50        ;
;  HEX7[3]       ; CLOCK_50   ; 16.020 ; 15.843 ; Rise       ; CLOCK_50        ;
;  HEX7[4]       ; CLOCK_50   ; 15.615 ; 15.519 ; Rise       ; CLOCK_50        ;
;  HEX7[5]       ; CLOCK_50   ; 15.281 ; 15.285 ; Rise       ; CLOCK_50        ;
;  HEX7[6]       ; CLOCK_50   ; 14.741 ; 14.775 ; Rise       ; CLOCK_50        ;
; LEDG[*]        ; CLOCK_50   ; 16.759 ; 16.471 ; Rise       ; CLOCK_50        ;
;  LEDG[0]       ; CLOCK_50   ; 11.177 ; 11.038 ; Rise       ; CLOCK_50        ;
;  LEDG[1]       ; CLOCK_50   ; 9.796  ; 9.807  ; Rise       ; CLOCK_50        ;
;  LEDG[2]       ; CLOCK_50   ; 16.759 ; 16.471 ; Rise       ; CLOCK_50        ;
;  LEDG[5]       ; CLOCK_50   ; 11.303 ; 11.303 ; Rise       ; CLOCK_50        ;
;  LEDG[6]       ; CLOCK_50   ; 10.485 ; 10.435 ; Rise       ; CLOCK_50        ;
;  LEDG[7]       ; CLOCK_50   ; 11.088 ; 11.113 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 5.784  ; 5.810  ; Fall       ; CLOCK_50        ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.432 ; 3.425 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.500 ; 3.493 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.511 ; 3.504 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.478 ; 3.471 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.478 ; 3.471 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.445 ; 3.438 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.445 ; 3.438 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.464 ; 3.457 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.444 ; 3.437 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.432 ; 3.425 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.434 ; 3.427 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.474 ; 3.467 ; Rise       ; CLOCK_50        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.352 ; 4.401 ; Rise       ; CLOCK_50        ;
; DRAM_BA[*]     ; CLOCK_50   ; 3.455 ; 3.448 ; Rise       ; CLOCK_50        ;
;  DRAM_BA[0]    ; CLOCK_50   ; 3.476 ; 3.469 ; Rise       ; CLOCK_50        ;
;  DRAM_BA[1]    ; CLOCK_50   ; 3.455 ; 3.448 ; Rise       ; CLOCK_50        ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.496 ; 3.489 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 3.074 ; 3.329 ; Rise       ; CLOCK_50        ;
; DRAM_CS_N      ; CLOCK_50   ; 3.466 ; 3.459 ; Rise       ; CLOCK_50        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.421 ; 3.414 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.449 ; 3.442 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.449 ; 3.442 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.425 ; 3.418 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.425 ; 3.418 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.435 ; 3.428 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.445 ; 3.438 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 3.455 ; 3.448 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.435 ; 3.428 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.448 ; 3.441 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.432 ; 3.425 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.424 ; 3.417 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.444 ; 3.437 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.438 ; 3.431 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.450 ; 3.443 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.430 ; 3.423 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.454 ; 3.447 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 3.445 ; 3.438 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 4.361 ; 4.410 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 3.438 ; 3.431 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 3.428 ; 3.421 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 3.440 ; 3.433 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 3.440 ; 3.433 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 3.421 ; 3.414 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 3.441 ; 3.434 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 3.444 ; 3.437 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 3.513 ; 3.506 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 3.442 ; 3.435 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 3.511 ; 3.504 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 3.510 ; 3.503 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 3.476 ; 3.469 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 3.476 ; 3.469 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 3.486 ; 3.479 ; Rise       ; CLOCK_50        ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.504 ; 3.497 ; Rise       ; CLOCK_50        ;
; DRAM_WE_N      ; CLOCK_50   ; 3.504 ; 3.497 ; Rise       ; CLOCK_50        ;
; HEX0[*]        ; CLOCK_50   ; 5.328 ; 5.546 ; Rise       ; CLOCK_50        ;
;  HEX0[0]       ; CLOCK_50   ; 5.833 ; 6.102 ; Rise       ; CLOCK_50        ;
;  HEX0[1]       ; CLOCK_50   ; 5.519 ; 5.753 ; Rise       ; CLOCK_50        ;
;  HEX0[2]       ; CLOCK_50   ; 7.005 ; 7.422 ; Rise       ; CLOCK_50        ;
;  HEX0[3]       ; CLOCK_50   ; 5.328 ; 5.546 ; Rise       ; CLOCK_50        ;
;  HEX0[4]       ; CLOCK_50   ; 5.923 ; 6.193 ; Rise       ; CLOCK_50        ;
;  HEX0[5]       ; CLOCK_50   ; 5.622 ; 5.883 ; Rise       ; CLOCK_50        ;
;  HEX0[6]       ; CLOCK_50   ; 6.959 ; 6.582 ; Rise       ; CLOCK_50        ;
; HEX1[*]        ; CLOCK_50   ; 5.745 ; 6.007 ; Rise       ; CLOCK_50        ;
;  HEX1[0]       ; CLOCK_50   ; 5.745 ; 6.007 ; Rise       ; CLOCK_50        ;
;  HEX1[1]       ; CLOCK_50   ; 6.807 ; 7.206 ; Rise       ; CLOCK_50        ;
;  HEX1[2]       ; CLOCK_50   ; 5.887 ; 6.187 ; Rise       ; CLOCK_50        ;
;  HEX1[3]       ; CLOCK_50   ; 7.739 ; 8.251 ; Rise       ; CLOCK_50        ;
;  HEX1[4]       ; CLOCK_50   ; 6.151 ; 6.452 ; Rise       ; CLOCK_50        ;
;  HEX1[5]       ; CLOCK_50   ; 7.650 ; 8.151 ; Rise       ; CLOCK_50        ;
;  HEX1[6]       ; CLOCK_50   ; 7.763 ; 7.301 ; Rise       ; CLOCK_50        ;
; HEX2[*]        ; CLOCK_50   ; 5.623 ; 5.413 ; Rise       ; CLOCK_50        ;
;  HEX2[0]       ; CLOCK_50   ; 5.623 ; 5.892 ; Rise       ; CLOCK_50        ;
;  HEX2[1]       ; CLOCK_50   ; 7.647 ; 8.155 ; Rise       ; CLOCK_50        ;
;  HEX2[2]       ; CLOCK_50   ; 7.873 ; 8.475 ; Rise       ; CLOCK_50        ;
;  HEX2[3]       ; CLOCK_50   ; 6.200 ; 6.514 ; Rise       ; CLOCK_50        ;
;  HEX2[4]       ; CLOCK_50   ; 6.004 ; 6.233 ; Rise       ; CLOCK_50        ;
;  HEX2[5]       ; CLOCK_50   ; 6.676 ; 7.061 ; Rise       ; CLOCK_50        ;
;  HEX2[6]       ; CLOCK_50   ; 5.645 ; 5.413 ; Rise       ; CLOCK_50        ;
; HEX3[*]        ; CLOCK_50   ; 7.378 ; 7.456 ; Rise       ; CLOCK_50        ;
;  HEX3[0]       ; CLOCK_50   ; 7.451 ; 7.527 ; Rise       ; CLOCK_50        ;
;  HEX3[1]       ; CLOCK_50   ; 7.582 ; 7.680 ; Rise       ; CLOCK_50        ;
;  HEX3[2]       ; CLOCK_50   ; 7.532 ; 7.602 ; Rise       ; CLOCK_50        ;
;  HEX3[3]       ; CLOCK_50   ; 7.724 ; 7.833 ; Rise       ; CLOCK_50        ;
;  HEX3[4]       ; CLOCK_50   ; 7.509 ; 7.600 ; Rise       ; CLOCK_50        ;
;  HEX3[5]       ; CLOCK_50   ; 7.378 ; 7.456 ; Rise       ; CLOCK_50        ;
;  HEX3[6]       ; CLOCK_50   ; 7.720 ; 7.637 ; Rise       ; CLOCK_50        ;
; HEX4[*]        ; CLOCK_50   ; 5.223 ; 5.432 ; Rise       ; CLOCK_50        ;
;  HEX4[0]       ; CLOCK_50   ; 6.266 ; 6.587 ; Rise       ; CLOCK_50        ;
;  HEX4[1]       ; CLOCK_50   ; 5.999 ; 6.366 ; Rise       ; CLOCK_50        ;
;  HEX4[2]       ; CLOCK_50   ; 5.223 ; 5.432 ; Rise       ; CLOCK_50        ;
;  HEX4[3]       ; CLOCK_50   ; 5.693 ; 5.957 ; Rise       ; CLOCK_50        ;
;  HEX4[4]       ; CLOCK_50   ; 7.404 ; 7.799 ; Rise       ; CLOCK_50        ;
;  HEX4[5]       ; CLOCK_50   ; 7.280 ; 7.712 ; Rise       ; CLOCK_50        ;
;  HEX4[6]       ; CLOCK_50   ; 8.649 ; 8.123 ; Rise       ; CLOCK_50        ;
; HEX5[*]        ; CLOCK_50   ; 6.208 ; 6.198 ; Rise       ; CLOCK_50        ;
;  HEX5[0]       ; CLOCK_50   ; 6.328 ; 6.440 ; Rise       ; CLOCK_50        ;
;  HEX5[1]       ; CLOCK_50   ; 6.286 ; 6.418 ; Rise       ; CLOCK_50        ;
;  HEX5[2]       ; CLOCK_50   ; 6.208 ; 6.320 ; Rise       ; CLOCK_50        ;
;  HEX5[3]       ; CLOCK_50   ; 6.231 ; 6.291 ; Rise       ; CLOCK_50        ;
;  HEX5[4]       ; CLOCK_50   ; 6.412 ; 6.198 ; Rise       ; CLOCK_50        ;
;  HEX5[5]       ; CLOCK_50   ; 6.669 ; 6.814 ; Rise       ; CLOCK_50        ;
;  HEX5[6]       ; CLOCK_50   ; 6.419 ; 6.320 ; Rise       ; CLOCK_50        ;
; HEX6[*]        ; CLOCK_50   ; 5.219 ; 5.436 ; Rise       ; CLOCK_50        ;
;  HEX6[0]       ; CLOCK_50   ; 7.564 ; 8.094 ; Rise       ; CLOCK_50        ;
;  HEX6[1]       ; CLOCK_50   ; 6.318 ; 6.697 ; Rise       ; CLOCK_50        ;
;  HEX6[2]       ; CLOCK_50   ; 6.416 ; 6.681 ; Rise       ; CLOCK_50        ;
;  HEX6[3]       ; CLOCK_50   ; 5.219 ; 5.436 ; Rise       ; CLOCK_50        ;
;  HEX6[4]       ; CLOCK_50   ; 5.308 ; 5.593 ; Rise       ; CLOCK_50        ;
;  HEX6[5]       ; CLOCK_50   ; 5.289 ; 5.561 ; Rise       ; CLOCK_50        ;
;  HEX6[6]       ; CLOCK_50   ; 6.039 ; 5.737 ; Rise       ; CLOCK_50        ;
; HEX7[*]        ; CLOCK_50   ; 6.968 ; 7.105 ; Rise       ; CLOCK_50        ;
;  HEX7[0]       ; CLOCK_50   ; 6.968 ; 7.105 ; Rise       ; CLOCK_50        ;
;  HEX7[1]       ; CLOCK_50   ; 6.973 ; 7.108 ; Rise       ; CLOCK_50        ;
;  HEX7[2]       ; CLOCK_50   ; 7.161 ; 7.306 ; Rise       ; CLOCK_50        ;
;  HEX7[3]       ; CLOCK_50   ; 7.864 ; 8.093 ; Rise       ; CLOCK_50        ;
;  HEX7[4]       ; CLOCK_50   ; 7.650 ; 7.904 ; Rise       ; CLOCK_50        ;
;  HEX7[5]       ; CLOCK_50   ; 7.497 ; 7.740 ; Rise       ; CLOCK_50        ;
;  HEX7[6]       ; CLOCK_50   ; 7.442 ; 7.261 ; Rise       ; CLOCK_50        ;
; LEDG[*]        ; CLOCK_50   ; 4.977 ; 5.208 ; Rise       ; CLOCK_50        ;
;  LEDG[0]       ; CLOCK_50   ; 5.590 ; 5.845 ; Rise       ; CLOCK_50        ;
;  LEDG[1]       ; CLOCK_50   ; 4.977 ; 5.208 ; Rise       ; CLOCK_50        ;
;  LEDG[2]       ; CLOCK_50   ; 8.358 ; 8.993 ; Rise       ; CLOCK_50        ;
;  LEDG[5]       ; CLOCK_50   ; 5.710 ; 6.024 ; Rise       ; CLOCK_50        ;
;  LEDG[6]       ; CLOCK_50   ; 5.258 ; 5.487 ; Rise       ; CLOCK_50        ;
;  LEDG[7]       ; CLOCK_50   ; 5.608 ; 5.922 ; Rise       ; CLOCK_50        ;
; DRAM_CLK       ; CLOCK_50   ; 3.074 ; 3.329 ; Fall       ; CLOCK_50        ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; SW[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 33736    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 33736    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 384      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 384      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 35    ; 35   ;
; Unconstrained Input Port Paths  ; 75    ; 75   ;
; Unconstrained Output Ports      ; 113   ; 113  ;
; Unconstrained Output Port Paths ; 313   ; 313  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Nov  7 12:52:31 2014
Info: Command: quartus_sta master_example -c master_example
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "onchip_ver_qsys" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity onchip_ver_qsys -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity onchip_ver_qsys -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity onchip_ver_qsys -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME onchip_ver_qsys HAS_SOPCINFO 1 GENERATION_ID 1415225807" -entity onchip_ver_qsys -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys was ignored
Warning (20013): Ignored assignments for entity "onchip_ver_qsys_onchip_memory2_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity onchip_ver_qsys_onchip_memory2_0 -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity onchip_ver_qsys_onchip_memory2_0 -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity onchip_ver_qsys_onchip_memory2_0 -qip onchip_ver_qsys/synthesis/onchip_ver_qsys.qip -library onchip_ver_qsys was ignored
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'amm_master_qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'onchip_ver_qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.897
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.897     -2226.471 CLOCK_50 
Info (332146): Worst-case hold slack is 0.374
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.374         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -3.357
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.357     -1060.178 CLOCK_50 
Info (332146): Worst-case removal slack is 2.694
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.694         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -930.544 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.374
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.374     -1993.511 CLOCK_50 
Info (332146): Worst-case hold slack is 0.327
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.327         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -2.967
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.967      -923.534 CLOCK_50 
Info (332146): Worst-case removal slack is 2.400
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.400         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -930.192 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.489
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.489      -806.425 CLOCK_50 
Info (332146): Worst-case hold slack is 0.166
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.166         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -1.288
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.288      -378.711 CLOCK_50 
Info (332146): Worst-case removal slack is 1.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.500         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -629.451 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 463 megabytes
    Info: Processing ended: Fri Nov  7 12:52:39 2014
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


