
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: la_data_in[28] (input port clocked by wb_clk_i)
Endpoint: i_FF[156] (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.80    4.80 v input external delay
                  0.23    0.12    4.92 v la_data_in[28] (in)
     2    0.02                           la_data_in[28] (net)
                  0.23    0.00    4.92 v i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.07    0.21    5.13 v i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     2    0.01                           buf_i[156] (net)
                  0.07    0.00    5.13 v i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  5.13   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.10    0.04    0.04 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.10    0.00    0.04 ^ CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  5.03    2.58    2.62 ^ CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
   826    2.78                           clk (net)
                  6.41    1.59    4.21 ^ i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    4.46   clock uncertainty
                          0.00    4.46   clock reconvergence pessimism
                          0.23    4.69   library hold time
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -5.13   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)


Startpoint: la_oenb[30] (input port clocked by wb_clk_i)
Endpoint: i_FF[94] (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.80    4.80 v input external delay
                  0.24    0.13    4.93 v la_oenb[30] (in)
     2    0.02                           la_oenb[30] (net)
                  0.24    0.00    4.93 v i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.07    0.20    5.13 v i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     2    0.01                           buf_i[94] (net)
                  0.07    0.00    5.13 v i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  5.13   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.10    0.04    0.04 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.10    0.00    0.04 ^ CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  5.03    2.58    2.62 ^ CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
   826    2.78                           clk (net)
                  6.40    1.58    4.20 ^ i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    4.45   clock uncertainty
                          0.00    4.45   clock reconvergence pessimism
                          0.23    4.68   library hold time
                                  4.68   data required time
-----------------------------------------------------------------------------
                                  4.68   data required time
                                 -5.13   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: la_data_in[25] (input port clocked by wb_clk_i)
Endpoint: i_FF[153] (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.80    4.80 v input external delay
                  0.25    0.13    4.93 v la_data_in[25] (in)
     2    0.02                           la_data_in[25] (net)
                  0.25    0.00    4.93 v i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.07    0.21    5.14 v i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     2    0.01                           buf_i[153] (net)
                  0.07    0.00    5.14 v i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  5.14   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.10    0.04    0.04 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.10    0.00    0.04 ^ CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  5.03    2.58    2.62 ^ CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
   826    2.78                           clk (net)
                  6.41    1.59    4.21 ^ i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    4.46   clock uncertainty
                          0.00    4.46   clock reconvergence pessimism
                          0.23    4.69   library hold time
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                 -5.14   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: la_data_in[31] (input port clocked by wb_clk_i)
Endpoint: i_FF[159] (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.80    4.80 v input external delay
                  0.26    0.14    4.94 v la_data_in[31] (in)
     2    0.02                           la_data_in[31] (net)
                  0.26    0.00    4.94 v i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.06    0.21    5.15 v i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.01                           buf_i[159] (net)
                  0.06    0.00    5.15 v i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  5.15   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.10    0.04    0.04 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.10    0.00    0.04 ^ CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  5.03    2.58    2.62 ^ CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
   826    2.78                           clk (net)
                  6.40    1.58    4.20 ^ i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    4.45   clock uncertainty
                          0.00    4.45   clock reconvergence pessimism
                          0.23    4.68   library hold time
                                  4.68   data required time
-----------------------------------------------------------------------------
                                  4.68   data required time
                                 -5.15   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: la_data_in[30] (input port clocked by wb_clk_i)
Endpoint: i_FF[158] (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          4.80    4.80 v input external delay
                  0.25    0.13    4.93 v la_data_in[30] (in)
     2    0.02                           la_data_in[30] (net)
                  0.25    0.00    4.93 v i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.07    0.21    5.14 v i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     2    0.01                           buf_i[158] (net)
                  0.07    0.00    5.14 v i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  5.14   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.10    0.04    0.04 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.10    0.00    0.04 ^ CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  5.03    2.58    2.62 ^ CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
   826    2.78                           clk (net)
                  6.38    1.57    4.19 ^ i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.25    4.44   clock uncertainty
                          0.00    4.44   clock reconvergence pessimism
                          0.23    4.67   library hold time
                                  4.67   data required time
-----------------------------------------------------------------------------
                                  4.67   data required time
                                 -5.14   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


