<module name="CORE_PRM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PM_CORE_PWRSTCTRL" acronym="PM_CORE_PWRSTCTRL" offset="0x0" width="32" description="This register controls the CORE power state to reach upon a domain sleep transition">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="INTRCONN_NRET_BANK_ONSTATE" width="2" begin="25" end="24" resetval="0x3" description="INTRCONN_WP bank and DMM bank2 state when domain is ON." range="" rwaccess="R Rreturns1s">
      <bitenum value="3" id="3" token="INTRCONN_NRET_BANK_ONSTATE_3_r" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="MPU_M3_UNICACHE_ONSTATE" width="2" begin="23" end="22" resetval="0x3" description="MPU_A3 UNICACHE bank state when domain is ON." range="" rwaccess="R Rreturns1s">
      <bitenum value="3" id="3" token="MPU_M3_UNICACHE_ONSTATE_3_r" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="MPU_M3_L2RAM_ONSTATE" width="2" begin="21" end="20" resetval="0x3" description="MPU_A3 L2 bank state when domain is ON." range="" rwaccess="R Rreturns1s">
      <bitenum value="3" id="3" token="MPU_M3_L2RAM_ONSTATE_3_r" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="CORE_OCMRAM_ONSTATE" width="2" begin="19" end="18" resetval="0x3" description="OCMRAM bank state when domain is ON." range="" rwaccess="R Rreturns1s">
      <bitenum value="3" id="3" token="CORE_OCMRAM_ONSTATE_3_r" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="CORE_OTHER_BANK_ONSTATE" width="2" begin="17" end="16" resetval="0x3" description="DMA/ICR bank and DMM bank1 state when domain is ON." range="" rwaccess="R Rreturns1s">
      <bitenum value="3" id="3" token="CORE_OTHER_BANK_ONSTATE_3_r" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INTRCONN_NRET_BANK_RETSTATE" width="1" begin="12" end="12" resetval="0" description="INTRCONN_WP bank and DMM bank2 state when domain is RETENTION." range="" rwaccess="R">
      <bitenum value="0" id="0" token="INTRCONN_NRET_BANK_RETSTATE_0_r" description="Memory bank is off when the domain is in the RETENTION state."/>
    </bitfield>
    <bitfield id="MPU_M3_UNICACHE_RETSTATE" width="1" begin="11" end="11" resetval="1" description="MPU_A3 UNICACHE bank state when domain is RETENTION." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MPU_M3_UNICACHE_RETSTATE_0" description="Memory bank is off when the domain is in the RETENTION state."/>
      <bitenum value="1" id="1" token="MPU_M3_UNICACHE_RETSTATE_1" description="Memory bank is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="MPU_M3_L2RAM_RETSTATE" width="1" begin="10" end="10" resetval="1" description="MPU_A3 L2 bank state when domain is RETENTION." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MPU_M3_L2RAM_RETSTATE_0" description="Memory bank is off when the domain is in the RETENTION state."/>
      <bitenum value="1" id="1" token="MPU_M3_L2RAM_RETSTATE_1" description="Memory bank is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="CORE_OCMRAM_RETSTATE" width="1" begin="9" end="9" resetval="1" description="OCMRAM bank state when domain is RETENTION." range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="CORE_OCMRAM_RETSTATE_1_r" description="Memory bank is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="CORE_OTHER_BANK_RETSTATE" width="1" begin="8" end="8" resetval="1" description="DMA/ICR bank and DMM bank1 state when domain is RETENTION." range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="CORE_OTHER_BANK_RETSTATE_1_r" description="Memory bank is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOWPOWERSTATECHANGE" width="1" begin="4" end="4" resetval="0" description="Power state change request when domain has already performed a sleep transition. Allows going into deeper low power state without waking up the power domain." range="" rwaccess="RW WSpecial">
      <bitenum value="0" id="0" token="LOWPOWERSTATECHANGE_0" description="Do not request a low power state change."/>
      <bitenum value="1" id="1" token="LOWPOWERSTATECHANGE_1" description="Request a low power state change. This bit is automatically cleared when the power state is effectively changed or when power state is ON."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="LOGICRETSTATE" width="1" begin="2" end="2" resetval="1" description="Logic state when power domain is RETENTION" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LOGICRETSTATE_0" description="Only retention registers are retained and remaing logic is off when the domain is in RETENTION state."/>
      <bitenum value="1" id="1" token="LOGICRETSTATE_1" description="Whole logic is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="POWERSTATE" width="2" begin="1" end="0" resetval="0x3" description="Power state control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="POWERSTATE_0_r" description="Reserved"/>
      <bitenum value="1" id="1" token="POWERSTATE_1" description="RETENTION state"/>
      <bitenum value="2" id="2" token="POWERSTATE_2" description="INACTIVE state"/>
      <bitenum value="3" id="3" token="POWERSTATE_3" description="ON State"/>
    </bitfield>
  </register>
  <register id="PM_CORE_PWRSTST" acronym="PM_CORE_PWRSTST" offset="0x4" width="32" description="This register provides a status on the current CORE power domain state. [warm reset insensitive]">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LASTPOWERSTATEENTERED" width="2" begin="25" end="24" resetval="0x0" description="Last low power state entered. Set to 0x3 upon write of the same only. This register is intended for debug purpose only." range="" rwaccess="RW W1toSet">
      <bitenum value="3" id="3" token="LASTPOWERSTATEENTERED_3_r" description="Power domain was previously ON-ACTIVE"/>
      <bitenum value="2" id="2" token="LASTPOWERSTATEENTERED_2_r" description="Power domain was previously ON-INACTIVE"/>
      <bitenum value="1" id="1" token="LASTPOWERSTATEENTERED_1_r" description="Power domain was previously in RETENTION"/>
      <bitenum value="0" id="0" token="LASTPOWERSTATEENTERED_0_r" description="Power domain was previously OFF"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INTRANSITION" width="1" begin="20" end="20" resetval="0" description="Domain transition status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="INTRANSITION_0_r" description="No ongoing transition on power domain"/>
      <bitenum value="1" id="1" token="INTRANSITION_1_r" description="Power domain transition is in progress."/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="19" end="14" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="INTRCONN_NRET_BANK_STATEST" width="2" begin="13" end="12" resetval="0x3" description="INTRCONN_WP bank and DMM bank2 state status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="INTRCONN_NRET_BANK_STATEST_0_r" description="Memory is OFF"/>
      <bitenum value="1" id="1" token="INTRCONN_NRET_BANK_STATEST_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="INTRCONN_NRET_BANK_STATEST_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="INTRCONN_NRET_BANK_STATEST_3_r" description="Memory is ON"/>
    </bitfield>
    <bitfield id="MPU_M3_UNICACHE_STATEST" width="2" begin="11" end="10" resetval="0x3" description="MPU_A3 UNICACHE bank state status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="MPU_M3_UNICACHE_STATEST_0_r" description="Memory is OFF"/>
      <bitenum value="1" id="1" token="MPU_M3_UNICACHE_STATEST_1_r" description="Memory is RETENTION"/>
      <bitenum value="2" id="2" token="MPU_M3_UNICACHE_STATEST_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MPU_M3_UNICACHE_STATEST_3_r" description="Memory is ON"/>
    </bitfield>
    <bitfield id="MPU_M3_L2RAM_STATEST" width="2" begin="9" end="8" resetval="0x3" description="MPU_A3 L2 bank state status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="MPU_M3_L2RAM_STATEST_0_r" description="Memory is OFF"/>
      <bitenum value="1" id="1" token="MPU_M3_L2RAM_STATEST_1_r" description="Memory is RETENTION"/>
      <bitenum value="2" id="2" token="MPU_M3_L2RAM_STATEST_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="MPU_M3_L2RAM_STATEST_3_r" description="Memory is ON"/>
    </bitfield>
    <bitfield id="CORE_OCMRAM_STATEST" width="2" begin="7" end="6" resetval="0x3" description="OCMRAM bank state status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CORE_OCMRAM_STATEST_0_r" description="Memory is OFF"/>
      <bitenum value="1" id="1" token="CORE_OCMRAM_STATEST_1_r" description="Memory is RETENTION"/>
      <bitenum value="2" id="2" token="CORE_OCMRAM_STATEST_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="CORE_OCMRAM_STATEST_3_r" description="Memory is ON"/>
    </bitfield>
    <bitfield id="CORE_OTHER_BANK_STATEST" width="2" begin="5" end="4" resetval="0x3" description="DMA/ICR bank and DMM bank1 state status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CORE_OTHER_BANK_STATEST_0_r" description="Memory is OFF"/>
      <bitenum value="1" id="1" token="CORE_OTHER_BANK_STATEST_1_r" description="Memory is RETENTION"/>
      <bitenum value="2" id="2" token="CORE_OTHER_BANK_STATEST_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="CORE_OTHER_BANK_STATEST_3_r" description="Memory is ON"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="LOGICSTATEST" width="1" begin="2" end="2" resetval="1" description="Logic state status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="LOGICSTATEST_0_r" description="Logic in domain is OFF"/>
      <bitenum value="1" id="1" token="LOGICSTATEST_1_r" description="Logic in domain is ON"/>
    </bitfield>
    <bitfield id="POWERSTATEST" width="2" begin="1" end="0" resetval="0x3" description="Current power state status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="POWERSTATEST_0_r" description="Reserved"/>
      <bitenum value="1" id="1" token="POWERSTATEST_1_r" description="Power domain is in RETENTION"/>
      <bitenum value="2" id="2" token="POWERSTATEST_2_r" description="Power domain is ON-INACTIVE"/>
      <bitenum value="3" id="3" token="POWERSTATEST_3_r" description="Power domain is ON-ACTIVE"/>
    </bitfield>
  </register>
  <register id="RM_L3_1_L3_1_CONTEXT" acronym="RM_L3_1_L3_1_CONTEXT" offset="0x24" width="32" description="This register contains dedicated L3_1 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L3_2_L3_2_CONTEXT" acronym="RM_L3_2_L3_2_CONTEXT" offset="0x124" width="32" description="This register contains dedicated L3_2 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L3_2_GPMC_CONTEXT" acronym="RM_L3_2_GPMC_CONTEXT" offset="0x12C" width="32" description="This register contains dedicated GPMC context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L3_2_OCMC_RAM_CONTEXT" acronym="RM_L3_2_OCMC_RAM_CONTEXT" offset="0x134" width="32" description="This register contains dedicated OCMC_RAM context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_CORE_OCMRAM" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in CORE_OCMRAM memory bank has been lost due to a previous power transition or other reset source (not affected by a global warm reset)." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTMEM_CORE_OCMRAM_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTMEM_CORE_OCMRAM_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_MPU_M3_RSTCTRL" acronym="RM_MPU_M3_RSTCTRL" offset="0x210" width="32" description="This register controls the release of the MPU_A3 sub-system resets.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="RST3" width="1" begin="2" end="2" resetval="1" description="MPU_A3 MMU and CACHE interface reset control." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="RST3_0" description="Reset is cleared for MPU_A3 CACHE and MMU"/>
      <bitenum value="1" id="1" token="RST3_1" description="Reset is asserted for the MPU_A3 CACHE and MMU"/>
    </bitfield>
    <bitfield id="RST2" width="1" begin="1" end="1" resetval="1" description="MPU_A3 Cortex M3 CPU2 reset control." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="RST2_0" description="Reset is cleared for the MPU_A3 Cortex M3 CPU2"/>
      <bitenum value="1" id="1" token="RST2_1" description="Reset is asserted for the MPU_A3 Cortex M3 CPU2"/>
    </bitfield>
    <bitfield id="RST1" width="1" begin="0" end="0" resetval="1" description="MPU_A3 Cortex M3 CPU1 reset control." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="RST1_0" description="Reset is cleared for the MPU_A3 Cortex M3 CPU1"/>
      <bitenum value="1" id="1" token="RST1_1" description="Reset is asserted for the MPU_A3 Cortex M3 CPU1"/>
    </bitfield>
  </register>
  <register id="RM_MPU_M3_RSTST" acronym="RM_MPU_M3_RSTST" offset="0x214" width="32" description="This register logs the different reset sources of the MPU_A3 SS. Each bit is set upon release of the domain reset signal. Must be cleared by software. [warm reset insensitive]">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="ICECRUSHER_RST2ST" width="1" begin="6" end="6" resetval="0" description="Cortex M3 CPU2 has been reset due to MPU_A3 ICECRUSHER2 reset source" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ICECRUSHER_RST2ST_0" description="No icecrusher reset"/>
      <bitenum value="1" id="1" token="ICECRUSHER_RST2ST_1" description="CPU2 has been reset upon icecrusher reset"/>
    </bitfield>
    <bitfield id="ICECRUSHER_RST1ST" width="1" begin="5" end="5" resetval="0" description="Cortex M3 CPU1 has been reset due to MPU_A3 ICECRUSHER1 reset source" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="ICECRUSHER_RST1ST_0" description="No icecrusher reset"/>
      <bitenum value="1" id="1" token="ICECRUSHER_RST1ST_1" description="CPU1 has been reset upon icecrusher reset"/>
    </bitfield>
    <bitfield id="EMULATION_RST2ST" width="1" begin="4" end="4" resetval="0" description="Cortex M3 CPU2 has been reset due to emulation reset source e.g. assert reset command initiated by the icepick module" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="EMULATION_RST2ST_0" description="No emulation reset"/>
      <bitenum value="1" id="1" token="EMULATION_RST2ST_1" description="CPU2 has been reset upon emulation reset"/>
    </bitfield>
    <bitfield id="EMULATION_RST1ST" width="1" begin="3" end="3" resetval="0" description="Cortex M3 CPU1 has been reset due to emulation reset source e.g. assert reset command initiated by the icepick module" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="EMULATION_RST1ST_0" description="No emulation reset"/>
      <bitenum value="1" id="1" token="EMULATION_RST1ST_1" description="CPU1 has been reset upon emulation reset"/>
    </bitfield>
    <bitfield id="RST3ST" width="1" begin="2" end="2" resetval="0" description="MPU_A3 MMU and CACHE interface software reset status" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="RST3ST_0" description="No software reset occured"/>
      <bitenum value="1" id="1" token="RST3ST_1" description="MPU_A3 MMU and CACHE interface has been reset upon software reset"/>
    </bitfield>
    <bitfield id="RST2ST" width="1" begin="1" end="1" resetval="0" description="MPU_A3 Cortex-M3 CPU2 software reset status" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="RST2ST_0" description="No software reset occured"/>
      <bitenum value="1" id="1" token="RST2ST_1" description="Cortex M3 CPU2 has been reset upon software reset"/>
    </bitfield>
    <bitfield id="RST1ST" width="1" begin="0" end="0" resetval="0" description="MPU_A3 Cortex-M3 CPU1 software reset status" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="RST1ST_0" description="No software reset occured"/>
      <bitenum value="1" id="1" token="RST1ST_1" description="Cortex M3 CPU1 has been reset upon software reset"/>
    </bitfield>
  </register>
  <register id="RM_MPU_M3_MPU_M3_CONTEXT" acronym="RM_MPU_M3_MPU_M3_CONTEXT" offset="0x224" width="32" description="This register contains dedicated MPU_A3 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_MPU_M3_L2RAM" width="1" begin="9" end="9" resetval="1" description="Specify if memory-based context in MPU_A3_L2RAM memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTMEM_MPU_M3_L2RAM_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTMEM_MPU_M3_L2RAM_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTMEM_MPU_M3_UNICACHE" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in MPU_A3_UNICACHE memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTMEM_MPU_M3_UNICACHE_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTMEM_MPU_M3_UNICACHE_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of MPU_A3_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of MPU_A3_RST3 signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_SDMA_SDMA_CONTEXT" acronym="RM_SDMA_SDMA_CONTEXT" offset="0x324" width="32" description="This register contains dedicated SDMA context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_CORE_OTHER_BANK" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in CORE_OTHER_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTMEM_CORE_OTHER_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTMEM_CORE_OTHER_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of SDMA_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_MEMIF_DMM_CONTEXT" acronym="RM_MEMIF_DMM_CONTEXT" offset="0x424" width="32" description="This register contains dedicated DMM context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_CORE_NRET_BANK" width="1" begin="9" end="9" resetval="1" description="Specify if memory-based context in CORE_NRET_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTMEM_CORE_NRET_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTMEM_CORE_NRET_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTMEM_CORE_OTHER_BANK" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in CORE_OTHER_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTMEM_CORE_OTHER_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTMEM_CORE_OTHER_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_MEMIF_EMIF_FW_CONTEXT" acronym="RM_MEMIF_EMIF_FW_CONTEXT" offset="0x42C" width="32" description="This register contains dedicated EMIF_FW context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_MEMIF_EMIF_1_CONTEXT" acronym="RM_MEMIF_EMIF_1_CONTEXT" offset="0x434" width="32" description="This register contains dedicated EMIF_1 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_MEMIF_EMIF_2_CONTEXT" acronym="RM_MEMIF_EMIF_2_CONTEXT" offset="0x43C" width="32" description="This register contains dedicated EMIF_2 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_MEMIF_DLL_CONTEXT" acronym="RM_MEMIF_DLL_CONTEXT" offset="0x444" width="32" description="This register contains dedicated DLL context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of DLL_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_C2C_C2C_CONTEXT" acronym="RM_C2C_C2C_CONTEXT" offset="0x524" width="32" description="This register contains dedicated C2C context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_C2C_C2C_FW_CONTEXT" acronym="RM_C2C_C2C_FW_CONTEXT" offset="0x534" width="32" description="This register contains dedicated C2C_FW context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L4CFG_L4_CFG_CONTEXT" acronym="RM_L4CFG_L4_CFG_CONTEXT" offset="0x624" width="32" description="This register contains dedicated L4_CFG context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L4CFG_SPINLOCK_CONTEXT" acronym="RM_L4CFG_SPINLOCK_CONTEXT" offset="0x62C" width="32" description="This register contains dedicated HW_SEM context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4CFG_MAILBOX_CONTEXT" acronym="RM_L4CFG_MAILBOX_CONTEXT" offset="0x634" width="32" description="This register contains dedicated MAILBOX context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="RM_L4CFG_SAR_ROM_CONTEXT" acronym="RM_L4CFG_SAR_ROM_CONTEXT" offset="0x63C" width="32" description="This register contains dedicated SAR_ROM context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L3INSTR_L3_3_CONTEXT" acronym="RM_L3INSTR_L3_3_CONTEXT" offset="0x724" width="32" description="This register contains dedicated L3_3 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L3INSTR_L3_INSTR_CONTEXT" acronym="RM_L3INSTR_L3_INSTR_CONTEXT" offset="0x72C" width="32" description="This register contains dedicated L3_INSTR context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_L3INSTR_OCP_WP1_CONTEXT" acronym="RM_L3INSTR_OCP_WP1_CONTEXT" offset="0x744" width="32" description="This register contains dedicated OCP_WP1 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_CORE_NRET_BANK" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in CORE_NRET_BANK memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTMEM_CORE_NRET_BANK_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTMEM_CORE_NRET_BANK_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_RFF" width="1" begin="1" end="1" resetval="1" description="Specify if RFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_PWRON_RET_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_RFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_RFF_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of CORE_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="1" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
</module>
