// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "02/06/2023 20:22:30"

// 
// Device: Altera EPM240T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module shift_register4 (
	clk,
	bit_in,
	parallel_out,
	bit_out);
input 	clk;
input 	bit_in;
output 	[3:0] parallel_out;
output 	bit_out;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~combout ;
wire \bit_in~combout ;
wire [3:0] tmp;


// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \bit_in~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\bit_in~combout ),
	.padio(bit_in));
// synopsys translate_off
defparam \bit_in~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y1_N6
maxii_lcell \tmp[0] (
// Equation(s):
// tmp[0] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \bit_in~combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\bit_in~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tmp[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tmp[0] .lut_mask = "0000";
defparam \tmp[0] .operation_mode = "normal";
defparam \tmp[0] .output_mode = "reg_only";
defparam \tmp[0] .register_cascade_mode = "off";
defparam \tmp[0] .sum_lutc_input = "datac";
defparam \tmp[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y1_N5
maxii_lcell \tmp[1] (
// Equation(s):
// tmp[1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , tmp[0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(tmp[0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tmp[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tmp[1] .lut_mask = "0000";
defparam \tmp[1] .operation_mode = "normal";
defparam \tmp[1] .output_mode = "reg_only";
defparam \tmp[1] .register_cascade_mode = "off";
defparam \tmp[1] .sum_lutc_input = "datac";
defparam \tmp[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y1_N4
maxii_lcell \tmp[2] (
// Equation(s):
// tmp[2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , tmp[1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(tmp[1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tmp[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tmp[2] .lut_mask = "0000";
defparam \tmp[2] .operation_mode = "normal";
defparam \tmp[2] .output_mode = "reg_only";
defparam \tmp[2] .register_cascade_mode = "off";
defparam \tmp[2] .sum_lutc_input = "datac";
defparam \tmp[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y1_N7
maxii_lcell \tmp[3] (
// Equation(s):
// tmp[3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , tmp[2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(tmp[2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tmp[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tmp[3] .lut_mask = "0000";
defparam \tmp[3] .operation_mode = "normal";
defparam \tmp[3] .output_mode = "reg_only";
defparam \tmp[3] .register_cascade_mode = "off";
defparam \tmp[3] .sum_lutc_input = "datac";
defparam \tmp[3] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \parallel_out[0]~I (
	.datain(tmp[0]),
	.oe(vcc),
	.combout(),
	.padio(parallel_out[0]));
// synopsys translate_off
defparam \parallel_out[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \parallel_out[1]~I (
	.datain(tmp[1]),
	.oe(vcc),
	.combout(),
	.padio(parallel_out[1]));
// synopsys translate_off
defparam \parallel_out[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \parallel_out[2]~I (
	.datain(tmp[2]),
	.oe(vcc),
	.combout(),
	.padio(parallel_out[2]));
// synopsys translate_off
defparam \parallel_out[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \parallel_out[3]~I (
	.datain(tmp[3]),
	.oe(vcc),
	.combout(),
	.padio(parallel_out[3]));
// synopsys translate_off
defparam \parallel_out[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \bit_out~I (
	.datain(tmp[3]),
	.oe(vcc),
	.combout(),
	.padio(bit_out));
// synopsys translate_off
defparam \bit_out~I .operation_mode = "output";
// synopsys translate_on

endmodule
