[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated\\ID\\RF"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RegFile|RegFile>io_outToID_r1RData",
    "sources":[
      "~RegFile|RegFile>io_inFromID_r1RAddr",
      "~RegFile|RegFile>io_inFromWB_rWData",
      "~RegFile|RegFile>io_inFromWB_rWEn",
      "~RegFile|RegFile>io_inFromID_r1REn",
      "~RegFile|RegFile>io_inFromWB_rWAddr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RegFile|RegFile>io_outToID_r2RData",
    "sources":[
      "~RegFile|RegFile>io_inFromID_r2RAddr",
      "~RegFile|RegFile>io_inFromWB_rWData",
      "~RegFile|RegFile>io_inFromWB_rWEn",
      "~RegFile|RegFile>io_inFromID_r2REn",
      "~RegFile|RegFile>io_inFromWB_rWAddr"
    ]
  }
]