Analysis & Synthesis report for DetectorAndGenerator
Tue Aug 16 20:06:54 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Port Connectivity Checks: "Detector:d|Receptor:r|flipFlop:f12"
 13. Port Connectivity Checks: "Detector:d|Receptor:r|flipFlop:f11"
 14. Port Connectivity Checks: "Detector:d|Receptor:r|flipFlop:f10"
 15. Port Connectivity Checks: "Detector:d|Receptor:r|flipFlop:f9"
 16. Port Connectivity Checks: "Detector:d|Receptor:r|flipFlop:f8"
 17. Port Connectivity Checks: "Detector:d|Receptor:r|flipFlop:f7"
 18. Port Connectivity Checks: "Detector:d|Receptor:r|flipFlop:f6"
 19. Port Connectivity Checks: "Detector:d|Receptor:r|flipFlop:f5"
 20. Port Connectivity Checks: "Detector:d|Receptor:r|flipFlop:f4"
 21. Port Connectivity Checks: "Detector:d|Receptor:r|flipFlop:f3"
 22. Port Connectivity Checks: "Detector:d|Receptor:r|flipFlop:f2"
 23. Port Connectivity Checks: "Detector:d|Receptor:r|flipFlop:f1"
 24. Port Connectivity Checks: "Detector:d|Receptor:r|flipFlop:f0"
 25. Port Connectivity Checks: "gerador:g|transmissor:t|flipFlop:serial"
 26. Port Connectivity Checks: "gerador:g|transmissor:t|flipFlop:f0"
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Aug 16 20:06:54 2022      ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                   ; DetectorAndGenerator                       ;
; Top-level Entity Name           ; DetectorAndGenerator                       ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 94                                         ;
; Total pins                      ; 11                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 0                                          ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI TX Channels          ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                 ;
+---------------------------------------------------------------------------------+----------------------+----------------------+
; Option                                                                          ; Setting              ; Default Value        ;
+---------------------------------------------------------------------------------+----------------------+----------------------+
; Device                                                                          ; 5CGXFC7C7F23C8       ;                      ;
; Top-level entity name                                                           ; DetectorAndGenerator ; DetectorAndGenerator ;
; Family name                                                                     ; Cyclone V            ; Cyclone IV GX        ;
; Use smart compilation                                                           ; Off                  ; Off                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                   ; On                   ;
; Enable compact report table                                                     ; Off                  ; Off                  ;
; Restructure Multiplexers                                                        ; Auto                 ; Auto                 ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                  ; Off                  ;
; Create Debugging Nodes for IP Cores                                             ; Off                  ; Off                  ;
; Preserve fewer node names                                                       ; On                   ; On                   ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                  ; Off                  ;
; Verilog Version                                                                 ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                                    ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                                        ; Auto                 ; Auto                 ;
; Safe State Machine                                                              ; Off                  ; Off                  ;
; Extract Verilog State Machines                                                  ; On                   ; On                   ;
; Extract VHDL State Machines                                                     ; On                   ; On                   ;
; Ignore Verilog initial constructs                                               ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                                      ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                                  ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                                       ; On                   ; On                   ;
; Parallel Synthesis                                                              ; On                   ; On                   ;
; DSP Block Balancing                                                             ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                                              ; On                   ; On                   ;
; Power-Up Don't Care                                                             ; On                   ; On                   ;
; Remove Redundant Logic Cells                                                    ; Off                  ; Off                  ;
; Remove Duplicate Registers                                                      ; On                   ; On                   ;
; Ignore CARRY Buffers                                                            ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                                          ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                                           ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                                            ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                                             ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                  ; Off                  ;
; Optimization Technique                                                          ; Balanced             ; Balanced             ;
; Carry Chain Length                                                              ; 70                   ; 70                   ;
; Auto Carry Chains                                                               ; On                   ; On                   ;
; Auto Open-Drain Pins                                                            ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                  ; Off                  ;
; Auto ROM Replacement                                                            ; On                   ; On                   ;
; Auto RAM Replacement                                                            ; On                   ; On                   ;
; Auto DSP Block Replacement                                                      ; On                   ; On                   ;
; Auto Shift Register Replacement                                                 ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                                   ; On                   ; On                   ;
; Strict RAM Replacement                                                          ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                               ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                                          ; Off                  ; Off                  ;
; Auto Resource Sharing                                                           ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                                              ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                                              ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                                   ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                             ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                               ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                                         ; On                   ; On                   ;
; Report Parameter Settings                                                       ; On                   ; On                   ;
; Report Source Assignments                                                       ; On                   ; On                   ;
; Report Connectivity Checks                                                      ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                  ; Off                  ;
; Synchronization Register Chain Length                                           ; 3                    ; 3                    ;
; PowerPlay Power Optimization                                                    ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                               ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                                 ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                  ; 100                  ;
; Clock MUX Protection                                                            ; On                   ; On                   ;
; Auto Gated Clock Conversion                                                     ; Off                  ; Off                  ;
; Block Design Naming                                                             ; Auto                 ; Auto                 ;
; SDC constraint protection                                                       ; Off                  ; Off                  ;
; Synthesis Effort                                                                ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                                              ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                                     ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                                          ; On                   ; On                   ;
; Synthesis Seed                                                                  ; 1                    ; 1                    ;
; Automatic Parallel Synthesis                                                    ; On                   ; On                   ;
+---------------------------------------------------------------------------------+----------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+-----------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type             ; File Name with Absolute Path                                                              ; Library ;
+----------------------------------+-----------------+-----------------------+-------------------------------------------------------------------------------------------+---------+
; detectorandgenerator.vhd         ; yes             ; Auto-Found VHDL File  ; D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartusProject/detectorandgenerator.vhd ;         ;
; gerador.vhd                      ; yes             ; Auto-Found VHDL File  ; D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartusProject/gerador.vhd              ;         ;
; generatorcontroller.vhd          ; yes             ; Auto-Found VHDL File  ; D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartusProject/generatorcontroller.vhd  ;         ;
; message.vhd                      ; yes             ; Auto-Found VHDL File  ; D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartusProject/message.vhd              ;         ;
; header.vhd                       ; yes             ; Auto-Found VHDL File  ; D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartusProject/header.vhd               ;         ;
; transmissor.vhd                  ; yes             ; Auto-Found VHDL File  ; D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartusProject/transmissor.vhd          ;         ;
; flipflop.vhd                     ; yes             ; Auto-Found VHDL File  ; D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartusProject/flipflop.vhd             ;         ;
; detector.vhd                     ; yes             ; Auto-Found VHDL File  ; D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartusProject/detector.vhd             ;         ;
; receptor.vhd                     ; yes             ; Auto-Found VHDL File  ; D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartusProject/receptor.vhd             ;         ;
; detectorcontroller.vhd           ; yes             ; Auto-Found VHDL File  ; D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartusProject/detectorcontroller.vhd   ;         ;
; decodificador.vhd                ; yes             ; Auto-Found VHDL File  ; D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartusProject/decodificador.vhd        ;         ;
+----------------------------------+-----------------+-----------------------+-------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 175          ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 283          ;
;     -- 7 input functions                    ; 0            ;
;     -- 6 input functions                    ; 65           ;
;     -- 5 input functions                    ; 11           ;
;     -- 4 input functions                    ; 17           ;
;     -- <=3 input functions                  ; 190          ;
;                                             ;              ;
; Dedicated logic registers                   ; 94           ;
;                                             ;              ;
; I/O pins                                    ; 11           ;
; Total DSP Blocks                            ; 0            ;
; Maximum fan-out node                        ; resetn~input ;
; Maximum fan-out                             ; 104          ;
; Total fan-out                               ; 1284         ;
; Average fan-out                             ; 3.22         ;
+---------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                          ;
+-------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------+--------------+
; Compilation Hierarchy Node          ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                           ; Library Name ;
+-------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------+--------------+
; |DetectorAndGenerator               ; 283 (0)           ; 94 (0)       ; 0                 ; 0          ; 11   ; 0            ; |DetectorAndGenerator                                         ; work         ;
;    |Detector:d|                     ; 83 (0)            ; 47 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|Detector:d                              ; work         ;
;       |Decodificador:d|             ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|Detector:d|Decodificador:d              ; work         ;
;       |DetectorController:c|        ; 75 (75)           ; 34 (34)      ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|Detector:d|DetectorController:c         ; work         ;
;       |Receptor:r|                  ; 0 (0)             ; 13 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|Detector:d|Receptor:r                   ; work         ;
;          |flipFlop:f0|              ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|Detector:d|Receptor:r|flipFlop:f0       ; work         ;
;          |flipFlop:f10|             ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|Detector:d|Receptor:r|flipFlop:f10      ; work         ;
;          |flipFlop:f11|             ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|Detector:d|Receptor:r|flipFlop:f11      ; work         ;
;          |flipFlop:f12|             ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|Detector:d|Receptor:r|flipFlop:f12      ; work         ;
;          |flipFlop:f1|              ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|Detector:d|Receptor:r|flipFlop:f1       ; work         ;
;          |flipFlop:f2|              ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|Detector:d|Receptor:r|flipFlop:f2       ; work         ;
;          |flipFlop:f3|              ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|Detector:d|Receptor:r|flipFlop:f3       ; work         ;
;          |flipFlop:f4|              ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|Detector:d|Receptor:r|flipFlop:f4       ; work         ;
;          |flipFlop:f5|              ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|Detector:d|Receptor:r|flipFlop:f5       ; work         ;
;          |flipFlop:f6|              ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|Detector:d|Receptor:r|flipFlop:f6       ; work         ;
;          |flipFlop:f7|              ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|Detector:d|Receptor:r|flipFlop:f7       ; work         ;
;          |flipFlop:f8|              ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|Detector:d|Receptor:r|flipFlop:f8       ; work         ;
;          |flipFlop:f9|              ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|Detector:d|Receptor:r|flipFlop:f9       ; work         ;
;    |gerador:g|                      ; 200 (0)           ; 47 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|gerador:g                               ; work         ;
;       |GeneratorController:control| ; 40 (40)           ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|gerador:g|GeneratorController:control   ; work         ;
;       |Header:h|                    ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|gerador:g|Header:h                      ; work         ;
;       |Message:m|                   ; 128 (128)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|gerador:g|Message:m                     ; work         ;
;       |transmissor:t|               ; 29 (0)            ; 14 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|gerador:g|transmissor:t                 ; work         ;
;          |flipFlop:f0|              ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f0     ; work         ;
;          |flipFlop:f10|             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f10    ; work         ;
;          |flipFlop:f11|             ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f11    ; work         ;
;          |flipFlop:f12|             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f12    ; work         ;
;          |flipFlop:f1|              ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f1     ; work         ;
;          |flipFlop:f2|              ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f2     ; work         ;
;          |flipFlop:f3|              ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f3     ; work         ;
;          |flipFlop:f4|              ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f4     ; work         ;
;          |flipFlop:f5|              ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f5     ; work         ;
;          |flipFlop:f6|              ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f6     ; work         ;
;          |flipFlop:f7|              ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f7     ; work         ;
;          |flipFlop:f8|              ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f8     ; work         ;
;          |flipFlop:f9|              ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f9     ; work         ;
;          |flipFlop:serial|          ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:serial ; work         ;
+-------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                           ;
+-----------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal            ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------+------------------------+
; gerador:g|Header:h|transmissionBus[0]               ; GND                            ; yes                    ;
; gerador:g|Message:m|counter[28]                     ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[27]                     ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[26]                     ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[25]                     ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[24]                     ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[11]                     ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[23]                     ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[22]                     ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[21]                     ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[20]                     ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[19]                     ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[18]                     ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[17]                     ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[16]                     ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[15]                     ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[0]                      ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[1]                      ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[2]                      ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[3]                      ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[4]                      ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[5]                      ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[6]                      ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[7]                      ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[8]                      ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[9]                      ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[31]                     ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[30]                     ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[14]                     ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[10]                     ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[29]                     ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[13]                     ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Message:m|counter[12]                     ; gerador:g|Message:m|counter[0] ; yes                    ;
; gerador:g|Header:h|transmissionBus[2]               ; GND                            ; yes                    ;
; gerador:g|Header:h|transmissionBus[3]               ; GND                            ; yes                    ;
; gerador:g|Header:h|transmissionBus[4]               ; GND                            ; yes                    ;
; Number of user-specified and inferred latches = 36  ;                                ;                        ;
+-----------------------------------------------------+--------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 94    ;
; Number of registers using Synchronous Clear  ; 65    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 79    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------+
; Inverted Register Statistics                          ;
+---------------------------------------------+---------+
; Inverted Register                           ; Fan out ;
+---------------------------------------------+---------+
; gerador:g|GeneratorController:control|state ; 54      ;
; gerador:g|transmissor:t|flipFlop:f11|data   ; 1       ;
; gerador:g|transmissor:t|flipFlop:f6|data    ; 1       ;
; Total number of inverted registers = 3      ;         ;
+---------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DetectorAndGenerator|gerador:g|Message:m|counter     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DetectorAndGenerator|gerador:g|Message:m|message[6]  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DetectorAndGenerator|gerador:g|Message:m|message[8]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DetectorAndGenerator|gerador:g|Message:m|counter[28] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "Detector:d|Receptor:r|flipFlop:f12" ;
+-------+-------+----------+-------------------------------------+
; Port  ; Type  ; Severity ; Details                             ;
+-------+-------+----------+-------------------------------------+
; setin ; Input ; Info     ; Stuck at GND                        ;
; set   ; Input ; Info     ; Stuck at GND                        ;
+-------+-------+----------+-------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "Detector:d|Receptor:r|flipFlop:f11" ;
+-------+-------+----------+-------------------------------------+
; Port  ; Type  ; Severity ; Details                             ;
+-------+-------+----------+-------------------------------------+
; setin ; Input ; Info     ; Stuck at GND                        ;
; set   ; Input ; Info     ; Stuck at GND                        ;
+-------+-------+----------+-------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "Detector:d|Receptor:r|flipFlop:f10" ;
+-------+-------+----------+-------------------------------------+
; Port  ; Type  ; Severity ; Details                             ;
+-------+-------+----------+-------------------------------------+
; setin ; Input ; Info     ; Stuck at GND                        ;
; set   ; Input ; Info     ; Stuck at GND                        ;
+-------+-------+----------+-------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Detector:d|Receptor:r|flipFlop:f9" ;
+-------+-------+----------+------------------------------------+
; Port  ; Type  ; Severity ; Details                            ;
+-------+-------+----------+------------------------------------+
; setin ; Input ; Info     ; Stuck at GND                       ;
; set   ; Input ; Info     ; Stuck at GND                       ;
+-------+-------+----------+------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Detector:d|Receptor:r|flipFlop:f8" ;
+-------+-------+----------+------------------------------------+
; Port  ; Type  ; Severity ; Details                            ;
+-------+-------+----------+------------------------------------+
; setin ; Input ; Info     ; Stuck at GND                       ;
; set   ; Input ; Info     ; Stuck at GND                       ;
+-------+-------+----------+------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Detector:d|Receptor:r|flipFlop:f7" ;
+-------+-------+----------+------------------------------------+
; Port  ; Type  ; Severity ; Details                            ;
+-------+-------+----------+------------------------------------+
; setin ; Input ; Info     ; Stuck at GND                       ;
; set   ; Input ; Info     ; Stuck at GND                       ;
+-------+-------+----------+------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Detector:d|Receptor:r|flipFlop:f6" ;
+-------+-------+----------+------------------------------------+
; Port  ; Type  ; Severity ; Details                            ;
+-------+-------+----------+------------------------------------+
; setin ; Input ; Info     ; Stuck at GND                       ;
; set   ; Input ; Info     ; Stuck at GND                       ;
+-------+-------+----------+------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Detector:d|Receptor:r|flipFlop:f5" ;
+-------+-------+----------+------------------------------------+
; Port  ; Type  ; Severity ; Details                            ;
+-------+-------+----------+------------------------------------+
; setin ; Input ; Info     ; Stuck at GND                       ;
; set   ; Input ; Info     ; Stuck at GND                       ;
+-------+-------+----------+------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Detector:d|Receptor:r|flipFlop:f4" ;
+-------+-------+----------+------------------------------------+
; Port  ; Type  ; Severity ; Details                            ;
+-------+-------+----------+------------------------------------+
; setin ; Input ; Info     ; Stuck at GND                       ;
; set   ; Input ; Info     ; Stuck at GND                       ;
+-------+-------+----------+------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Detector:d|Receptor:r|flipFlop:f3" ;
+-------+-------+----------+------------------------------------+
; Port  ; Type  ; Severity ; Details                            ;
+-------+-------+----------+------------------------------------+
; setin ; Input ; Info     ; Stuck at GND                       ;
; set   ; Input ; Info     ; Stuck at GND                       ;
+-------+-------+----------+------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Detector:d|Receptor:r|flipFlop:f2" ;
+-------+-------+----------+------------------------------------+
; Port  ; Type  ; Severity ; Details                            ;
+-------+-------+----------+------------------------------------+
; setin ; Input ; Info     ; Stuck at GND                       ;
; set   ; Input ; Info     ; Stuck at GND                       ;
+-------+-------+----------+------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Detector:d|Receptor:r|flipFlop:f1" ;
+-------+-------+----------+------------------------------------+
; Port  ; Type  ; Severity ; Details                            ;
+-------+-------+----------+------------------------------------+
; setin ; Input ; Info     ; Stuck at GND                       ;
; set   ; Input ; Info     ; Stuck at GND                       ;
+-------+-------+----------+------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Detector:d|Receptor:r|flipFlop:f0" ;
+-------+-------+----------+------------------------------------+
; Port  ; Type  ; Severity ; Details                            ;
+-------+-------+----------+------------------------------------+
; setin ; Input ; Info     ; Stuck at GND                       ;
; set   ; Input ; Info     ; Stuck at GND                       ;
+-------+-------+----------+------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "gerador:g|transmissor:t|flipFlop:serial" ;
+-------+-------+----------+------------------------------------------+
; Port  ; Type  ; Severity ; Details                                  ;
+-------+-------+----------+------------------------------------------+
; setin ; Input ; Info     ; Stuck at GND                             ;
; set   ; Input ; Info     ; Stuck at GND                             ;
+-------+-------+----------+------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "gerador:g|transmissor:t|flipFlop:f0" ;
+--------+-------+----------+-------------------------------------+
; Port   ; Type  ; Severity ; Details                             ;
+--------+-------+----------+-------------------------------------+
; datain ; Input ; Info     ; Stuck at GND                        ;
+--------+-------+----------+-------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Aug 16 20:06:51 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DetectorAndGenerator -c DetectorAndGenerator
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Warning (12125): Using design file detectorandgenerator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: DetectorAndGenerator-arch
    Info (12023): Found entity 1: DetectorAndGenerator
Info (12127): Elaborating entity "DetectorAndGenerator" for the top level hierarchy
Warning (12125): Using design file gerador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: gerador-arch
    Info (12023): Found entity 1: gerador
Info (12128): Elaborating entity "gerador" for hierarchy "gerador:g"
Warning (12125): Using design file generatorcontroller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: GeneratorController-arch
    Info (12023): Found entity 1: GeneratorController
Info (12128): Elaborating entity "GeneratorController" for hierarchy "gerador:g|GeneratorController:control"
Warning (10492): VHDL Process Statement warning at generatorcontroller.vhd(18): signal "resetn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (12125): Using design file message.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Message-arch
    Info (12023): Found entity 1: Message
Info (12128): Elaborating entity "Message" for hierarchy "gerador:g|Message:m"
Warning (10542): VHDL Variable Declaration warning at message.vhd(16): used initial value expression for variable "message1" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at message.vhd(17): used initial value expression for variable "message2" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at message.vhd(18): used initial value expression for variable "message3" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at message.vhd(19): used initial value expression for variable "message4" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at message.vhd(20): used initial value expression for variable "message5" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at message.vhd(21): used initial value expression for variable "message6" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at message.vhd(22): used initial value expression for variable "headerInData" because variable was never assigned a value
Warning (10631): VHDL Process Statement warning at message.vhd(14): inferring latch(es) for signal or variable "counter", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "counter[0]" at message.vhd(30)
Info (10041): Inferred latch for "counter[1]" at message.vhd(30)
Info (10041): Inferred latch for "counter[2]" at message.vhd(30)
Info (10041): Inferred latch for "counter[3]" at message.vhd(30)
Info (10041): Inferred latch for "counter[4]" at message.vhd(30)
Info (10041): Inferred latch for "counter[5]" at message.vhd(30)
Info (10041): Inferred latch for "counter[6]" at message.vhd(30)
Info (10041): Inferred latch for "counter[7]" at message.vhd(30)
Info (10041): Inferred latch for "counter[8]" at message.vhd(30)
Info (10041): Inferred latch for "counter[9]" at message.vhd(30)
Info (10041): Inferred latch for "counter[10]" at message.vhd(30)
Info (10041): Inferred latch for "counter[11]" at message.vhd(30)
Info (10041): Inferred latch for "counter[12]" at message.vhd(30)
Info (10041): Inferred latch for "counter[13]" at message.vhd(30)
Info (10041): Inferred latch for "counter[14]" at message.vhd(30)
Info (10041): Inferred latch for "counter[15]" at message.vhd(30)
Info (10041): Inferred latch for "counter[16]" at message.vhd(30)
Info (10041): Inferred latch for "counter[17]" at message.vhd(30)
Info (10041): Inferred latch for "counter[18]" at message.vhd(30)
Info (10041): Inferred latch for "counter[19]" at message.vhd(30)
Info (10041): Inferred latch for "counter[20]" at message.vhd(30)
Info (10041): Inferred latch for "counter[21]" at message.vhd(30)
Info (10041): Inferred latch for "counter[22]" at message.vhd(30)
Info (10041): Inferred latch for "counter[23]" at message.vhd(30)
Info (10041): Inferred latch for "counter[24]" at message.vhd(30)
Info (10041): Inferred latch for "counter[25]" at message.vhd(30)
Info (10041): Inferred latch for "counter[26]" at message.vhd(30)
Info (10041): Inferred latch for "counter[27]" at message.vhd(30)
Info (10041): Inferred latch for "counter[28]" at message.vhd(30)
Info (10041): Inferred latch for "counter[29]" at message.vhd(30)
Info (10041): Inferred latch for "counter[30]" at message.vhd(30)
Info (10041): Inferred latch for "counter[31]" at message.vhd(30)
Warning (12125): Using design file header.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Header-arch
    Info (12023): Found entity 1: Header
Info (12128): Elaborating entity "Header" for hierarchy "gerador:g|Header:h"
Info (10041): Inferred latch for "transmissionBus[4]" at header.vhd(13)
Info (10041): Inferred latch for "transmissionBus[3]" at header.vhd(13)
Info (10041): Inferred latch for "transmissionBus[2]" at header.vhd(13)
Info (10041): Inferred latch for "transmissionBus[1]" at header.vhd(13)
Info (10041): Inferred latch for "transmissionBus[0]" at header.vhd(13)
Warning (12125): Using design file transmissor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: transmissor-arch
    Info (12023): Found entity 1: transmissor
Info (12128): Elaborating entity "transmissor" for hierarchy "gerador:g|transmissor:t"
Warning (10873): Using initial value X (don't care) for net "s[0]" at transmissor.vhd(19)
Warning (12125): Using design file flipflop.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: flipFlop-behaviour
    Info (12023): Found entity 1: flipFlop
Info (12128): Elaborating entity "flipFlop" for hierarchy "gerador:g|transmissor:t|flipFlop:f0"
Warning (10492): VHDL Process Statement warning at flipflop.vhd(18): signal "set" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at flipflop.vhd(19): signal "setIn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (12125): Using design file detector.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Detector-arch
    Info (12023): Found entity 1: Detector
Info (12128): Elaborating entity "Detector" for hierarchy "Detector:d"
Warning (12125): Using design file receptor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Receptor-arch
    Info (12023): Found entity 1: Receptor
Info (12128): Elaborating entity "Receptor" for hierarchy "Detector:d|Receptor:r"
Warning (12125): Using design file detectorcontroller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: DetectorController-arch
    Info (12023): Found entity 1: DetectorController
Info (12128): Elaborating entity "DetectorController" for hierarchy "Detector:d|DetectorController:c"
Warning (12125): Using design file decodificador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Decodificador-arch
    Info (12023): Found entity 1: Decodificador
Info (12128): Elaborating entity "Decodificador" for hierarchy "Detector:d|Decodificador:d"
Warning (13012): Latch gerador:g|Message:m|counter[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Warning (13012): Latch gerador:g|Message:m|counter[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal resetn
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "gerador:g|transmissor:t|flipFlop:f12|data" is converted into an equivalent circuit using register "gerador:g|transmissor:t|flipFlop:f12|data~_emulated" and latch "gerador:g|transmissor:t|flipFlop:f12|data~1"
    Warning (13310): Register "gerador:g|transmissor:t|flipFlop:f10|data" is converted into an equivalent circuit using register "gerador:g|transmissor:t|flipFlop:f10|data~_emulated" and latch "gerador:g|transmissor:t|flipFlop:f10|data~1"
    Warning (13310): Register "gerador:g|transmissor:t|flipFlop:f9|data" is converted into an equivalent circuit using register "gerador:g|transmissor:t|flipFlop:f9|data~_emulated" and latch "gerador:g|transmissor:t|flipFlop:f9|data~1"
    Warning (13310): Register "gerador:g|transmissor:t|flipFlop:f8|data" is converted into an equivalent circuit using register "gerador:g|transmissor:t|flipFlop:f8|data~_emulated" and latch "gerador:g|transmissor:t|flipFlop:f8|data~1"
    Warning (13310): Register "gerador:g|transmissor:t|flipFlop:f5|data" is converted into an equivalent circuit using register "gerador:g|transmissor:t|flipFlop:f5|data~_emulated" and latch "gerador:g|transmissor:t|flipFlop:f5|data~1"
    Warning (13310): Register "gerador:g|transmissor:t|flipFlop:f4|data" is converted into an equivalent circuit using register "gerador:g|transmissor:t|flipFlop:f4|data~_emulated" and latch "gerador:g|transmissor:t|flipFlop:f5|data~1"
    Warning (13310): Register "gerador:g|transmissor:t|flipFlop:f3|data" is converted into an equivalent circuit using register "gerador:g|transmissor:t|flipFlop:f3|data~_emulated" and latch "gerador:g|transmissor:t|flipFlop:f3|data~1"
    Warning (13310): Register "gerador:g|transmissor:t|flipFlop:f2|data" is converted into an equivalent circuit using register "gerador:g|transmissor:t|flipFlop:f2|data~_emulated" and latch "gerador:g|transmissor:t|flipFlop:f2|data~1"
    Warning (13310): Register "gerador:g|transmissor:t|flipFlop:f1|data" is converted into an equivalent circuit using register "gerador:g|transmissor:t|flipFlop:f1|data~_emulated" and latch "gerador:g|transmissor:t|flipFlop:f1|data~1"
    Warning (13310): Register "gerador:g|transmissor:t|flipFlop:f0|data" is converted into an equivalent circuit using register "gerador:g|transmissor:t|flipFlop:f0|data~_emulated" and latch "gerador:g|transmissor:t|flipFlop:f0|data~1"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 343 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 332 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 98 warnings
    Info: Peak virtual memory: 4750 megabytes
    Info: Processing ended: Tue Aug 16 20:06:54 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


