#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Dec  5 16:10:41 2024
# Process ID: 2318
# Current directory: /home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/vivado.log
# Journal file: /home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/vivado.jou
# Running On        :eecs-digital-47
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :AMD Ryzen 7 2700X Eight-Core Processor
# CPU Frequency     :3197.060 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16688 MB
# Swap memory       :4294 MB
# Total Virtual     :20983 MB
# Available Virtual :20018 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 4
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
read_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1391.207 ; gain = 35.840 ; free physical = 13252 ; free virtual = 18737
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip

# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
WARNING: [Coretcl 2-176] No IPs found
# generate_target all [get_ips]
WARNING: [Coretcl 2-176] No IPs found
# synth_ip [get_ips]
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2348
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2142.797 ; gain = 412.715 ; free physical = 12108 ; free virtual = 17629
---------------------------------------------------------------------------------
WARNING: [Synth 8-9661] initial value of parameter 'MAX_COUNT' is omitted [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/evt_counter.sv:3]
WARNING: [Synth 8-6901] identifier 't_minus_N_block_result' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/montgomery_reduce.sv:375]
WARNING: [Synth 8-6901] identifier 'BITS_IN_OUT' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/montgomery_squarer_stream.sv:19]
WARNING: [Synth 8-6901] identifier 'reducer_block_out' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/montgomery_squarer_stream.sv:42]
WARNING: [Synth 8-6901] identifier 'reducer_valid_out' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/montgomery_squarer_stream.sv:43]
WARNING: [Synth 8-6901] identifier 'store_ready' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier copy.sv:89]
WARNING: [Synth 8-6901] identifier 'store_ready' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier copy.sv:116]
WARNING: [Synth 8-6901] identifier 'accum_valid' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier copy.sv:121]
WARNING: [Synth 8-6901] identifier 'mul_out' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/mont_accumulator.sv:27]
WARNING: [Synth 8-6901] identifier 'mul_valid_out' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/mont_accumulator.sv:28]
WARNING: [Synth 8-6901] identifier 'a_in' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/mont_accumulator.sv:38]
WARNING: [Synth 8-6901] identifier 'b_in' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/mont_accumulator.sv:38]
WARNING: [Synth 8-6901] identifier 'b_in' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/mont_accumulator.sv:40]
WARNING: [Synth 8-6901] identifier 'store_idx' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/mont_accumulator.sv:53]
WARNING: [Synth 8-6901] identifier 'r_0' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/mont_accumulator.sv:54]
WARNING: [Synth 8-6901] identifier 'r_1' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/mont_accumulator.sv:55]
WARNING: [Synth 8-6901] identifier 'store_idx' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/mont_accumulator.sv:67]
WARNING: [Synth 8-6901] identifier 'r_0' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/mont_accumulator.sv:68]
WARNING: [Synth 8-6901] identifier 'r_1' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/mont_accumulator.sv:69]
WARNING: [Synth 8-6901] identifier 'valid_product' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/defective_fsm_multiplier.sv:160]
WARNING: [Synth 8-6901] identifier 'prev_upper_prod' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/defective_fsm_multiplier.sv:161]
WARNING: [Synth 8-6901] identifier 'prev_prod_sum_carry' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/defective_fsm_multiplier.sv:162]
WARNING: [Synth 8-6901] identifier 'prev_accumulator_sum_carry' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/defective_fsm_multiplier.sv:163]
WARNING: [Synth 8-6901] identifier 'final_pipe1' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/defective_fsm_multiplier.sv:172]
WARNING: [Synth 8-6901] identifier 'final_pipe2' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/defective_fsm_multiplier.sv:173]
WARNING: [Synth 8-6901] identifier 'bab_z0' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/defective_fsm_multiplier.sv:179]
WARNING: [Synth 8-6901] identifier 'bab_z1_a' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/defective_fsm_multiplier.sv:180]
WARNING: [Synth 8-6901] identifier 'bab_z1_b' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/defective_fsm_multiplier.sv:181]
WARNING: [Synth 8-6901] identifier 'bab_z2' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/defective_fsm_multiplier.sv:182]
WARNING: [Synth 8-6901] identifier 'bab_z0' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/defective_fsm_multiplier.sv:271]
WARNING: [Synth 8-6901] identifier 'bab_z1_a' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/defective_fsm_multiplier.sv:272]
WARNING: [Synth 8-6901] identifier 'bab_z1_b' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/defective_fsm_multiplier.sv:273]
WARNING: [Synth 8-6901] identifier 'bab_z2' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/defective_fsm_multiplier.sv:274]
WARNING: [Synth 8-6901] identifier 'valid_product' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/defective_fsm_multiplier.sv:277]
WARNING: [Synth 8-6901] identifier 'valid_product' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/defective_fsm_multiplier.sv:278]
WARNING: [Synth 8-6901] identifier 'prev_upper_prod' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/defective_fsm_multiplier.sv:280]
WARNING: [Synth 8-6901] identifier 'upper_prod' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/defective_fsm_multiplier.sv:280]
WARNING: [Synth 8-6901] identifier 'prev_prod_sum_carry' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/defective_fsm_multiplier.sv:281]
WARNING: [Synth 8-6901] identifier 'prod_sum' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/defective_fsm_multiplier.sv:281]
WARNING: [Synth 8-6901] identifier 'prev_accumulator_sum_carry' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/defective_fsm_multiplier.sv:282]
WARNING: [Synth 8-6901] identifier 'accumulator_sum_carry' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/defective_fsm_multiplier.sv:282]
WARNING: [Synth 8-6901] identifier 'accumulator_sum_block' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/defective_fsm_multiplier.sv:286]
WARNING: [Synth 8-6901] identifier 'final_pipe1' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/defective_fsm_multiplier.sv:297]
WARNING: [Synth 8-6901] identifier 'final_pipe2' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/defective_fsm_multiplier.sv:298]
WARNING: [Synth 8-6901] identifier 'final_pipe1' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/defective_fsm_multiplier.sv:298]
WARNING: [Synth 8-6901] identifier 'final_pipe2' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/defective_fsm_multiplier.sv:299]
WARNING: [Synth 8-6901] identifier 'valid_product' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier_nonparallel.sv:152]
WARNING: [Synth 8-6901] identifier 'prev_upper_prod' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier_nonparallel.sv:153]
WARNING: [Synth 8-6901] identifier 'prev_prod_sum_carry' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier_nonparallel.sv:154]
WARNING: [Synth 8-6901] identifier 'prev_accumulator_sum_carry' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier_nonparallel.sv:155]
WARNING: [Synth 8-6901] identifier 'final_pipe1' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier_nonparallel.sv:164]
WARNING: [Synth 8-6901] identifier 'final_pipe2' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier_nonparallel.sv:165]
WARNING: [Synth 8-6901] identifier 'product' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier_nonparallel.sv:246]
WARNING: [Synth 8-6901] identifier 'valid_product' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier_nonparallel.sv:248]
WARNING: [Synth 8-6901] identifier 'valid_product' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier_nonparallel.sv:249]
WARNING: [Synth 8-6901] identifier 'prev_upper_prod' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier_nonparallel.sv:251]
WARNING: [Synth 8-6901] identifier 'upper_prod' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier_nonparallel.sv:251]
WARNING: [Synth 8-6901] identifier 'prev_prod_sum_carry' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier_nonparallel.sv:252]
WARNING: [Synth 8-6901] identifier 'prod_sum' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier_nonparallel.sv:252]
WARNING: [Synth 8-6901] identifier 'prev_accumulator_sum_carry' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier_nonparallel.sv:253]
WARNING: [Synth 8-6901] identifier 'accumulator_sum_carry' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier_nonparallel.sv:253]
WARNING: [Synth 8-6901] identifier 'accumulator_sum_block' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier_nonparallel.sv:257]
WARNING: [Synth 8-6901] identifier 'final_pipe1' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier_nonparallel.sv:268]
WARNING: [Synth 8-6901] identifier 'final_pipe2' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier_nonparallel.sv:269]
WARNING: [Synth 8-6901] identifier 'final_pipe1' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier_nonparallel.sv:269]
WARNING: [Synth 8-6901] identifier 'final_pipe2' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier_nonparallel.sv:270]
WARNING: [Synth 8-6901] identifier 'valid_product' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier.sv:166]
WARNING: [Synth 8-6901] identifier 'prev_upper_prod' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier.sv:167]
WARNING: [Synth 8-6901] identifier 'prev_prod_sum_carry' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier.sv:168]
WARNING: [Synth 8-6901] identifier 'prev_accumulator_sum_carry' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier.sv:169]
WARNING: [Synth 8-6901] identifier 'final_pipe1' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier.sv:178]
WARNING: [Synth 8-6901] identifier 'final_pipe2' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier.sv:179]
WARNING: [Synth 8-6901] identifier 'bab_z0' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier.sv:185]
WARNING: [Synth 8-6901] identifier 'bab_z1_a' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier.sv:186]
WARNING: [Synth 8-6901] identifier 'bab_z1_b' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier.sv:187]
WARNING: [Synth 8-6901] identifier 'bab_z2' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier.sv:188]
WARNING: [Synth 8-6901] identifier 'bab_z0' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier.sv:290]
WARNING: [Synth 8-6901] identifier 'bab_z1_a' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier.sv:291]
WARNING: [Synth 8-6901] identifier 'bab_z1_b' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier.sv:292]
WARNING: [Synth 8-6901] identifier 'bab_z2' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier.sv:293]
WARNING: [Synth 8-6901] identifier 'valid_product' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier.sv:296]
WARNING: [Synth 8-6901] identifier 'valid_product' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier.sv:297]
WARNING: [Synth 8-6901] identifier 'prev_upper_prod' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier.sv:299]
WARNING: [Synth 8-6901] identifier 'upper_prod' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier.sv:299]
WARNING: [Synth 8-6901] identifier 'prev_prod_sum_carry' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier.sv:300]
WARNING: [Synth 8-6901] identifier 'prod_sum' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier.sv:300]
WARNING: [Synth 8-6901] identifier 'prev_accumulator_sum_carry' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier.sv:301]
WARNING: [Synth 8-6901] identifier 'accumulator_sum_carry' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier.sv:301]
WARNING: [Synth 8-6901] identifier 'accumulator_sum_block' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier.sv:305]
WARNING: [Synth 8-6901] identifier 'final_pipe1' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier.sv:324]
WARNING: [Synth 8-6901] identifier 'final_pipe2' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier.sv:325]
WARNING: [Synth 8-6901] identifier 'final_pipe1' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier.sv:325]
WARNING: [Synth 8-6901] identifier 'final_pipe2' is used before its declaration [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier.sv:326]
WARNING: [Synth 8-10929] literal value 'hffffffffffffffff truncated to fit in 32 bits [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/LFSR32.sv:19]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fsm_multiplier' [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier.sv:4]
	Parameter REGISTER_SIZE_IN bound to: 32 - type: integer 
	Parameter BITS_IN_NUM bound to: 4096 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 64 - type: integer 
	Parameter RAM_DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fsm_multiplier' (0#1) [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/top_level.sv:4]
WARNING: [Synth 8-6014] Unused sequential element computing_done_pipe4_reg was removed.  [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/hdl/fsm_multiplier.sv:194]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2223.766 ; gain = 493.684 ; free physical = 12006 ; free virtual = 17530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2238.609 ; gain = 508.527 ; free physical = 12006 ; free virtual = 17530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2238.609 ; gain = 508.527 ; free physical = 12006 ; free virtual = 17530
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2238.609 ; gain = 0.000 ; free physical = 12006 ; free virtual = 17530
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'camera_d[1]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[3]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[5]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[7]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[0]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[2]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[4]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[6]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_xclk'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_hsync'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_sda'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pclk'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_vsync'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_scl'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[0]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[1]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[2]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[0]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[1]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[2]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_an[0]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_an[1]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_an[2]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_an[3]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[0]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[1]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[2]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[3]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[0]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[1]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[2]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[3]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[4]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[5]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[6]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[0]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[1]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[2]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[3]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[4]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[5]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[6]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_n'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_p'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[0]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[1]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[2]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[0]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[1]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[2]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2387.359 ; gain = 0.000 ; free physical = 11977 ; free virtual = 17516
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2387.359 ; gain = 0.000 ; free physical = 11977 ; free virtual = 17516
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2387.359 ; gain = 657.277 ; free physical = 11977 ; free virtual = 17516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2387.359 ; gain = 657.277 ; free physical = 11977 ; free virtual = 17516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2387.359 ; gain = 657.277 ; free physical = 11977 ; free virtual = 17517
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm_multiplier'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                 WRITING |                               11 |                               01
               COMPUTING |                               01 |                               10
                  iSTATE |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm_multiplier'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2387.359 ; gain = 657.277 ; free physical = 11976 ; free virtual = 17516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input  128 Bit       Adders := 1     
	   2 Input   65 Bit       Adders := 1     
	   3 Input   65 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 5     
+---Registers : 
	               64 Bit    Registers := 15    
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 7     
	                1 Bit    Registers := 16    
+---Multipliers : 
	              32x32  Multipliers := 4     
+---RAMs : 
	               8K Bit	(128 X 64 bit)          RAMs := 2     
+---Muxes : 
	   4 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 7     
	   4 Input    7 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 14    
	   4 Input    1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP test_muller/bab_z1_b0, operation Mode is: A2*B.
DSP Report: register test_muller/bab_z1_b0 is absorbed into DSP test_muller/bab_z1_b0.
DSP Report: operator test_muller/bab_z1_b0 is absorbed into DSP test_muller/bab_z1_b0.
DSP Report: operator test_muller/bab_z1_b0 is absorbed into DSP test_muller/bab_z1_b0.
DSP Report: Generating DSP test_muller/bab_z1_b_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register test_muller/bab_z1_b_reg is absorbed into DSP test_muller/bab_z1_b_reg.
DSP Report: register test_muller/bab_z1_b_reg is absorbed into DSP test_muller/bab_z1_b_reg.
DSP Report: operator test_muller/bab_z1_b0 is absorbed into DSP test_muller/bab_z1_b_reg.
DSP Report: operator test_muller/bab_z1_b0 is absorbed into DSP test_muller/bab_z1_b_reg.
DSP Report: Generating DSP test_muller/bab_z1_b0, operation Mode is: A*B2.
DSP Report: register test_muller/bab_z1_b0 is absorbed into DSP test_muller/bab_z1_b0.
DSP Report: operator test_muller/bab_z1_b0 is absorbed into DSP test_muller/bab_z1_b0.
DSP Report: operator test_muller/bab_z1_b0 is absorbed into DSP test_muller/bab_z1_b0.
DSP Report: Generating DSP test_muller/bab_z1_b_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register test_muller/bab_z1_b_reg is absorbed into DSP test_muller/bab_z1_b_reg.
DSP Report: register test_muller/bab_z1_b_reg is absorbed into DSP test_muller/bab_z1_b_reg.
DSP Report: operator test_muller/bab_z1_b0 is absorbed into DSP test_muller/bab_z1_b_reg.
DSP Report: operator test_muller/bab_z1_b0 is absorbed into DSP test_muller/bab_z1_b_reg.
DSP Report: Generating DSP test_muller/bab_z1_a0, operation Mode is: A2*B.
DSP Report: register test_muller/bab_z1_a0 is absorbed into DSP test_muller/bab_z1_a0.
DSP Report: operator test_muller/bab_z1_a0 is absorbed into DSP test_muller/bab_z1_a0.
DSP Report: operator test_muller/bab_z1_a0 is absorbed into DSP test_muller/bab_z1_a0.
DSP Report: Generating DSP test_muller/bab_z1_a_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register test_muller/bab_z1_a_reg is absorbed into DSP test_muller/bab_z1_a_reg.
DSP Report: register test_muller/bab_z1_a_reg is absorbed into DSP test_muller/bab_z1_a_reg.
DSP Report: operator test_muller/bab_z1_a0 is absorbed into DSP test_muller/bab_z1_a_reg.
DSP Report: operator test_muller/bab_z1_a0 is absorbed into DSP test_muller/bab_z1_a_reg.
DSP Report: Generating DSP test_muller/bab_z1_a0, operation Mode is: A*B2.
DSP Report: register test_muller/bab_z1_a0 is absorbed into DSP test_muller/bab_z1_a0.
DSP Report: operator test_muller/bab_z1_a0 is absorbed into DSP test_muller/bab_z1_a0.
DSP Report: operator test_muller/bab_z1_a0 is absorbed into DSP test_muller/bab_z1_a0.
DSP Report: Generating DSP test_muller/bab_z1_a_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register test_muller/bab_z1_a_reg is absorbed into DSP test_muller/bab_z1_a_reg.
DSP Report: register test_muller/bab_z1_a_reg is absorbed into DSP test_muller/bab_z1_a_reg.
DSP Report: operator test_muller/bab_z1_a0 is absorbed into DSP test_muller/bab_z1_a_reg.
DSP Report: operator test_muller/bab_z1_a0 is absorbed into DSP test_muller/bab_z1_a_reg.
DSP Report: Generating DSP test_muller/bab_z00, operation Mode is: A2*B.
DSP Report: register test_muller/bab_z00 is absorbed into DSP test_muller/bab_z00.
DSP Report: operator test_muller/bab_z00 is absorbed into DSP test_muller/bab_z00.
DSP Report: operator test_muller/bab_z00 is absorbed into DSP test_muller/bab_z00.
DSP Report: Generating DSP test_muller/bab_z0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register test_muller/bab_z0_reg is absorbed into DSP test_muller/bab_z0_reg.
DSP Report: register test_muller/bab_z0_reg is absorbed into DSP test_muller/bab_z0_reg.
DSP Report: operator test_muller/bab_z00 is absorbed into DSP test_muller/bab_z0_reg.
DSP Report: operator test_muller/bab_z00 is absorbed into DSP test_muller/bab_z0_reg.
DSP Report: Generating DSP test_muller/bab_z00, operation Mode is: A*B2.
DSP Report: register test_muller/bab_z00 is absorbed into DSP test_muller/bab_z00.
DSP Report: operator test_muller/bab_z00 is absorbed into DSP test_muller/bab_z00.
DSP Report: operator test_muller/bab_z00 is absorbed into DSP test_muller/bab_z00.
DSP Report: Generating DSP test_muller/bab_z0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register test_muller/bab_z0_reg is absorbed into DSP test_muller/bab_z0_reg.
DSP Report: register test_muller/bab_z0_reg is absorbed into DSP test_muller/bab_z0_reg.
DSP Report: operator test_muller/bab_z00 is absorbed into DSP test_muller/bab_z0_reg.
DSP Report: operator test_muller/bab_z00 is absorbed into DSP test_muller/bab_z0_reg.
DSP Report: Generating DSP test_muller/bab_z20, operation Mode is: A2*B.
DSP Report: register test_muller/bab_z20 is absorbed into DSP test_muller/bab_z20.
DSP Report: operator test_muller/bab_z20 is absorbed into DSP test_muller/bab_z20.
DSP Report: operator test_muller/bab_z20 is absorbed into DSP test_muller/bab_z20.
DSP Report: Generating DSP test_muller/bab_z2_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register test_muller/bab_z2_reg is absorbed into DSP test_muller/bab_z2_reg.
DSP Report: register test_muller/bab_z2_reg is absorbed into DSP test_muller/bab_z2_reg.
DSP Report: operator test_muller/bab_z20 is absorbed into DSP test_muller/bab_z2_reg.
DSP Report: operator test_muller/bab_z20 is absorbed into DSP test_muller/bab_z2_reg.
DSP Report: Generating DSP test_muller/bab_z20, operation Mode is: A*B2.
DSP Report: register test_muller/bab_z20 is absorbed into DSP test_muller/bab_z20.
DSP Report: operator test_muller/bab_z20 is absorbed into DSP test_muller/bab_z20.
DSP Report: operator test_muller/bab_z20 is absorbed into DSP test_muller/bab_z20.
DSP Report: Generating DSP test_muller/bab_z2_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register test_muller/bab_z2_reg is absorbed into DSP test_muller/bab_z2_reg.
DSP Report: register test_muller/bab_z2_reg is absorbed into DSP test_muller/bab_z2_reg.
DSP Report: operator test_muller/bab_z20 is absorbed into DSP test_muller/bab_z2_reg.
DSP Report: operator test_muller/bab_z20 is absorbed into DSP test_muller/bab_z2_reg.
INFO: [Synth 8-3971] The signal "top_level/test_muller/n_m_bram/BRAM_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element test_muller/accumulator_bram/BRAM_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[47]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[46]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[45]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[44]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[43]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[42]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[41]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[40]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[39]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[38]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[37]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[36]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[35]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[34]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[33]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[32]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[31]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[30]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[29]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[28]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[27]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[26]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[25]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[24]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[23]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[22]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[21]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[20]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[19]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[18]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[17]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[47]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[46]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[45]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[44]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[43]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[42]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[41]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[40]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[39]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[38]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[37]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[36]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[35]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[34]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[33]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[32]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[31]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[30]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[29]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[28]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[27]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[26]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[25]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[24]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[23]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[22]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[21]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[20]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[19]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[18]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_b_reg[17]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[47]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[46]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[45]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[44]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[43]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[42]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[41]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[40]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[39]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[38]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[37]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[36]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[35]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[34]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[33]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[32]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[31]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[30]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[29]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[28]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[27]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[26]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[25]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[24]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[23]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[22]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[21]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[20]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[19]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[18]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[17]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[47]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[46]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[45]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[44]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[43]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[42]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[41]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[40]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[39]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[38]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[37]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[36]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[35]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[34]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[33]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[32]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[31]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[30]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[29]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[28]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[27]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[26]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[25]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[24]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[23]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[22]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[21]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[20]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[19]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[18]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z1_a_reg[17]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[47]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[46]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[45]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[44]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[43]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[42]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[41]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[40]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[39]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[38]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[37]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[36]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[35]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[34]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[33]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[32]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[31]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[30]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[29]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[28]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[27]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[26]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[25]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[24]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[23]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[22]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[21]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[20]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[19]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[18]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[17]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[47]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[46]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[45]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[44]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[43]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[42]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[41]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[40]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[39]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[38]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[37]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[36]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[35]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[34]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[33]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[32]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[31]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[30]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[29]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[28]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[27]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[26]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[25]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[24]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[23]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[22]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[21]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[20]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[19]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[18]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z0_reg[17]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[47]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[46]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[45]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[44]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[43]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[42]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[41]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[40]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[39]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[38]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[37]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[36]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[35]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[34]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[33]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[32]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[31]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[30]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[29]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[28]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[27]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[26]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[25]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[24]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[23]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[22]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[21]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[20]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[19]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[18]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[17]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[47]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[46]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[45]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[44]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[43]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[42]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[41]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[40]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[39]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[38]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[37]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[36]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[35]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[34]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[33]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[32]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[31]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[30]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[29]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[28]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[27]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[26]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[25]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[24]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[23]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[22]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[21]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[20]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[19]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[18]__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (test_muller/bab_z2_reg[17]__0) is unused and will be removed from module top_level.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2387.359 ; gain = 657.277 ; free physical = 11950 ; free virtual = 17497
---------------------------------------------------------------------------------
 Sort Area is  test_muller/bab_z00_6 : 0 0 : 3119 5961 : Used 1 time 0
 Sort Area is  test_muller/bab_z00_6 : 0 1 : 2842 5961 : Used 1 time 0
 Sort Area is  test_muller/bab_z1_a0_8 : 0 0 : 3119 5961 : Used 1 time 0
 Sort Area is  test_muller/bab_z1_a0_8 : 0 1 : 2842 5961 : Used 1 time 0
 Sort Area is  test_muller/bab_z1_b0_a : 0 0 : 3119 5961 : Used 1 time 0
 Sort Area is  test_muller/bab_z1_b0_a : 0 1 : 2842 5961 : Used 1 time 0
 Sort Area is  test_muller/bab_z20_0 : 0 0 : 3119 5961 : Used 1 time 0
 Sort Area is  test_muller/bab_z20_0 : 0 1 : 2842 5961 : Used 1 time 0
 Sort Area is  test_muller/bab_z00_7 : 0 0 : 2777 5500 : Used 1 time 0
 Sort Area is  test_muller/bab_z00_7 : 0 1 : 2723 5500 : Used 1 time 0
 Sort Area is  test_muller/bab_z1_a0_9 : 0 0 : 2777 5500 : Used 1 time 0
 Sort Area is  test_muller/bab_z1_a0_9 : 0 1 : 2723 5500 : Used 1 time 0
 Sort Area is  test_muller/bab_z1_b0_b : 0 0 : 2777 5500 : Used 1 time 0
 Sort Area is  test_muller/bab_z1_b0_b : 0 1 : 2723 5500 : Used 1 time 0
 Sort Area is  test_muller/bab_z20_3 : 0 0 : 2777 5500 : Used 1 time 0
 Sort Area is  test_muller/bab_z20_3 : 0 1 : 2723 5500 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level   | test_muller/n_m_bram/BRAM_reg         | 128 x 64(READ_FIRST)   | W | R | 128 x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|top_level   | test_muller/accumulator_bram/BRAM_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_level   | A2*B            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_level   | (PCIN>>17)+A*B2 | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|top_level   | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_level   | (PCIN>>17)+A*B2 | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|top_level   | A2*B            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_level   | (PCIN>>17)+A*B2 | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|top_level   | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_level   | (PCIN>>17)+A*B2 | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|top_level   | A2*B            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_level   | (PCIN>>17)+A*B2 | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|top_level   | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_level   | (PCIN>>17)+A*B2 | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|top_level   | A2*B            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_level   | (PCIN>>17)+A*B2 | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|top_level   | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_level   | (PCIN>>17)+A*B2 | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2395.359 ; gain = 665.277 ; free physical = 11944 ; free virtual = 17498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2395.359 ; gain = 665.277 ; free physical = 11930 ; free virtual = 17484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level   | test_muller/n_m_bram/BRAM_reg         | 128 x 64(READ_FIRST)   | W | R | 128 x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|top_level   | test_muller/accumulator_bram/BRAM_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance test_muller/n_m_bram/BRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance test_muller/n_m_bram/BRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2395.359 ; gain = 665.277 ; free physical = 11931 ; free virtual = 17485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2395.359 ; gain = 665.277 ; free physical = 11934 ; free virtual = 17488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2395.359 ; gain = 665.277 ; free physical = 11935 ; free virtual = 17489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2395.359 ; gain = 665.277 ; free physical = 11935 ; free virtual = 17489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2395.359 ; gain = 665.277 ; free physical = 11935 ; free virtual = 17489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2395.359 ; gain = 665.277 ; free physical = 11935 ; free virtual = 17489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2395.359 ; gain = 665.277 ; free physical = 11935 ; free virtual = 17489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_level   | A'*B             | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_level   | (PCIN>>17+A*B')' | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|top_level   | A*B'             | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_level   | (PCIN>>17+A*B')' | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|top_level   | A'*B             | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_level   | (PCIN>>17+A*B')' | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|top_level   | A*B'             | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_level   | (PCIN>>17+A*B')' | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|top_level   | A'*B             | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_level   | (PCIN>>17+A*B')' | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|top_level   | A*B'             | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_level   | (PCIN>>17+A*B')' | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|top_level   | A'*B             | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_level   | (PCIN>>17+A*B')' | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|top_level   | A*B'             | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_level   | (PCIN>>17+A*B')' | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   140|
|3     |DSP48E1  |    16|
|6     |LUT1     |     3|
|7     |LUT2     |   517|
|8     |LUT3     |    24|
|9     |LUT4     |    80|
|10    |LUT5     |    24|
|11    |LUT6     |    27|
|12    |RAMB36E1 |     3|
|14    |FDRE     |   537|
|15    |FDSE     |     2|
|16    |IBUF     |     3|
|17    |OBUF     |    16|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2395.359 ; gain = 665.277 ; free physical = 11935 ; free virtual = 17489
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 250 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2395.359 ; gain = 516.527 ; free physical = 11935 ; free virtual = 17489
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2395.367 ; gain = 665.277 ; free physical = 11935 ; free virtual = 17489
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2395.367 ; gain = 0.000 ; free physical = 12275 ; free virtual = 17832
INFO: [Netlist 29-17] Analyzing 159 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_level' is not ideal for floorplanning, since the cellview 'fsm_multiplier' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'camera_d[1]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[3]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[5]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[7]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[0]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[2]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[4]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[6]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_xclk'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_hsync'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_sda'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pclk'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_vsync'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_scl'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[0]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[1]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb1[2]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[0]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[1]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb0[2]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_an[0]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_an[1]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_an[2]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_an[3]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[0]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[1]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[2]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[3]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[0]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[1]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[2]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[3]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[4]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[5]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[6]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[0]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[1]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[2]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[3]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[4]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[5]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[6]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_n'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_p'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[0]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[1]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[2]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[0]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[1]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[2]'. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2395.367 ; gain = 0.000 ; free physical = 12277 ; free virtual = 17835
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 13e2b78b
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 482 Warnings, 136 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 2395.367 ; gain = 997.223 ; free physical = 12277 ; free virtual = 17835
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2156.648; main = 1822.976; forked = 496.627
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3484.207; main = 2395.363; forked = 1096.844
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2427.375 ; gain = 0.000 ; free physical = 12276 ; free virtual = 17834
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2427.375 ; gain = 0.000 ; free physical = 12276 ; free virtual = 17834
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2427.375 ; gain = 0.000 ; free physical = 12276 ; free virtual = 17834
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2427.375 ; gain = 0.000 ; free physical = 12276 ; free virtual = 17834
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2427.375 ; gain = 0.000 ; free physical = 12276 ; free virtual = 17834
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2427.375 ; gain = 0.000 ; free physical = 12276 ; free virtual = 17834
Write Physdb Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2427.375 ; gain = 0.000 ; free physical = 12276 ; free virtual = 17834
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2427.375 ; gain = 0.000 ; free physical = 12235 ; free virtual = 17809
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2436.281 ; gain = 8.906 ; free physical = 12224 ; free virtual = 17799

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1e817e28f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2436.281 ; gain = 0.000 ; free physical = 12224 ; free virtual = 17799

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1e817e28f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.281 ; gain = 0.000 ; free physical = 11968 ; free virtual = 17543

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1e817e28f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.281 ; gain = 0.000 ; free physical = 11968 ; free virtual = 17543
Phase 1 Initialization | Checksum: 1e817e28f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.281 ; gain = 0.000 ; free physical = 11968 ; free virtual = 17543

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1e817e28f

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2662.281 ; gain = 0.000 ; free physical = 11968 ; free virtual = 17543

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1e817e28f

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2662.281 ; gain = 0.000 ; free physical = 11968 ; free virtual = 17543
Phase 2 Timer Update And Timing Data Collection | Checksum: 1e817e28f

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2662.281 ; gain = 0.000 ; free physical = 11968 ; free virtual = 17543

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1e817e28f

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2662.281 ; gain = 0.000 ; free physical = 11970 ; free virtual = 17545
Retarget | Checksum: 1e817e28f
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 22d6b4b99

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2662.281 ; gain = 0.000 ; free physical = 11970 ; free virtual = 17545
Constant propagation | Checksum: 22d6b4b99
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 24c7bfdcc

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2662.281 ; gain = 0.000 ; free physical = 11970 ; free virtual = 17545
Sweep | Checksum: 24c7bfdcc
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 24c7bfdcc

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2662.281 ; gain = 0.000 ; free physical = 11970 ; free virtual = 17545
BUFG optimization | Checksum: 24c7bfdcc
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 24c7bfdcc

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2662.281 ; gain = 0.000 ; free physical = 11970 ; free virtual = 17545
Shift Register Optimization | Checksum: 24c7bfdcc
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 24c7bfdcc

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2662.281 ; gain = 0.000 ; free physical = 11970 ; free virtual = 17545
Post Processing Netlist | Checksum: 24c7bfdcc
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1e3f45fa9

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2662.281 ; gain = 0.000 ; free physical = 11970 ; free virtual = 17546

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.281 ; gain = 0.000 ; free physical = 11970 ; free virtual = 17546
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1e3f45fa9

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2662.281 ; gain = 0.000 ; free physical = 11970 ; free virtual = 17546
Phase 9 Finalization | Checksum: 1e3f45fa9

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2662.281 ; gain = 0.000 ; free physical = 11970 ; free virtual = 17546
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1e3f45fa9

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2662.281 ; gain = 0.000 ; free physical = 11970 ; free virtual = 17546

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 6 Total Ports: 6
Number of Flops added for Enable Generation: 6

Ending PowerOpt Patch Enables Task | Checksum: 141444e12

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11966 ; free virtual = 17546
Ending Power Optimization Task | Checksum: 141444e12

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2789.418 ; gain = 127.137 ; free physical = 11966 ; free virtual = 17547

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1be706333

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11968 ; free virtual = 17548
Ending Final Cleanup Task | Checksum: 1be706333

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11969 ; free virtual = 17549

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11969 ; free virtual = 17549
Ending Netlist Obfuscation Task | Checksum: 1be706333

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11969 ; free virtual = 17549
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2789.418 ; gain = 362.043 ; free physical = 11969 ; free virtual = 17549
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11972 ; free virtual = 17553
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 142a5711d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11972 ; free virtual = 17553
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11972 ; free virtual = 17553

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ae3c490b

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11969 ; free virtual = 17554

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 27f7422a8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11970 ; free virtual = 17556

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 27f7422a8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11970 ; free virtual = 17556
Phase 1 Placer Initialization | Checksum: 27f7422a8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11970 ; free virtual = 17556

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 270d63501

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11970 ; free virtual = 17557

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 23845b0d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11970 ; free virtual = 17557

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 23845b0d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11970 ; free virtual = 17557

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 239c8052f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11978 ; free virtual = 17565

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 77 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 37 nets or LUTs. Breaked 0 LUT, combined 37 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 2 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell test_muller/bab_z1_b_reg__0. No change.
INFO: [Physopt 32-666] Processed cell test_muller/bab_z1_a_reg__0. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11977 ; free virtual = 17565
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11977 ; free virtual = 17565

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             37  |                    37  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             37  |                    37  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 15ff37ec5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11980 ; free virtual = 17569
Phase 2.4 Global Placement Core | Checksum: 188bcd187

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11980 ; free virtual = 17569
Phase 2 Global Placement | Checksum: 188bcd187

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11980 ; free virtual = 17569

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ab3752d2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11981 ; free virtual = 17570

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 199cd22e8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11984 ; free virtual = 17573

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17b4e238a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11984 ; free virtual = 17573

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b0052c19

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11984 ; free virtual = 17573

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1fd5ce136

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11981 ; free virtual = 17570

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1c1efe3fc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11993 ; free virtual = 17582

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 12656d302

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11993 ; free virtual = 17582

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1cbbf5bfa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11993 ; free virtual = 17582

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1c1288e94

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11988 ; free virtual = 17577
Phase 3 Detail Placement | Checksum: 1c1288e94

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11989 ; free virtual = 17578

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14a4aeb5b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.264 | TNS=-12.692 |
Phase 1 Physical Synthesis Initialization | Checksum: d4e1ffc5

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11989 ; free virtual = 17578
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1a66f2d6e

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11989 ; free virtual = 17578
Phase 4.1.1.1 BUFG Insertion | Checksum: 14a4aeb5b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11989 ; free virtual = 17578

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.113. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f78099b6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11985 ; free virtual = 17575

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11985 ; free virtual = 17575
Phase 4.1 Post Commit Optimization | Checksum: 1f78099b6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11985 ; free virtual = 17575

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f78099b6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11985 ; free virtual = 17575

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                8x8|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f78099b6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11985 ; free virtual = 17575
Phase 4.3 Placer Reporting | Checksum: 1f78099b6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11985 ; free virtual = 17575

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11985 ; free virtual = 17575

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11985 ; free virtual = 17575
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26572fccc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11985 ; free virtual = 17575
Ending Placer Task | Checksum: 248958e11

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11985 ; free virtual = 17575
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11985 ; free virtual = 17575
# report_clock_utilization -file $outputDir/clock_util.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
# write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11980 ; free virtual = 17570
Wrote PlaceDB: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17567
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17567
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17567
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17568
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11974 ; free virtual = 17566
Write Physdb Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11974 ; free virtual = 17566
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/obj/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f6a19a19 ConstDB: 0 ShapeSum: a762c0c2 RouteDB: aa913336
Post Restoration Checksum: NetGraph: 34a169a7 | NumContArr: 6172241 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1c00a8122

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17568

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1c00a8122

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17568

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1c00a8122

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17568
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 332f58127

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17568
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.174  | TNS=0.000  | WHS=-0.166 | THS=-11.080|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2233
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2233
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 33ad7461a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17568

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 33ad7461a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17568

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 27b3ecf78

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11974 ; free virtual = 17567
Phase 4 Initial Routing | Checksum: 27b3ecf78

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11974 ; free virtual = 17567

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 202
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.029 | TNS=-1.409 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 313214564

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11977 ; free virtual = 17569

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.115  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 25fdcf9fd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11977 ; free virtual = 17569
Phase 5 Rip-up And Reroute | Checksum: 25fdcf9fd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17569

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 25fdcf9fd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17569

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 25fdcf9fd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17569
Phase 6 Delay and Skew Optimization | Checksum: 25fdcf9fd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17569

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.124  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2a7017d31

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17569
Phase 7 Post Hold Fix | Checksum: 2a7017d31

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11977 ; free virtual = 17570

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.16081 %
  Global Horizontal Routing Utilization  = 0.745315 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2a7017d31

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11977 ; free virtual = 17570

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2a7017d31

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17569

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 29d5a71c3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17569

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 29d5a71c3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17569

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.125  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 2d0a86df5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17569
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 15.86 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1e4213467

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17569
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1e4213467

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17569

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17569
# write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17569
Wrote PlaceDB: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11972 ; free virtual = 17567
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11972 ; free virtual = 17567
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11972 ; free virtual = 17567
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11972 ; free virtual = 17567
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11972 ; free virtual = 17568
Write Physdb Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2789.418 ; gain = 0.000 ; free physical = 11972 ; free virtual = 17568
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/obj/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/worker_place/temp/4079f6ca626242cba67e5004618fdb05/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP test_muller/bab_z00 input test_muller/bab_z00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP test_muller/bab_z00__0 input test_muller/bab_z00__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP test_muller/bab_z0_reg input test_muller/bab_z0_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP test_muller/bab_z0_reg__0 input test_muller/bab_z0_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP test_muller/bab_z1_a0 input test_muller/bab_z1_a0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP test_muller/bab_z1_a0__0 input test_muller/bab_z1_a0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP test_muller/bab_z1_a_reg input test_muller/bab_z1_a_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP test_muller/bab_z1_a_reg__0 input test_muller/bab_z1_a_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP test_muller/bab_z1_b0 input test_muller/bab_z1_b0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP test_muller/bab_z1_b0__0 input test_muller/bab_z1_b0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP test_muller/bab_z1_b_reg input test_muller/bab_z1_b_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP test_muller/bab_z1_b_reg__0 input test_muller/bab_z1_b_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP test_muller/bab_z20 input test_muller/bab_z20/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP test_muller/bab_z20__0 input test_muller/bab_z20__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP test_muller/bab_z2_reg input test_muller/bab_z2_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP test_muller/bab_z2_reg__0 input test_muller/bab_z2_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 16 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13610592 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 2868.730 ; gain = 79.312 ; free physical = 11805 ; free virtual = 17413
INFO: [Common 17-206] Exiting Vivado at Thu Dec  5 16:12:30 2024...
