5 14 101 4 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (real7.vcd) 2 -o (real7.cdd) 2 -v (real7.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 real7.v 8 39 1
2 1 13 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 10 1070005 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 11 1110005 1 0 63 0 64 53 0 3.400000
4 1 1 0 0
3 1 main.$u0 "main.$u0" 0 real7.v 13 18 1
2 2 14 50008 1 0 21004 0 0 1 16 0 0
2 3 14 10001 0 1 1410 0 0 1 1 a
2 4 14 10008 1 37 16 2 3
2 5 15 f0012 1 0 21004 0 0 1 16 0 0
2 6 15 f0012 1 47 4 5 0 foo_func.sel
2 7 15 50014 1 3a 5004 0 6 64 22 0 3.400000 foo_func
2 8 15 10001 0 1 1410 0 0 64 37 b
2 9 15 10014 1 37 16 7 8
2 10 16 20002 1 0 1008 0 0 32 48 5 0
2 11 16 10002 2 2c 900a 10 0 32 18 0 ffffffff 0 0 0 0
2 12 17 b000d 1 0 1004 0 0 64 20 1 3.4
2 13 17 60006 1 1 1004 0 0 64 37 b
2 14 17 6000d 1 11 201008 12 13 1 18 0 1 0 1 0 0
2 15 17 10001 0 1 1410 0 0 1 1 a
2 16 17 1000e 1 37 1a 14 15
4 16 0 0 0
4 11 0 16 0
4 9 0 11 11
4 4 11 9 9
3 1 main.$u1 "main.$u1" 0 real7.v 20 27 1
3 2 main.foo_func "main.foo_func" 0 real7.v 29 37 1
2 17 31 20006 1 3d 5802 0 0 1 18 0 1 0 0 0 0 $u2
1 foo_func 3 29 113000e 1 0 63 0 64 21 0 3.400000
1 sel 4 30 1000008 1 0 0 0 1 17 1 1 0 0 0 0
4 17 11 0 0
3 1 main.foo_func.$u2 "main.foo_func.$u2" 0 real7.v 31 36 1
2 18 32 8000a 1 1 1804 0 0 1 1 sel
2 19 32 4000c 1 39 806 18 0
2 20 35 110013 1 0 1804 0 0 64 20 1 3.4
2 21 35 6000d 0 1 1c10 0 0 64 5 foo_func
2 22 35 60013 1 37 816 20 21
2 23 33 110013 0 0 1810 0 0 64 20 1 4.6
2 24 33 6000d 0 1 1c10 0 0 64 5 foo_func
2 25 33 60013 0 37 832 23 24
4 22 0 0 0
4 25 0 0 0
4 19 11 25 22
