{"sha": "9a6093882252082def6173b7c072a94a90e4cfa0", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OWE2MDkzODgyMjUyMDgyZGVmNjE3M2I3YzA3MmE5NGE5MGU0Y2ZhMA==", "commit": {"author": {"name": "Jan Hubicka", "email": "jh@suse.cz", "date": "2004-01-06T17:31:10Z"}, "committer": {"name": "Jan Hubicka", "email": "hubicka@gcc.gnu.org", "date": "2004-01-06T17:31:10Z"}, "message": "re PR target/10301 (Side effects of architecture specific flags are not documented.)\n\n\tPR target/10301\n\t* config.gcc: Accept opteron and athlon-64 as variants\n\tof k8.\n\t* i386.c (override_options): Likewise.\n\t* invoke.texi (i386 -mtune): Expand documentation.\n\nFrom-SVN: r75476", "tree": {"sha": "e1a6f2ee4843f1adf037677153b05d5beb12f34d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/e1a6f2ee4843f1adf037677153b05d5beb12f34d"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/9a6093882252082def6173b7c072a94a90e4cfa0", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9a6093882252082def6173b7c072a94a90e4cfa0", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9a6093882252082def6173b7c072a94a90e4cfa0", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9a6093882252082def6173b7c072a94a90e4cfa0/comments", "author": null, "committer": null, "parents": [{"sha": "5d3cc252060adbc8457b1d1b9fb30c1fa7803c4a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5d3cc252060adbc8457b1d1b9fb30c1fa7803c4a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5d3cc252060adbc8457b1d1b9fb30c1fa7803c4a"}], "stats": {"total": 74, "additions": 63, "deletions": 11}, "files": [{"sha": "594bd19262d2117d515635497f6bbf680455efe4", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9a6093882252082def6173b7c072a94a90e4cfa0/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9a6093882252082def6173b7c072a94a90e4cfa0/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=9a6093882252082def6173b7c072a94a90e4cfa0", "patch": "@@ -1,3 +1,11 @@\n+2004-01-06  Jan Hubicka  <jh@suse.cz>\n+\n+\tPR target/10301\n+\t* config.gcc: Accept opteron and athlon-64 as variants\n+\tof k8.\n+\t* i386.c (override_options): Likewise.\n+\t* invoke.texi (i386 -mtune): Expand documentation.\n+\n 2004-01-06  Kazu Hirata  <kazu@cs.umass.edu>\n \n \t* alias.c: Fix comment typos."}, {"sha": "d43eb94eeb54bba654a7c96d17947e7e4740e711", "filename": "gcc/config.gcc", "status": "modified", "additions": 3, "deletions": 2, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9a6093882252082def6173b7c072a94a90e4cfa0/gcc%2Fconfig.gcc", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9a6093882252082def6173b7c072a94a90e4cfa0/gcc%2Fconfig.gcc", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig.gcc?ref=9a6093882252082def6173b7c072a94a90e4cfa0", "patch": "@@ -2340,7 +2340,7 @@ if test x$with_cpu = x ; then\n       ;;\n     i686-*-* | i786-*-*)\n       case ${target_noncanonical} in\n-        k8-*)\n+        k8-*|opteron-*|athlon_64-*)\n           with_cpu=k8\n           ;;\n         athlon_xp-*|athlon_mp-*|athlon_4-*)\n@@ -2513,7 +2513,8 @@ fi\n \t\t\t| i586 | pentium | pentium-mmx | winchip-c6 | winchip2 \\\n \t\t\t| c3 | c3-2 | i686 | pentiumpro | pentium2 | pentium3 \\\n \t\t\t| pentium4 | k6 | k6-2 | k6-3 | athlon | athlon-tbird \\\n-\t\t\t| athlon-4 | athlon-xp | athlon-mp | k8)\n+\t\t\t| athlon-4 | athlon-xp | athlon-mp | k8 | opteron \\\n+\t\t\t| athlon64 | athlon-fx)\n \t\t\t\t# OK\n \t\t\t\t;;\n \t\t\t*)"}, {"sha": "04ffe7ec3fc971d707835a4c13a2499817c847b3", "filename": "gcc/config/i386/i386.c", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9a6093882252082def6173b7c072a94a90e4cfa0/gcc%2Fconfig%2Fi386%2Fi386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9a6093882252082def6173b7c072a94a90e4cfa0/gcc%2Fconfig%2Fi386%2Fi386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.c?ref=9a6093882252082def6173b7c072a94a90e4cfa0", "patch": "@@ -1111,6 +1111,12 @@ override_options (void)\n \t\t\t\t      | PTA_3DNOW_A | PTA_SSE},\n       {\"k8\", PROCESSOR_K8, PTA_MMX | PTA_PREFETCH_SSE | PTA_3DNOW | PTA_64BIT\n \t\t\t\t      | PTA_3DNOW_A | PTA_SSE | PTA_SSE2},\n+      {\"opteron\", PROCESSOR_K8, PTA_MMX | PTA_PREFETCH_SSE | PTA_3DNOW | PTA_64BIT\n+\t\t\t\t      | PTA_3DNOW_A | PTA_SSE | PTA_SSE2},\n+      {\"athlon64\", PROCESSOR_K8, PTA_MMX | PTA_PREFETCH_SSE | PTA_3DNOW | PTA_64BIT\n+\t\t\t\t      | PTA_3DNOW_A | PTA_SSE | PTA_SSE2},\n+      {\"athlon-fx\", PROCESSOR_K8, PTA_MMX | PTA_PREFETCH_SSE | PTA_3DNOW | PTA_64BIT\n+\t\t\t\t      | PTA_3DNOW_A | PTA_SSE | PTA_SSE2},\n     };\n \n   int const pta_size = ARRAY_SIZE (processor_alias_table);"}, {"sha": "5c46d143edd7f09b0d4a7a5796bccebf8cafbb41", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 46, "deletions": 9, "changes": 55, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9a6093882252082def6173b7c072a94a90e4cfa0/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9a6093882252082def6173b7c072a94a90e4cfa0/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=9a6093882252082def6173b7c072a94a90e4cfa0", "patch": "@@ -8090,19 +8090,56 @@ computers:\n @opindex mtune\n Tune to @var{cpu-type} everything applicable about the generated code, except\n for the ABI and the set of available instructions.  The choices for\n-@var{cpu-type} are @samp{i386}, @samp{i486}, @samp{i586}, @samp{i686},\n-@samp{pentium}, @samp{pentium-mmx}, @samp{pentiumpro}, @samp{pentium2},\n-@samp{pentium3}, @samp{pentium4}, @samp{k6}, @samp{k6-2}, @samp{k6-3},\n-@samp{athlon}, @samp{athlon-tbird}, @samp{athlon-4}, @samp{athlon-xp},\n-@samp{athlon-mp}, @samp{winchip-c6}, @samp{winchip2}, @samp{k8}, @samp{c3}\n-and @samp{c3-2}.\n+@var{cpu-type} are:\n+@table @emph\n+@item i386\n+Original Intel's i386 CPU.\n+@item i486\n+Intel's i486 CPU.  (No scheduling is implemented for this chip.)\n+@item i586, pentium\n+Intel Pentium CPU with no MMX support.\n+@item pentium-mmx\n+Intel PentiumMMX CPU based on Pentium core with MMX instruction set support.\n+@item i686, pentiumpro\n+Intel PentiumPro CPU.\n+@item pentium2\n+Intel Pentium2 CPU based on PentiumPro core with MMX instruction set support.\n+@item pentium3\n+Intel Pentium3 CPU based on PentiumPro core with MMX and SSE instruction set\n+support.\n+@item pentium4\n+Intel Pentium4 CPU with MMX, SSE and SSE2 instruction set support.\n+@item k6\n+AMD K6 CPU with MMX instruction set support.\n+@item k6-2, k6-3\n+Improved versions of AMD K6 CPU with MMX and 3dNOW! instruction set support.\n+@item athlon, athlon-tbird\n+AMD Athlon CPU with MMX, 3dNOW!, enhanced 3dNOW! and SSE prefetch instructions\n+support.\n+@item athlon-4, athlon-xp, athlon-mp\n+Improved AMD Athlon CPU with MMX, 3dNOW!, enhanced 3dNOW! and full SSE\n+instruction set support.\n+@item k8, opteron, athlon64, athlon-fx\n+AMD K8 core based CPUs with x86-64 instruction set support.  (This supersets\n+MMX, SSE, SSE2, 3dNOW!, enhanced 3dNOW! and 64-bit instruction set extensions.)\n+@item winchip-c6\n+IDT Winchip C6 CPU, dealt in same way as i486 with additional MMX instruction\n+set support.\n+@item winchip2\n+IDT Winchip2 CPU, dealt in same way as i486 with additional MMX and 3dNOW!\n+instruction set support.\n+@item c3\n+Via C3 CPU with MMX and 3dNOW!  instruction set support.  (No scheduling is\n+implemented for this chip.)\n+@item c3-2\n+Via C3-2 CPU with MMX and SSE instruction set support.  (No scheduling is\n+implemented for this chip.)\n+@end table.\n \n While picking a specific @var{cpu-type} will schedule things appropriately\n for that particular chip, the compiler will not generate any code that\n does not run on the i386 without the @option{-march=@var{cpu-type}} option\n-being used.  @samp{i586} is equivalent to @samp{pentium} and @samp{i686}\n-is equivalent to @samp{pentiumpro}.  @samp{k6} and @samp{athlon} are the\n-AMD chips as opposed to the Intel ones.\n+being used.\n \n @item -march=@var{cpu-type}\n @opindex march"}]}