<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2022.1.0.52.3" title="NRFICE04" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="top"/>
        <Source name="pwm.v" type="Verilog" type_short="Verilog">
            <Options top_module="pwm"/>
        </Source>
        <Source name="spi.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="top.v" type="Verilog" type_short="Verilog">
            <Options top_module="top"/>
        </Source>
        <Source name="testbench.v" type="Verilog" type_short="Verilog" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="ebr8x16/ebr8x16.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="pins.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="sim/sim.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simpost/simpost.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="simrtl/simrtl.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="wim/wim.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="xim/xim.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="NRFICE041.sty"/>
</RadiantProject>
