
tp_sunthese_audio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a380  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000448  0800a510  0800a510  0000b510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a958  0800a958  0000c070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a958  0800a958  0000b958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a960  0800a960  0000c070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a960  0800a960  0000b960  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a964  0800a964  0000b964  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  0800a968  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000158c  20000070  0800a9d8  0000c070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200015fc  0800a9d8  0000c5fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022120  00000000  00000000  0000c0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004df2  00000000  00000000  0002e1c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001cf8  00000000  00000000  00032fb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001681  00000000  00000000  00034cb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c6de  00000000  00000000  00036331  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024f7d  00000000  00000000  00062a0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00105db1  00000000  00000000  0008798c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018d73d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007fe0  00000000  00000000  0018d780  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  00195760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a4f8 	.word	0x0800a4f8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	0800a4f8 	.word	0x0800a4f8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <sgtl5000_i2c_write_register>:
 */
#include "sgtl5000.h"
#include "main.h"
#include <stdio.h>

HAL_StatusTypeDef sgtl5000_i2c_write_register(h_sgtl5000_t *h_sgtl5000, uint16_t reg, uint16_t value) {
 800059c:	b580      	push	{r7, lr}
 800059e:	b086      	sub	sp, #24
 80005a0:	af02      	add	r7, sp, #8
 80005a2:	6078      	str	r0, [r7, #4]
 80005a4:	460b      	mov	r3, r1
 80005a6:	807b      	strh	r3, [r7, #2]
 80005a8:	4613      	mov	r3, r2
 80005aa:	803b      	strh	r3, [r7, #0]
    uint8_t data[4];
    data[0] = (reg >> 8) & 0xFF;        // High byte of the register address
 80005ac:	887b      	ldrh	r3, [r7, #2]
 80005ae:	0a1b      	lsrs	r3, r3, #8
 80005b0:	b29b      	uxth	r3, r3
 80005b2:	b2db      	uxtb	r3, r3
 80005b4:	723b      	strb	r3, [r7, #8]
    data[1] = reg & 0xFF;               // Low byte of the register address
 80005b6:	887b      	ldrh	r3, [r7, #2]
 80005b8:	b2db      	uxtb	r3, r3
 80005ba:	727b      	strb	r3, [r7, #9]
    data[2] = (value >> 8) & 0xFF;      // High byte of the value
 80005bc:	883b      	ldrh	r3, [r7, #0]
 80005be:	0a1b      	lsrs	r3, r3, #8
 80005c0:	b29b      	uxth	r3, r3
 80005c2:	b2db      	uxtb	r3, r3
 80005c4:	72bb      	strb	r3, [r7, #10]
    data[3] = value & 0xFF;             // Low byte of the value
 80005c6:	883b      	ldrh	r3, [r7, #0]
 80005c8:	b2db      	uxtb	r3, r3
 80005ca:	72fb      	strb	r3, [r7, #11]

    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(h_sgtl5000->hi2c, h_sgtl5000->i2c_address, data, 4, HAL_MAX_DELAY);
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	6818      	ldr	r0, [r3, #0]
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	8899      	ldrh	r1, [r3, #4]
 80005d4:	f107 0208 	add.w	r2, r7, #8
 80005d8:	f04f 33ff 	mov.w	r3, #4294967295
 80005dc:	9300      	str	r3, [sp, #0]
 80005de:	2304      	movs	r3, #4
 80005e0:	f001 ff2a 	bl	8002438 <HAL_I2C_Master_Transmit>
 80005e4:	4603      	mov	r3, r0
 80005e6:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 80005e8:	7bfb      	ldrb	r3, [r7, #15]
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d005      	beq.n	80005fa <sgtl5000_i2c_write_register+0x5e>
        printf("SGTL5000 Write Error: Reg 0x%04X, Val 0x%04X, Status %d\r\n", reg, value, status);
 80005ee:	8879      	ldrh	r1, [r7, #2]
 80005f0:	883a      	ldrh	r2, [r7, #0]
 80005f2:	7bfb      	ldrb	r3, [r7, #15]
 80005f4:	4803      	ldr	r0, [pc, #12]	@ (8000604 <sgtl5000_i2c_write_register+0x68>)
 80005f6:	f009 f857 	bl	80096a8 <iprintf>
    }
    return status;
 80005fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80005fc:	4618      	mov	r0, r3
 80005fe:	3710      	adds	r7, #16
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	0800a510 	.word	0x0800a510

08000608 <sgtl5000_i2c_read_register>:

HAL_StatusTypeDef sgtl5000_i2c_read_register(h_sgtl5000_t *h_sgtl5000, uint16_t reg, uint16_t *value) {
 8000608:	b580      	push	{r7, lr}
 800060a:	b088      	sub	sp, #32
 800060c:	af02      	add	r7, sp, #8
 800060e:	60f8      	str	r0, [r7, #12]
 8000610:	460b      	mov	r3, r1
 8000612:	607a      	str	r2, [r7, #4]
 8000614:	817b      	strh	r3, [r7, #10]
    uint8_t reg_addr[2];
    uint8_t data_rx[2];

    reg_addr[0] = (reg >> 8) & 0xFF;    // High byte of the register address
 8000616:	897b      	ldrh	r3, [r7, #10]
 8000618:	0a1b      	lsrs	r3, r3, #8
 800061a:	b29b      	uxth	r3, r3
 800061c:	b2db      	uxtb	r3, r3
 800061e:	753b      	strb	r3, [r7, #20]
    reg_addr[1] = reg & 0xFF;           // Low byte of the register address
 8000620:	897b      	ldrh	r3, [r7, #10]
 8000622:	b2db      	uxtb	r3, r3
 8000624:	757b      	strb	r3, [r7, #21]

    // Send register address
    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(h_sgtl5000->hi2c, h_sgtl5000->i2c_address, reg_addr, 2, HAL_MAX_DELAY);
 8000626:	68fb      	ldr	r3, [r7, #12]
 8000628:	6818      	ldr	r0, [r3, #0]
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	8899      	ldrh	r1, [r3, #4]
 800062e:	f107 0214 	add.w	r2, r7, #20
 8000632:	f04f 33ff 	mov.w	r3, #4294967295
 8000636:	9300      	str	r3, [sp, #0]
 8000638:	2302      	movs	r3, #2
 800063a:	f001 fefd 	bl	8002438 <HAL_I2C_Master_Transmit>
 800063e:	4603      	mov	r3, r0
 8000640:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) {
 8000642:	7dfb      	ldrb	r3, [r7, #23]
 8000644:	2b00      	cmp	r3, #0
 8000646:	d007      	beq.n	8000658 <sgtl5000_i2c_read_register+0x50>
        printf("SGTL5000 Read Error (Addr Tx): Reg 0x%04X, Status %d\r\n", reg, status);
 8000648:	897b      	ldrh	r3, [r7, #10]
 800064a:	7dfa      	ldrb	r2, [r7, #23]
 800064c:	4619      	mov	r1, r3
 800064e:	4817      	ldr	r0, [pc, #92]	@ (80006ac <sgtl5000_i2c_read_register+0xa4>)
 8000650:	f009 f82a 	bl	80096a8 <iprintf>
        return status;
 8000654:	7dfb      	ldrb	r3, [r7, #23]
 8000656:	e024      	b.n	80006a2 <sgtl5000_i2c_read_register+0x9a>
    }

    // Receive data
    status = HAL_I2C_Master_Receive(h_sgtl5000->hi2c, h_sgtl5000->i2c_address, data_rx, 2, HAL_MAX_DELAY);
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	6818      	ldr	r0, [r3, #0]
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	8899      	ldrh	r1, [r3, #4]
 8000660:	f107 0210 	add.w	r2, r7, #16
 8000664:	f04f 33ff 	mov.w	r3, #4294967295
 8000668:	9300      	str	r3, [sp, #0]
 800066a:	2302      	movs	r3, #2
 800066c:	f001 fffc 	bl	8002668 <HAL_I2C_Master_Receive>
 8000670:	4603      	mov	r3, r0
 8000672:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) {
 8000674:	7dfb      	ldrb	r3, [r7, #23]
 8000676:	2b00      	cmp	r3, #0
 8000678:	d007      	beq.n	800068a <sgtl5000_i2c_read_register+0x82>
        printf("SGTL5000 Read Error (Data Rx): Reg 0x%04X, Status %d\r\n", reg, status);
 800067a:	897b      	ldrh	r3, [r7, #10]
 800067c:	7dfa      	ldrb	r2, [r7, #23]
 800067e:	4619      	mov	r1, r3
 8000680:	480b      	ldr	r0, [pc, #44]	@ (80006b0 <sgtl5000_i2c_read_register+0xa8>)
 8000682:	f009 f811 	bl	80096a8 <iprintf>
        return status;
 8000686:	7dfb      	ldrb	r3, [r7, #23]
 8000688:	e00b      	b.n	80006a2 <sgtl5000_i2c_read_register+0x9a>
    }

    *value = (data_rx[0] << 8) | data_rx[1]; // Combine bytes to 16-bit value
 800068a:	7c3b      	ldrb	r3, [r7, #16]
 800068c:	b21b      	sxth	r3, r3
 800068e:	021b      	lsls	r3, r3, #8
 8000690:	b21a      	sxth	r2, r3
 8000692:	7c7b      	ldrb	r3, [r7, #17]
 8000694:	b21b      	sxth	r3, r3
 8000696:	4313      	orrs	r3, r2
 8000698:	b21b      	sxth	r3, r3
 800069a:	b29a      	uxth	r2, r3
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	801a      	strh	r2, [r3, #0]
    return HAL_OK;
 80006a0:	2300      	movs	r3, #0
}
 80006a2:	4618      	mov	r0, r3
 80006a4:	3718      	adds	r7, #24
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	0800a54c 	.word	0x0800a54c
 80006b0:	0800a584 	.word	0x0800a584

080006b4 <sgtl5000_i2c_set_bit>:

HAL_StatusTypeDef sgtl5000_i2c_set_bit(h_sgtl5000_t *h_sgtl5000, uint16_t reg, uint16_t mask) {
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b084      	sub	sp, #16
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
 80006bc:	460b      	mov	r3, r1
 80006be:	807b      	strh	r3, [r7, #2]
 80006c0:	4613      	mov	r3, r2
 80006c2:	803b      	strh	r3, [r7, #0]
    uint16_t current_value;
    HAL_StatusTypeDef ret = sgtl5000_i2c_read_register(h_sgtl5000, reg, &current_value);
 80006c4:	f107 020c 	add.w	r2, r7, #12
 80006c8:	887b      	ldrh	r3, [r7, #2]
 80006ca:	4619      	mov	r1, r3
 80006cc:	6878      	ldr	r0, [r7, #4]
 80006ce:	f7ff ff9b 	bl	8000608 <sgtl5000_i2c_read_register>
 80006d2:	4603      	mov	r3, r0
 80006d4:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) return ret;
 80006d6:	7bfb      	ldrb	r3, [r7, #15]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <sgtl5000_i2c_set_bit+0x2c>
 80006dc:	7bfb      	ldrb	r3, [r7, #15]
 80006de:	e009      	b.n	80006f4 <sgtl5000_i2c_set_bit+0x40>
    return sgtl5000_i2c_write_register(h_sgtl5000, reg, current_value | mask);
 80006e0:	89ba      	ldrh	r2, [r7, #12]
 80006e2:	883b      	ldrh	r3, [r7, #0]
 80006e4:	4313      	orrs	r3, r2
 80006e6:	b29a      	uxth	r2, r3
 80006e8:	887b      	ldrh	r3, [r7, #2]
 80006ea:	4619      	mov	r1, r3
 80006ec:	6878      	ldr	r0, [r7, #4]
 80006ee:	f7ff ff55 	bl	800059c <sgtl5000_i2c_write_register>
 80006f2:	4603      	mov	r3, r0
}
 80006f4:	4618      	mov	r0, r3
 80006f6:	3710      	adds	r7, #16
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}

080006fc <sgtl5000_init>:
    HAL_StatusTypeDef ret = sgtl5000_i2c_read_register(h_sgtl5000, reg, &current_value);
    if (ret != HAL_OK) return ret;
    return sgtl5000_i2c_write_register(h_sgtl5000, reg, current_value & ~mask);
}

HAL_StatusTypeDef sgtl5000_init(h_sgtl5000_t *h_sgtl5000) {
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b084      	sub	sp, #16
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef ret = HAL_OK;
 8000704:	2300      	movs	r3, #0
 8000706:	73fb      	strb	r3, [r7, #15]
    uint16_t chip_id_value;

    printf("SGTL5000: Starting initialization...\r\n");
 8000708:	485f      	ldr	r0, [pc, #380]	@ (8000888 <sgtl5000_init+0x18c>)
 800070a:	f009 f835 	bl	8009778 <puts>

    // --- 1. Read CHIP_ID to verify communication ---
    ret = sgtl5000_i2c_read_register(h_sgtl5000, SGTL5000_CHIP_ID, &chip_id_value);
 800070e:	f107 030c 	add.w	r3, r7, #12
 8000712:	461a      	mov	r2, r3
 8000714:	2100      	movs	r1, #0
 8000716:	6878      	ldr	r0, [r7, #4]
 8000718:	f7ff ff76 	bl	8000608 <sgtl5000_i2c_read_register>
 800071c:	4603      	mov	r3, r0
 800071e:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) {
 8000720:	7bfb      	ldrb	r3, [r7, #15]
 8000722:	2b00      	cmp	r3, #0
 8000724:	d006      	beq.n	8000734 <sgtl5000_init+0x38>
        printf("SGTL5000: Failed to read CHIP_ID. Status: %d\r\n", ret);
 8000726:	7bfb      	ldrb	r3, [r7, #15]
 8000728:	4619      	mov	r1, r3
 800072a:	4858      	ldr	r0, [pc, #352]	@ (800088c <sgtl5000_init+0x190>)
 800072c:	f008 ffbc 	bl	80096a8 <iprintf>
        return ret;
 8000730:	7bfb      	ldrb	r3, [r7, #15]
 8000732:	e0a4      	b.n	800087e <sgtl5000_init+0x182>
    }
    printf("SGTL5000: CHIP_ID = 0x%04X \r\n", chip_id_value);
 8000734:	89bb      	ldrh	r3, [r7, #12]
 8000736:	4619      	mov	r1, r3
 8000738:	4855      	ldr	r0, [pc, #340]	@ (8000890 <sgtl5000_init+0x194>)
 800073a:	f008 ffb5 	bl	80096a8 <iprintf>


    // Power up LINEOUT, HP, ADC, DAC, REFTOP, VAG (from ANA_POWER register)
    // Value: 0x6AFF (bits: LINEOUT_POWERUP, ADC_POWERUP, CAPLESS_HEADPHONE_POWERUP, DAC_POWERUP, HEADPHONE_POWERUP, REFTOP_POWERUP)
    ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ANA_POWER, 0x6AFF);
 800073e:	f646 22ff 	movw	r2, #27391	@ 0x6aff
 8000742:	2130      	movs	r1, #48	@ 0x30
 8000744:	6878      	ldr	r0, [r7, #4]
 8000746:	f7ff ff29 	bl	800059c <sgtl5000_i2c_write_register>
 800074a:	4603      	mov	r3, r0
 800074c:	461a      	mov	r2, r3
 800074e:	7bfb      	ldrb	r3, [r7, #15]
 8000750:	4313      	orrs	r3, r2
 8000752:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_ANA_POWER set to 0x6AFF\r\n");
 8000754:	484f      	ldr	r0, [pc, #316]	@ (8000894 <sgtl5000_init+0x198>)
 8000756:	f009 f80f 	bl	8009778 <puts>

    // Configure charge pump to use VDDIO rail (bit 5 and bit 6 of LINREG_CTRL)
    // This is needed if VDDA and VDDIO are > 3.1V (e.g., 3.3V)
    ret |= sgtl5000_i2c_set_bit(h_sgtl5000, SGTL5000_CHIP_LINREG_CTRL, (1 << 5) | (1 << 6));
 800075a:	2260      	movs	r2, #96	@ 0x60
 800075c:	2126      	movs	r1, #38	@ 0x26
 800075e:	6878      	ldr	r0, [r7, #4]
 8000760:	f7ff ffa8 	bl	80006b4 <sgtl5000_i2c_set_bit>
 8000764:	4603      	mov	r3, r0
 8000766:	461a      	mov	r2, r3
 8000768:	7bfb      	ldrb	r3, [r7, #15]
 800076a:	4313      	orrs	r3, r2
 800076c:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_LINREG_CTRL charge pump configured\r\n");
 800076e:	484a      	ldr	r0, [pc, #296]	@ (8000898 <sgtl5000_init+0x19c>)
 8000770:	f009 f802 	bl	8009778 <puts>

    // Set ground, ADC, DAC reference voltage (VDDA/2) and bias current.
    // Assuming VDDA = 3.3V, VDDA/2 is approx 1.65V. The default 0.8V is 0x0118.
    // For 1.575V VAG_VAL (0x01FF) and BIAS_CTRL = -50% (bit 1) and SMALL_POP = 1 (bit 0)
    ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_REF_CTRL, 0x01FF);
 8000774:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8000778:	2128      	movs	r1, #40	@ 0x28
 800077a:	6878      	ldr	r0, [r7, #4]
 800077c:	f7ff ff0e 	bl	800059c <sgtl5000_i2c_write_register>
 8000780:	4603      	mov	r3, r0
 8000782:	461a      	mov	r2, r3
 8000784:	7bfb      	ldrb	r3, [r7, #15]
 8000786:	4313      	orrs	r3, r2
 8000788:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_REF_CTRL set to 0x01FF\r\n");
 800078a:	4844      	ldr	r0, [pc, #272]	@ (800089c <sgtl5000_init+0x1a0>)
 800078c:	f008 fff4 	bl	8009778 <puts>

    // Set LINEOUT reference voltage to VDDIO/2 (1.65 V) and bias current to 0.36 mA
    ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_LINE_OUT_CTRL, 0x031E);
 8000790:	f240 321e 	movw	r2, #798	@ 0x31e
 8000794:	212c      	movs	r1, #44	@ 0x2c
 8000796:	6878      	ldr	r0, [r7, #4]
 8000798:	f7ff ff00 	bl	800059c <sgtl5000_i2c_write_register>
 800079c:	4603      	mov	r3, r0
 800079e:	461a      	mov	r2, r3
 80007a0:	7bfb      	ldrb	r3, [r7, #15]
 80007a2:	4313      	orrs	r3, r2
 80007a4:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_LINE_OUT_CTRL set to 0x031E\r\n");
 80007a6:	483e      	ldr	r0, [pc, #248]	@ (80008a0 <sgtl5000_init+0x1a4>)
 80007a8:	f008 ffe6 	bl	8009778 <puts>

    // Enable short detect mode for headphone (HP_OUT)
    ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_SHORT_CTRL, 0x1106);
 80007ac:	f241 1206 	movw	r2, #4358	@ 0x1106
 80007b0:	213c      	movs	r1, #60	@ 0x3c
 80007b2:	6878      	ldr	r0, [r7, #4]
 80007b4:	f7ff fef2 	bl	800059c <sgtl5000_i2c_write_register>
 80007b8:	4603      	mov	r3, r0
 80007ba:	461a      	mov	r2, r3
 80007bc:	7bfb      	ldrb	r3, [r7, #15]
 80007be:	4313      	orrs	r3, r2
 80007c0:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_SHORT_CTRL set to 0x1106\r\n");
 80007c2:	4838      	ldr	r0, [pc, #224]	@ (80008a4 <sgtl5000_init+0x1a8>)
 80007c4:	f008 ffd8 	bl	8009778 <puts>

    // Enable Zero-cross detect for HP_OUT and ADC (CHIP_ANA_CTRL)
    // And set ADC input to Line-In
    ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ANA_CTRL, 0x0004); // SELECT_ADC = LINEIN
 80007c8:	2204      	movs	r2, #4
 80007ca:	2124      	movs	r1, #36	@ 0x24
 80007cc:	6878      	ldr	r0, [r7, #4]
 80007ce:	f7ff fee5 	bl	800059c <sgtl5000_i2c_write_register>
 80007d2:	4603      	mov	r3, r0
 80007d4:	461a      	mov	r2, r3
 80007d6:	7bfb      	ldrb	r3, [r7, #15]
 80007d8:	4313      	orrs	r3, r2
 80007da:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_ANA_CTRL set to 0x0004 (ADC from Line-In)\r\n");
 80007dc:	4832      	ldr	r0, [pc, #200]	@ (80008a8 <sgtl5000_init+0x1ac>)
 80007de:	f008 ffcb 	bl	8009778 <puts>

    // Power up desired digital blocks: I2S_IN, I2S_OUT, DAC, ADC
    ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_DIG_POWER, 0x0073);
 80007e2:	2273      	movs	r2, #115	@ 0x73
 80007e4:	2102      	movs	r1, #2
 80007e6:	6878      	ldr	r0, [r7, #4]
 80007e8:	f7ff fed8 	bl	800059c <sgtl5000_i2c_write_register>
 80007ec:	4603      	mov	r3, r0
 80007ee:	461a      	mov	r2, r3
 80007f0:	7bfb      	ldrb	r3, [r7, #15]
 80007f2:	4313      	orrs	r3, r2
 80007f4:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_DIG_POWER set to 0x0073\r\n");
 80007f6:	482d      	ldr	r0, [pc, #180]	@ (80008ac <sgtl5000_init+0x1b0>)
 80007f8:	f008 ffbe 	bl	8009778 <puts>

    // --- 3. System MCLK and Sample Clock ---

    // Configure SYS_FS (sample rate) to 48 kHz. MCLK_FREQ is for 256*Fs
    // For 48kHz, SYS_FS = 0x0002 (bits 3:2)
    ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_CLK_CTRL, 0x0004); // SYS_FS = 48kHz (bit 2 is 1)
 80007fc:	2204      	movs	r2, #4
 80007fe:	2104      	movs	r1, #4
 8000800:	6878      	ldr	r0, [r7, #4]
 8000802:	f7ff fecb 	bl	800059c <sgtl5000_i2c_write_register>
 8000806:	4603      	mov	r3, r0
 8000808:	461a      	mov	r2, r3
 800080a:	7bfb      	ldrb	r3, [r7, #15]
 800080c:	4313      	orrs	r3, r2
 800080e:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_CLK_CTRL set to 0x0004 (48kHz SYS_FS)\r\n");
 8000810:	4827      	ldr	r0, [pc, #156]	@ (80008b0 <sgtl5000_init+0x1b4>)
 8000812:	f008 ffb1 	bl	8009778 <puts>

    // Configure I2S interface in slave mode (SGTL5000 acts as slave to STM32)
    // I2S_MS=0 (Slave), I2S_DLEN=16 bits (0x10)
    ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_I2S_CTRL, 0x0130);
 8000816:	f44f 7298 	mov.w	r2, #304	@ 0x130
 800081a:	2106      	movs	r1, #6
 800081c:	6878      	ldr	r0, [r7, #4]
 800081e:	f7ff febd 	bl	800059c <sgtl5000_i2c_write_register>
 8000822:	4603      	mov	r3, r0
 8000824:	461a      	mov	r2, r3
 8000826:	7bfb      	ldrb	r3, [r7, #15]
 8000828:	4313      	orrs	r3, r2
 800082a:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_I2S_CTRL set to 0x0130 (I2S Slave, 16-bit)\r\n");
 800082c:	4821      	ldr	r0, [pc, #132]	@ (80008b4 <sgtl5000_init+0x1b8>)
 800082e:	f008 ffa3 	bl	8009778 <puts>

    // --- 4. Input/Output Routing ---

    ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ADCDAC_CTRL, 0x0000); // DAC_MUTE = 0
 8000832:	2200      	movs	r2, #0
 8000834:	210e      	movs	r1, #14
 8000836:	6878      	ldr	r0, [r7, #4]
 8000838:	f7ff feb0 	bl	800059c <sgtl5000_i2c_write_register>
 800083c:	4603      	mov	r3, r0
 800083e:	461a      	mov	r2, r3
 8000840:	7bfb      	ldrb	r3, [r7, #15]
 8000842:	4313      	orrs	r3, r2
 8000844:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_ADCDAC_CTRL set to 0x0000 (DAC Unmuted)\r\n");
 8000846:	481c      	ldr	r0, [pc, #112]	@ (80008b8 <sgtl5000_init+0x1bc>)
 8000848:	f008 ff96 	bl	8009778 <puts>

    // Set DAC volume (0dB, max)
    ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_DAC_VOL, 0x3C3C); // 0x3C = 0dB
 800084c:	f643 423c 	movw	r2, #15420	@ 0x3c3c
 8000850:	2110      	movs	r1, #16
 8000852:	6878      	ldr	r0, [r7, #4]
 8000854:	f7ff fea2 	bl	800059c <sgtl5000_i2c_write_register>
 8000858:	4603      	mov	r3, r0
 800085a:	461a      	mov	r2, r3
 800085c:	7bfb      	ldrb	r3, [r7, #15]
 800085e:	4313      	orrs	r3, r2
 8000860:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_DAC_VOL set to 0x3C3C (0dB)\r\n");
 8000862:	4816      	ldr	r0, [pc, #88]	@ (80008bc <sgtl5000_init+0x1c0>)
 8000864:	f008 ff88 	bl	8009778 <puts>

    if (ret != HAL_OK) {
 8000868:	7bfb      	ldrb	r3, [r7, #15]
 800086a:	2b00      	cmp	r3, #0
 800086c:	d003      	beq.n	8000876 <sgtl5000_init+0x17a>
        printf("SGTL5000: Initialization failed during one or more steps.\r\n");
 800086e:	4814      	ldr	r0, [pc, #80]	@ (80008c0 <sgtl5000_init+0x1c4>)
 8000870:	f008 ff82 	bl	8009778 <puts>
 8000874:	e002      	b.n	800087c <sgtl5000_init+0x180>
    } else {
        printf("SGTL5000: Initialization complete.\r\n");
 8000876:	4813      	ldr	r0, [pc, #76]	@ (80008c4 <sgtl5000_init+0x1c8>)
 8000878:	f008 ff7e 	bl	8009778 <puts>
    }

    return ret;
 800087c:	7bfb      	ldrb	r3, [r7, #15]
}
 800087e:	4618      	mov	r0, r3
 8000880:	3710      	adds	r7, #16
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	0800a5bc 	.word	0x0800a5bc
 800088c:	0800a5e4 	.word	0x0800a5e4
 8000890:	0800a614 	.word	0x0800a614
 8000894:	0800a634 	.word	0x0800a634
 8000898:	0800a65c 	.word	0x0800a65c
 800089c:	0800a690 	.word	0x0800a690
 80008a0:	0800a6b8 	.word	0x0800a6b8
 80008a4:	0800a6e4 	.word	0x0800a6e4
 80008a8:	0800a710 	.word	0x0800a710
 80008ac:	0800a74c 	.word	0x0800a74c
 80008b0:	0800a774 	.word	0x0800a774
 80008b4:	0800a7ac 	.word	0x0800a7ac
 80008b8:	0800a7e8 	.word	0x0800a7e8
 80008bc:	0800a820 	.word	0x0800a820
 80008c0:	0800a84c 	.word	0x0800a84c
 80008c4:	0800a888 	.word	0x0800a888

080008c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000900 <MX_DMA_Init+0x38>)
 80008d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008d2:	4a0b      	ldr	r2, [pc, #44]	@ (8000900 <MX_DMA_Init+0x38>)
 80008d4:	f043 0301 	orr.w	r3, r3, #1
 80008d8:	6493      	str	r3, [r2, #72]	@ 0x48
 80008da:	4b09      	ldr	r3, [pc, #36]	@ (8000900 <MX_DMA_Init+0x38>)
 80008dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008de:	f003 0301 	and.w	r3, r3, #1
 80008e2:	607b      	str	r3, [r7, #4]
 80008e4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 80008e6:	2200      	movs	r2, #0
 80008e8:	2105      	movs	r1, #5
 80008ea:	2010      	movs	r0, #16
 80008ec:	f001 f8a6 	bl	8001a3c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80008f0:	2010      	movs	r0, #16
 80008f2:	f001 f8bf 	bl	8001a74 <HAL_NVIC_EnableIRQ>

}
 80008f6:	bf00      	nop
 80008f8:	3708      	adds	r7, #8
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	40021000 	.word	0x40021000

08000904 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000904:	b480      	push	{r7}
 8000906:	b085      	sub	sp, #20
 8000908:	af00      	add	r7, sp, #0
 800090a:	60f8      	str	r0, [r7, #12]
 800090c:	60b9      	str	r1, [r7, #8]
 800090e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	4a07      	ldr	r2, [pc, #28]	@ (8000930 <vApplicationGetIdleTaskMemory+0x2c>)
 8000914:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000916:	68bb      	ldr	r3, [r7, #8]
 8000918:	4a06      	ldr	r2, [pc, #24]	@ (8000934 <vApplicationGetIdleTaskMemory+0x30>)
 800091a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	2280      	movs	r2, #128	@ 0x80
 8000920:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000922:	bf00      	nop
 8000924:	3714      	adds	r7, #20
 8000926:	46bd      	mov	sp, r7
 8000928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092c:	4770      	bx	lr
 800092e:	bf00      	nop
 8000930:	20000090 	.word	0x20000090
 8000934:	20000130 	.word	0x20000130

08000938 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000938:	b5b0      	push	{r4, r5, r7, lr}
 800093a:	b088      	sub	sp, #32
 800093c:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800093e:	4b0a      	ldr	r3, [pc, #40]	@ (8000968 <MX_FREERTOS_Init+0x30>)
 8000940:	1d3c      	adds	r4, r7, #4
 8000942:	461d      	mov	r5, r3
 8000944:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000946:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000948:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800094c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000950:	1d3b      	adds	r3, r7, #4
 8000952:	2100      	movs	r1, #0
 8000954:	4618      	mov	r0, r3
 8000956:	f007 fb73 	bl	8008040 <osThreadCreate>
 800095a:	4603      	mov	r3, r0
 800095c:	4a03      	ldr	r2, [pc, #12]	@ (800096c <MX_FREERTOS_Init+0x34>)
 800095e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000960:	bf00      	nop
 8000962:	3720      	adds	r7, #32
 8000964:	46bd      	mov	sp, r7
 8000966:	bdb0      	pop	{r4, r5, r7, pc}
 8000968:	0800a8b8 	.word	0x0800a8b8
 800096c:	2000008c 	.word	0x2000008c

08000970 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000978:	2001      	movs	r0, #1
 800097a:	f007 fbad 	bl	80080d8 <osDelay>
 800097e:	e7fb      	b.n	8000978 <StartDefaultTask+0x8>

08000980 <MX_GPIO_Init>:
        * EXTI
     PA9   ------> USART1_TX
     PA10   ------> USART1_RX
*/
void MX_GPIO_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b08a      	sub	sp, #40	@ 0x28
 8000984:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000986:	f107 0314 	add.w	r3, r7, #20
 800098a:	2200      	movs	r2, #0
 800098c:	601a      	str	r2, [r3, #0]
 800098e:	605a      	str	r2, [r3, #4]
 8000990:	609a      	str	r2, [r3, #8]
 8000992:	60da      	str	r2, [r3, #12]
 8000994:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000996:	4b41      	ldr	r3, [pc, #260]	@ (8000a9c <MX_GPIO_Init+0x11c>)
 8000998:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800099a:	4a40      	ldr	r2, [pc, #256]	@ (8000a9c <MX_GPIO_Init+0x11c>)
 800099c:	f043 0304 	orr.w	r3, r3, #4
 80009a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009a2:	4b3e      	ldr	r3, [pc, #248]	@ (8000a9c <MX_GPIO_Init+0x11c>)
 80009a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009a6:	f003 0304 	and.w	r3, r3, #4
 80009aa:	613b      	str	r3, [r7, #16]
 80009ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009ae:	4b3b      	ldr	r3, [pc, #236]	@ (8000a9c <MX_GPIO_Init+0x11c>)
 80009b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009b2:	4a3a      	ldr	r2, [pc, #232]	@ (8000a9c <MX_GPIO_Init+0x11c>)
 80009b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ba:	4b38      	ldr	r3, [pc, #224]	@ (8000a9c <MX_GPIO_Init+0x11c>)
 80009bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009c2:	60fb      	str	r3, [r7, #12]
 80009c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009c6:	4b35      	ldr	r3, [pc, #212]	@ (8000a9c <MX_GPIO_Init+0x11c>)
 80009c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ca:	4a34      	ldr	r2, [pc, #208]	@ (8000a9c <MX_GPIO_Init+0x11c>)
 80009cc:	f043 0301 	orr.w	r3, r3, #1
 80009d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009d2:	4b32      	ldr	r3, [pc, #200]	@ (8000a9c <MX_GPIO_Init+0x11c>)
 80009d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009d6:	f003 0301 	and.w	r3, r3, #1
 80009da:	60bb      	str	r3, [r7, #8]
 80009dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009de:	4b2f      	ldr	r3, [pc, #188]	@ (8000a9c <MX_GPIO_Init+0x11c>)
 80009e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009e2:	4a2e      	ldr	r2, [pc, #184]	@ (8000a9c <MX_GPIO_Init+0x11c>)
 80009e4:	f043 0302 	orr.w	r3, r3, #2
 80009e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ea:	4b2c      	ldr	r3, [pc, #176]	@ (8000a9c <MX_GPIO_Init+0x11c>)
 80009ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ee:	f003 0302 	and.w	r3, r3, #2
 80009f2:	607b      	str	r3, [r7, #4]
 80009f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nRESET_GPIO_Port, VU_nRESET_Pin, GPIO_PIN_SET);
 80009f6:	2201      	movs	r2, #1
 80009f8:	2101      	movs	r1, #1
 80009fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009fe:	f001 fc67 	bl	80022d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000a02:	2200      	movs	r2, #0
 8000a04:	2120      	movs	r1, #32
 8000a06:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a0a:	f001 fc61 	bl	80022d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET);
 8000a0e:	2201      	movs	r2, #1
 8000a10:	2180      	movs	r1, #128	@ 0x80
 8000a12:	4823      	ldr	r0, [pc, #140]	@ (8000aa0 <MX_GPIO_Init+0x120>)
 8000a14:	f001 fc5c 	bl	80022d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a18:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a1e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a24:	2300      	movs	r3, #0
 8000a26:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a28:	f107 0314 	add.w	r3, r7, #20
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	481d      	ldr	r0, [pc, #116]	@ (8000aa4 <MX_GPIO_Init+0x124>)
 8000a30:	f001 faa4 	bl	8001f7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = VU_nRESET_Pin|LD2_Pin;
 8000a34:	2321      	movs	r3, #33	@ 0x21
 8000a36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a38:	2301      	movs	r3, #1
 8000a3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a40:	2300      	movs	r3, #0
 8000a42:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a44:	f107 0314 	add.w	r3, r7, #20
 8000a48:	4619      	mov	r1, r3
 8000a4a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a4e:	f001 fa95 	bl	8001f7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000a52:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000a56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a58:	2302      	movs	r3, #2
 8000a5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a60:	2303      	movs	r3, #3
 8000a62:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000a64:	2307      	movs	r3, #7
 8000a66:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a68:	f107 0314 	add.w	r3, r7, #20
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a72:	f001 fa83 	bl	8001f7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VU_nCS_Pin;
 8000a76:	2380      	movs	r3, #128	@ 0x80
 8000a78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a82:	2300      	movs	r3, #0
 8000a84:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VU_nCS_GPIO_Port, &GPIO_InitStruct);
 8000a86:	f107 0314 	add.w	r3, r7, #20
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	4804      	ldr	r0, [pc, #16]	@ (8000aa0 <MX_GPIO_Init+0x120>)
 8000a8e:	f001 fa75 	bl	8001f7c <HAL_GPIO_Init>

}
 8000a92:	bf00      	nop
 8000a94:	3728      	adds	r7, #40	@ 0x28
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	40021000 	.word	0x40021000
 8000aa0:	48000400 	.word	0x48000400
 8000aa4:	48000800 	.word	0x48000800

08000aa8 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000aac:	4b1b      	ldr	r3, [pc, #108]	@ (8000b1c <MX_I2C2_Init+0x74>)
 8000aae:	4a1c      	ldr	r2, [pc, #112]	@ (8000b20 <MX_I2C2_Init+0x78>)
 8000ab0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 8000ab2:	4b1a      	ldr	r3, [pc, #104]	@ (8000b1c <MX_I2C2_Init+0x74>)
 8000ab4:	4a1b      	ldr	r2, [pc, #108]	@ (8000b24 <MX_I2C2_Init+0x7c>)
 8000ab6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000ab8:	4b18      	ldr	r3, [pc, #96]	@ (8000b1c <MX_I2C2_Init+0x74>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000abe:	4b17      	ldr	r3, [pc, #92]	@ (8000b1c <MX_I2C2_Init+0x74>)
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ac4:	4b15      	ldr	r3, [pc, #84]	@ (8000b1c <MX_I2C2_Init+0x74>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000aca:	4b14      	ldr	r3, [pc, #80]	@ (8000b1c <MX_I2C2_Init+0x74>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ad0:	4b12      	ldr	r3, [pc, #72]	@ (8000b1c <MX_I2C2_Init+0x74>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ad6:	4b11      	ldr	r3, [pc, #68]	@ (8000b1c <MX_I2C2_Init+0x74>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000adc:	4b0f      	ldr	r3, [pc, #60]	@ (8000b1c <MX_I2C2_Init+0x74>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000ae2:	480e      	ldr	r0, [pc, #56]	@ (8000b1c <MX_I2C2_Init+0x74>)
 8000ae4:	f001 fc0c 	bl	8002300 <HAL_I2C_Init>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000aee:	f000 fa75 	bl	8000fdc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000af2:	2100      	movs	r1, #0
 8000af4:	4809      	ldr	r0, [pc, #36]	@ (8000b1c <MX_I2C2_Init+0x74>)
 8000af6:	f002 f953 	bl	8002da0 <HAL_I2CEx_ConfigAnalogFilter>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d001      	beq.n	8000b04 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000b00:	f000 fa6c 	bl	8000fdc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000b04:	2100      	movs	r1, #0
 8000b06:	4805      	ldr	r0, [pc, #20]	@ (8000b1c <MX_I2C2_Init+0x74>)
 8000b08:	f002 f995 	bl	8002e36 <HAL_I2CEx_ConfigDigitalFilter>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d001      	beq.n	8000b16 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000b12:	f000 fa63 	bl	8000fdc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000b16:	bf00      	nop
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	20000330 	.word	0x20000330
 8000b20:	40005800 	.word	0x40005800
 8000b24:	10d19ce4 	.word	0x10d19ce4

08000b28 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b0ac      	sub	sp, #176	@ 0xb0
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b30:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000b34:	2200      	movs	r2, #0
 8000b36:	601a      	str	r2, [r3, #0]
 8000b38:	605a      	str	r2, [r3, #4]
 8000b3a:	609a      	str	r2, [r3, #8]
 8000b3c:	60da      	str	r2, [r3, #12]
 8000b3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b40:	f107 0314 	add.w	r3, r7, #20
 8000b44:	2288      	movs	r2, #136	@ 0x88
 8000b46:	2100      	movs	r1, #0
 8000b48:	4618      	mov	r0, r3
 8000b4a:	f008 fef5 	bl	8009938 <memset>
  if(i2cHandle->Instance==I2C2)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	4a21      	ldr	r2, [pc, #132]	@ (8000bd8 <HAL_I2C_MspInit+0xb0>)
 8000b54:	4293      	cmp	r3, r2
 8000b56:	d13b      	bne.n	8000bd0 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000b58:	2380      	movs	r3, #128	@ 0x80
 8000b5a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b60:	f107 0314 	add.w	r3, r7, #20
 8000b64:	4618      	mov	r0, r3
 8000b66:	f003 f849 	bl	8003bfc <HAL_RCCEx_PeriphCLKConfig>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d001      	beq.n	8000b74 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000b70:	f000 fa34 	bl	8000fdc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b74:	4b19      	ldr	r3, [pc, #100]	@ (8000bdc <HAL_I2C_MspInit+0xb4>)
 8000b76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b78:	4a18      	ldr	r2, [pc, #96]	@ (8000bdc <HAL_I2C_MspInit+0xb4>)
 8000b7a:	f043 0302 	orr.w	r3, r3, #2
 8000b7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b80:	4b16      	ldr	r3, [pc, #88]	@ (8000bdc <HAL_I2C_MspInit+0xb4>)
 8000b82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b84:	f003 0302 	and.w	r3, r3, #2
 8000b88:	613b      	str	r3, [r7, #16]
 8000b8a:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000b8c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000b90:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b94:	2312      	movs	r3, #18
 8000b96:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ba0:	2303      	movs	r3, #3
 8000ba2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000ba6:	2304      	movs	r3, #4
 8000ba8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bac:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	480b      	ldr	r0, [pc, #44]	@ (8000be0 <HAL_I2C_MspInit+0xb8>)
 8000bb4:	f001 f9e2 	bl	8001f7c <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000bb8:	4b08      	ldr	r3, [pc, #32]	@ (8000bdc <HAL_I2C_MspInit+0xb4>)
 8000bba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bbc:	4a07      	ldr	r2, [pc, #28]	@ (8000bdc <HAL_I2C_MspInit+0xb4>)
 8000bbe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000bc2:	6593      	str	r3, [r2, #88]	@ 0x58
 8000bc4:	4b05      	ldr	r3, [pc, #20]	@ (8000bdc <HAL_I2C_MspInit+0xb4>)
 8000bc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bc8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000bcc:	60fb      	str	r3, [r7, #12]
 8000bce:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000bd0:	bf00      	nop
 8000bd2:	37b0      	adds	r7, #176	@ 0xb0
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	40005800 	.word	0x40005800
 8000bdc:	40021000 	.word	0x40021000
 8000be0:	48000400 	.word	0x48000400

08000be4 <write_MCP23017>:
#include <stdlib.h>
extern SPI_HandleTypeDef hspi3;
extern LED_Driver_t led_driver;

void write_MCP23017(uint8_t registre, uint8_t value)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b084      	sub	sp, #16
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	4603      	mov	r3, r0
 8000bec:	460a      	mov	r2, r1
 8000bee:	71fb      	strb	r3, [r7, #7]
 8000bf0:	4613      	mov	r3, r2
 8000bf2:	71bb      	strb	r3, [r7, #6]
	uint8_t commande[3];
	commande[0]=0x40; //
 8000bf4:	2340      	movs	r3, #64	@ 0x40
 8000bf6:	733b      	strb	r3, [r7, #12]
	commande[1]=registre;
 8000bf8:	79fb      	ldrb	r3, [r7, #7]
 8000bfa:	737b      	strb	r3, [r7, #13]
	commande[2]=value;
 8000bfc:	79bb      	ldrb	r3, [r7, #6]
 8000bfe:	73bb      	strb	r3, [r7, #14]

	HAL_GPIO_WritePin(GPIOA, VU_nRESET_Pin, GPIO_PIN_SET);
 8000c00:	2201      	movs	r2, #1
 8000c02:	2101      	movs	r1, #1
 8000c04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c08:	f001 fb62 	bl	80022d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, VU_nCS_Pin, GPIO_PIN_RESET); //SC=0 pour l'envoie
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	2180      	movs	r1, #128	@ 0x80
 8000c10:	480b      	ldr	r0, [pc, #44]	@ (8000c40 <write_MCP23017+0x5c>)
 8000c12:	f001 fb5d 	bl	80022d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, commande, 3, HAL_MAX_DELAY);
 8000c16:	f107 010c 	add.w	r1, r7, #12
 8000c1a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c1e:	2203      	movs	r2, #3
 8000c20:	4808      	ldr	r0, [pc, #32]	@ (8000c44 <write_MCP23017+0x60>)
 8000c22:	f005 fb32 	bl	800628a <HAL_SPI_Transmit>
	HAL_Delay(10);
 8000c26:	200a      	movs	r0, #10
 8000c28:	f000 fe2c 	bl	8001884 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB,VU_nCS_Pin, GPIO_PIN_SET);
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	2180      	movs	r1, #128	@ 0x80
 8000c30:	4803      	ldr	r0, [pc, #12]	@ (8000c40 <write_MCP23017+0x5c>)
 8000c32:	f001 fb4d 	bl	80022d0 <HAL_GPIO_WritePin>



}
 8000c36:	bf00      	nop
 8000c38:	3710      	adds	r7, #16
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	48000400 	.word	0x48000400
 8000c44:	20000664 	.word	0x20000664

08000c48 <init_MCP23017>:

	return data[2];
}

void init_MCP23017(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
	write_MCP23017(0x00,0x00); // les oins A en sortie
 8000c4c:	2100      	movs	r1, #0
 8000c4e:	2000      	movs	r0, #0
 8000c50:	f7ff ffc8 	bl	8000be4 <write_MCP23017>
	write_MCP23017(0x01,0x00); // les pins B en sortie
 8000c54:	2100      	movs	r1, #0
 8000c56:	2001      	movs	r0, #1
 8000c58:	f7ff ffc4 	bl	8000be4 <write_MCP23017>
	write_MCP23017(0x12,0xFF);
 8000c5c:	21ff      	movs	r1, #255	@ 0xff
 8000c5e:	2012      	movs	r0, #18
 8000c60:	f7ff ffc0 	bl	8000be4 <write_MCP23017>
	write_MCP23017(0x13,0x0FF);
 8000c64:	21ff      	movs	r1, #255	@ 0xff
 8000c66:	2013      	movs	r0, #19
 8000c68:	f7ff ffbc 	bl	8000be4 <write_MCP23017>


}
 8000c6c:	bf00      	nop
 8000c6e:	bd80      	pop	{r7, pc}

08000c70 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b082      	sub	sp, #8
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) &chr, 1, HAL_MAX_DELAY);
 8000c78:	1d39      	adds	r1, r7, #4
 8000c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c7e:	2201      	movs	r2, #1
 8000c80:	4803      	ldr	r0, [pc, #12]	@ (8000c90 <__io_putchar+0x20>)
 8000c82:	f006 f8f1 	bl	8006e68 <HAL_UART_Transmit>
	return chr;
 8000c86:	687b      	ldr	r3, [r7, #4]
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	3708      	adds	r7, #8
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	20000718 	.word	0x20000718

08000c94 <HAL_SAI_TxHalfCpltCallback>:
}


// ---------- SAI Transmit Half-Complete Callback (LOGIQUE AMIE ADAPTE) ----------
void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8000c94:	b480      	push	{r7}
 8000c96:	b085      	sub	sp, #20
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
	if (hsai->Instance == SAI2_Block_A)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a2b      	ldr	r2, [pc, #172]	@ (8000d50 <HAL_SAI_TxHalfCpltCallback+0xbc>)
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d14d      	bne.n	8000d42 <HAL_SAI_TxHalfCpltCallback+0xae>
	{
		// Triangle wave generation disabled for bypass functionality.
		// Process the first half of the TX buffer (0 to AUDIO_BLOCK_SIZE * 2 - 1)
		// Each frame is 2 samples (left and right)
		for (int i = 0; i < AUDIO_BLOCK_SIZE; i++) {
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	60fb      	str	r3, [r7, #12]
 8000caa:	e047      	b.n	8000d3c <HAL_SAI_TxHalfCpltCallback+0xa8>
			// Generate triangle wave for current sample
			triangle_current_value += triangle_direction * TRIANGLE_STEP;
 8000cac:	4b29      	ldr	r3, [pc, #164]	@ (8000d54 <HAL_SAI_TxHalfCpltCallback+0xc0>)
 8000cae:	f993 3000 	ldrsb.w	r3, [r3]
 8000cb2:	b29b      	uxth	r3, r3
 8000cb4:	461a      	mov	r2, r3
 8000cb6:	00d2      	lsls	r2, r2, #3
 8000cb8:	1ad2      	subs	r2, r2, r3
 8000cba:	00d2      	lsls	r2, r2, #3
 8000cbc:	1ad3      	subs	r3, r2, r3
 8000cbe:	461a      	mov	r2, r3
 8000cc0:	0091      	lsls	r1, r2, #2
 8000cc2:	461a      	mov	r2, r3
 8000cc4:	460b      	mov	r3, r1
 8000cc6:	4413      	add	r3, r2
 8000cc8:	b29a      	uxth	r2, r3
 8000cca:	4b23      	ldr	r3, [pc, #140]	@ (8000d58 <HAL_SAI_TxHalfCpltCallback+0xc4>)
 8000ccc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cd0:	b29b      	uxth	r3, r3
 8000cd2:	4413      	add	r3, r2
 8000cd4:	b29b      	uxth	r3, r3
 8000cd6:	b21a      	sxth	r2, r3
 8000cd8:	4b1f      	ldr	r3, [pc, #124]	@ (8000d58 <HAL_SAI_TxHalfCpltCallback+0xc4>)
 8000cda:	801a      	strh	r2, [r3, #0]

			if (triangle_current_value >= TRIANGLE_MAX_AMPLITUDE) {
 8000cdc:	4b1e      	ldr	r3, [pc, #120]	@ (8000d58 <HAL_SAI_TxHalfCpltCallback+0xc4>)
 8000cde:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ce2:	f643 2297 	movw	r2, #14999	@ 0x3a97
 8000ce6:	4293      	cmp	r3, r2
 8000ce8:	dd07      	ble.n	8000cfa <HAL_SAI_TxHalfCpltCallback+0x66>
				triangle_current_value = TRIANGLE_MAX_AMPLITUDE; // Cap at max
 8000cea:	4b1b      	ldr	r3, [pc, #108]	@ (8000d58 <HAL_SAI_TxHalfCpltCallback+0xc4>)
 8000cec:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8000cf0:	801a      	strh	r2, [r3, #0]
				triangle_direction = -1; // Change direction to falling
 8000cf2:	4b18      	ldr	r3, [pc, #96]	@ (8000d54 <HAL_SAI_TxHalfCpltCallback+0xc0>)
 8000cf4:	22ff      	movs	r2, #255	@ 0xff
 8000cf6:	701a      	strb	r2, [r3, #0]
 8000cf8:	e00c      	b.n	8000d14 <HAL_SAI_TxHalfCpltCallback+0x80>
			} else if (triangle_current_value <= -TRIANGLE_MAX_AMPLITUDE) {
 8000cfa:	4b17      	ldr	r3, [pc, #92]	@ (8000d58 <HAL_SAI_TxHalfCpltCallback+0xc4>)
 8000cfc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d00:	4a16      	ldr	r2, [pc, #88]	@ (8000d5c <HAL_SAI_TxHalfCpltCallback+0xc8>)
 8000d02:	4293      	cmp	r3, r2
 8000d04:	da06      	bge.n	8000d14 <HAL_SAI_TxHalfCpltCallback+0x80>
				triangle_current_value = -TRIANGLE_MAX_AMPLITUDE; // Cap at min
 8000d06:	4b14      	ldr	r3, [pc, #80]	@ (8000d58 <HAL_SAI_TxHalfCpltCallback+0xc4>)
 8000d08:	f24c 5268 	movw	r2, #50536	@ 0xc568
 8000d0c:	801a      	strh	r2, [r3, #0]
				triangle_direction = 1; // Change direction to rising
 8000d0e:	4b11      	ldr	r3, [pc, #68]	@ (8000d54 <HAL_SAI_TxHalfCpltCallback+0xc0>)
 8000d10:	2201      	movs	r2, #1
 8000d12:	701a      	strb	r2, [r3, #0]
			}
			uint16_t output_sample = (uint16_t)triangle_current_value;
 8000d14:	4b10      	ldr	r3, [pc, #64]	@ (8000d58 <HAL_SAI_TxHalfCpltCallback+0xc4>)
 8000d16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d1a:	817b      	strh	r3, [r7, #10]

			// Fill both left and right channels with the same sample
			audio_tx_buffer[(2 * i)] = output_sample;     // Left Channel
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	005b      	lsls	r3, r3, #1
 8000d20:	490f      	ldr	r1, [pc, #60]	@ (8000d60 <HAL_SAI_TxHalfCpltCallback+0xcc>)
 8000d22:	897a      	ldrh	r2, [r7, #10]
 8000d24:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			audio_tx_buffer[(2 * i) + 1] = output_sample; // Right Channel
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	005b      	lsls	r3, r3, #1
 8000d2c:	3301      	adds	r3, #1
 8000d2e:	490c      	ldr	r1, [pc, #48]	@ (8000d60 <HAL_SAI_TxHalfCpltCallback+0xcc>)
 8000d30:	897a      	ldrh	r2, [r7, #10]
 8000d32:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (int i = 0; i < AUDIO_BLOCK_SIZE; i++) {
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	3301      	adds	r3, #1
 8000d3a:	60fb      	str	r3, [r7, #12]
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	2b17      	cmp	r3, #23
 8000d40:	ddb4      	ble.n	8000cac <HAL_SAI_TxHalfCpltCallback+0x18>
		}
	}
}
 8000d42:	bf00      	nop
 8000d44:	3714      	adds	r7, #20
 8000d46:	46bd      	mov	sp, r7
 8000d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4c:	4770      	bx	lr
 8000d4e:	bf00      	nop
 8000d50:	40015804 	.word	0x40015804
 8000d54:	20000000 	.word	0x20000000
 8000d58:	2000050c 	.word	0x2000050c
 8000d5c:	ffffc569 	.word	0xffffc569
 8000d60:	2000038c 	.word	0x2000038c

08000d64 <HAL_SAI_TxCpltCallback>:

// SAI Transmit Complete Callback
void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8000d64:	b480      	push	{r7}
 8000d66:	b085      	sub	sp, #20
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
	if (hsai->Instance == SAI2_Block_A)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a2c      	ldr	r2, [pc, #176]	@ (8000e24 <HAL_SAI_TxCpltCallback+0xc0>)
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d14f      	bne.n	8000e16 <HAL_SAI_TxCpltCallback+0xb2>
	{
		// Triangle wave generation disabled for bypass functionality.
		// Process the second half of the TX buffer (AUDIO_BLOCK_SIZE * 2 to AUDIO_BUFFER_SIZE - 1)
		for (int i = 0; i < AUDIO_BLOCK_SIZE; i++) {
 8000d76:	2300      	movs	r3, #0
 8000d78:	60fb      	str	r3, [r7, #12]
 8000d7a:	e049      	b.n	8000e10 <HAL_SAI_TxCpltCallback+0xac>
			// Generate triangle wave for current sample
			triangle_current_value += triangle_direction * TRIANGLE_STEP;
 8000d7c:	4b2a      	ldr	r3, [pc, #168]	@ (8000e28 <HAL_SAI_TxCpltCallback+0xc4>)
 8000d7e:	f993 3000 	ldrsb.w	r3, [r3]
 8000d82:	b29b      	uxth	r3, r3
 8000d84:	461a      	mov	r2, r3
 8000d86:	00d2      	lsls	r2, r2, #3
 8000d88:	1ad2      	subs	r2, r2, r3
 8000d8a:	00d2      	lsls	r2, r2, #3
 8000d8c:	1ad3      	subs	r3, r2, r3
 8000d8e:	461a      	mov	r2, r3
 8000d90:	0091      	lsls	r1, r2, #2
 8000d92:	461a      	mov	r2, r3
 8000d94:	460b      	mov	r3, r1
 8000d96:	4413      	add	r3, r2
 8000d98:	b29a      	uxth	r2, r3
 8000d9a:	4b24      	ldr	r3, [pc, #144]	@ (8000e2c <HAL_SAI_TxCpltCallback+0xc8>)
 8000d9c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000da0:	b29b      	uxth	r3, r3
 8000da2:	4413      	add	r3, r2
 8000da4:	b29b      	uxth	r3, r3
 8000da6:	b21a      	sxth	r2, r3
 8000da8:	4b20      	ldr	r3, [pc, #128]	@ (8000e2c <HAL_SAI_TxCpltCallback+0xc8>)
 8000daa:	801a      	strh	r2, [r3, #0]

			if (triangle_current_value >= TRIANGLE_MAX_AMPLITUDE) {
 8000dac:	4b1f      	ldr	r3, [pc, #124]	@ (8000e2c <HAL_SAI_TxCpltCallback+0xc8>)
 8000dae:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000db2:	f643 2297 	movw	r2, #14999	@ 0x3a97
 8000db6:	4293      	cmp	r3, r2
 8000db8:	dd07      	ble.n	8000dca <HAL_SAI_TxCpltCallback+0x66>
				triangle_current_value = TRIANGLE_MAX_AMPLITUDE; // Cap at max
 8000dba:	4b1c      	ldr	r3, [pc, #112]	@ (8000e2c <HAL_SAI_TxCpltCallback+0xc8>)
 8000dbc:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8000dc0:	801a      	strh	r2, [r3, #0]
				triangle_direction = -1; // Change direction to falling
 8000dc2:	4b19      	ldr	r3, [pc, #100]	@ (8000e28 <HAL_SAI_TxCpltCallback+0xc4>)
 8000dc4:	22ff      	movs	r2, #255	@ 0xff
 8000dc6:	701a      	strb	r2, [r3, #0]
 8000dc8:	e00c      	b.n	8000de4 <HAL_SAI_TxCpltCallback+0x80>
			} else if (triangle_current_value <= -TRIANGLE_MAX_AMPLITUDE) {
 8000dca:	4b18      	ldr	r3, [pc, #96]	@ (8000e2c <HAL_SAI_TxCpltCallback+0xc8>)
 8000dcc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000dd0:	4a17      	ldr	r2, [pc, #92]	@ (8000e30 <HAL_SAI_TxCpltCallback+0xcc>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	da06      	bge.n	8000de4 <HAL_SAI_TxCpltCallback+0x80>
				triangle_current_value = -TRIANGLE_MAX_AMPLITUDE; // Cap at min
 8000dd6:	4b15      	ldr	r3, [pc, #84]	@ (8000e2c <HAL_SAI_TxCpltCallback+0xc8>)
 8000dd8:	f24c 5268 	movw	r2, #50536	@ 0xc568
 8000ddc:	801a      	strh	r2, [r3, #0]
				triangle_direction = 1; // Change direction to rising
 8000dde:	4b12      	ldr	r3, [pc, #72]	@ (8000e28 <HAL_SAI_TxCpltCallback+0xc4>)
 8000de0:	2201      	movs	r2, #1
 8000de2:	701a      	strb	r2, [r3, #0]
			}

			// Convert signed 16-bit sample to unsigned 16-bit for SAI (0 to 65535 range)
			// Assuming 16-bit audio, shift by +32768 to center around 0x8000
			uint16_t output_sample = (uint16_t)triangle_current_value;
 8000de4:	4b11      	ldr	r3, [pc, #68]	@ (8000e2c <HAL_SAI_TxCpltCallback+0xc8>)
 8000de6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000dea:	817b      	strh	r3, [r7, #10]

			// Fill both left and right channels with the same sample
			audio_tx_buffer[AUDIO_BLOCK_SIZE * 2 + (2 * i)] = output_sample;     // Left Channel
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	3318      	adds	r3, #24
 8000df0:	005b      	lsls	r3, r3, #1
 8000df2:	4910      	ldr	r1, [pc, #64]	@ (8000e34 <HAL_SAI_TxCpltCallback+0xd0>)
 8000df4:	897a      	ldrh	r2, [r7, #10]
 8000df6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			audio_tx_buffer[AUDIO_BLOCK_SIZE * 2 + (2 * i) + 1] = output_sample; // Right Channel
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	3318      	adds	r3, #24
 8000dfe:	005b      	lsls	r3, r3, #1
 8000e00:	3301      	adds	r3, #1
 8000e02:	490c      	ldr	r1, [pc, #48]	@ (8000e34 <HAL_SAI_TxCpltCallback+0xd0>)
 8000e04:	897a      	ldrh	r2, [r7, #10]
 8000e06:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (int i = 0; i < AUDIO_BLOCK_SIZE; i++) {
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	3301      	adds	r3, #1
 8000e0e:	60fb      	str	r3, [r7, #12]
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	2b17      	cmp	r3, #23
 8000e14:	ddb2      	ble.n	8000d7c <HAL_SAI_TxCpltCallback+0x18>
		}
	}
}
 8000e16:	bf00      	nop
 8000e18:	3714      	adds	r7, #20
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop
 8000e24:	40015804 	.word	0x40015804
 8000e28:	20000000 	.word	0x20000000
 8000e2c:	2000050c 	.word	0x2000050c
 8000e30:	ffffc569 	.word	0xffffc569
 8000e34:	2000038c 	.word	0x2000038c

08000e38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e3c:	f000 fce2 	bl	8001804 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e40:	f000 f83e 	bl	8000ec0 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000e44:	f000 f88d 	bl	8000f62 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e48:	f7ff fd9a 	bl	8000980 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e4c:	f7ff fd3c 	bl	80008c8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000e50:	f000 fc1a 	bl	8001688 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8000e54:	f000 f9d8 	bl	8001208 <MX_SPI3_Init>
  MX_SAI2_Init();
 8000e58:	f000 f8c6 	bl	8000fe8 <MX_SAI2_Init>
  MX_I2C2_Init();
 8000e5c:	f7ff fe24 	bl	8000aa8 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
	__HAL_SAI_ENABLE(&hsai_BlockA2);
 8000e60:	4b11      	ldr	r3, [pc, #68]	@ (8000ea8 <main+0x70>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	681a      	ldr	r2, [r3, #0]
 8000e66:	4b10      	ldr	r3, [pc, #64]	@ (8000ea8 <main+0x70>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000e6e:	601a      	str	r2, [r3, #0]
	init_MCP23017();
 8000e70:	f7ff feea 	bl	8000c48 <init_MCP23017>
	//LED_Driver_Init(&led_driver);
	sgtl5000_handle.hi2c = &hi2c2;
 8000e74:	4b0d      	ldr	r3, [pc, #52]	@ (8000eac <main+0x74>)
 8000e76:	4a0e      	ldr	r2, [pc, #56]	@ (8000eb0 <main+0x78>)
 8000e78:	601a      	str	r2, [r3, #0]
	sgtl5000_handle.i2c_address = SGTL5000_I2C_ADDR_WRITE;
 8000e7a:	4b0c      	ldr	r3, [pc, #48]	@ (8000eac <main+0x74>)
 8000e7c:	2214      	movs	r2, #20
 8000e7e:	809a      	strh	r2, [r3, #4]
	sgtl5000_init(&sgtl5000_handle);
 8000e80:	480a      	ldr	r0, [pc, #40]	@ (8000eac <main+0x74>)
 8000e82:	f7ff fc3b 	bl	80006fc <sgtl5000_init>

	// Start SAI DMA transfers
	HAL_SAI_Transmit_DMA(&hsai_BlockA2, (uint8_t*)audio_tx_buffer, AUDIO_BUFFER_SIZE);
 8000e86:	2260      	movs	r2, #96	@ 0x60
 8000e88:	490a      	ldr	r1, [pc, #40]	@ (8000eb4 <main+0x7c>)
 8000e8a:	4807      	ldr	r0, [pc, #28]	@ (8000ea8 <main+0x70>)
 8000e8c:	f004 fbda 	bl	8005644 <HAL_SAI_Transmit_DMA>
	HAL_SAI_Receive_DMA(&hsai_BlockB2, (uint8_t*)audio_rx_buffer, AUDIO_BUFFER_SIZE);
 8000e90:	2260      	movs	r2, #96	@ 0x60
 8000e92:	4909      	ldr	r1, [pc, #36]	@ (8000eb8 <main+0x80>)
 8000e94:	4809      	ldr	r0, [pc, #36]	@ (8000ebc <main+0x84>)
 8000e96:	f004 fc85 	bl	80057a4 <HAL_SAI_Receive_DMA>
	//xTaskCreate(task_read_CHIP_ID, "Read_CHIP_ID", 256, NULL, 3, NULL);

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000e9a:	f7ff fd4d 	bl	8000938 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000e9e:	f007 f8c8 	bl	8008032 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8000ea2:	bf00      	nop
 8000ea4:	e7fd      	b.n	8000ea2 <main+0x6a>
 8000ea6:	bf00      	nop
 8000ea8:	20000510 	.word	0x20000510
 8000eac:	20000384 	.word	0x20000384
 8000eb0:	20000330 	.word	0x20000330
 8000eb4:	2000038c 	.word	0x2000038c
 8000eb8:	2000044c 	.word	0x2000044c
 8000ebc:	20000594 	.word	0x20000594

08000ec0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b096      	sub	sp, #88	@ 0x58
 8000ec4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ec6:	f107 0314 	add.w	r3, r7, #20
 8000eca:	2244      	movs	r2, #68	@ 0x44
 8000ecc:	2100      	movs	r1, #0
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f008 fd32 	bl	8009938 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ed4:	463b      	mov	r3, r7
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	601a      	str	r2, [r3, #0]
 8000eda:	605a      	str	r2, [r3, #4]
 8000edc:	609a      	str	r2, [r3, #8]
 8000ede:	60da      	str	r2, [r3, #12]
 8000ee0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000ee2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000ee6:	f002 f801 	bl	8002eec <HAL_PWREx_ControlVoltageScaling>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000ef0:	f000 f874 	bl	8000fdc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ef4:	2302      	movs	r3, #2
 8000ef6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ef8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000efc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000efe:	2310      	movs	r3, #16
 8000f00:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f02:	2302      	movs	r3, #2
 8000f04:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f06:	2302      	movs	r3, #2
 8000f08:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000f0e:	230a      	movs	r3, #10
 8000f10:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000f12:	2307      	movs	r3, #7
 8000f14:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000f16:	2302      	movs	r3, #2
 8000f18:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000f1a:	2302      	movs	r3, #2
 8000f1c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f1e:	f107 0314 	add.w	r3, r7, #20
 8000f22:	4618      	mov	r0, r3
 8000f24:	f002 f838 	bl	8002f98 <HAL_RCC_OscConfig>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000f2e:	f000 f855 	bl	8000fdc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f32:	230f      	movs	r3, #15
 8000f34:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f36:	2303      	movs	r3, #3
 8000f38:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f42:	2300      	movs	r3, #0
 8000f44:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000f46:	463b      	mov	r3, r7
 8000f48:	2104      	movs	r1, #4
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f002 fc00 	bl	8003750 <HAL_RCC_ClockConfig>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000f56:	f000 f841 	bl	8000fdc <Error_Handler>
  }
}
 8000f5a:	bf00      	nop
 8000f5c:	3758      	adds	r7, #88	@ 0x58
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}

08000f62 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000f62:	b580      	push	{r7, lr}
 8000f64:	b0a2      	sub	sp, #136	@ 0x88
 8000f66:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f68:	463b      	mov	r3, r7
 8000f6a:	2288      	movs	r2, #136	@ 0x88
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f008 fce2 	bl	8009938 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8000f74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f78:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	66bb      	str	r3, [r7, #104]	@ 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000f7e:	2302      	movs	r3, #2
 8000f80:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000f82:	2301      	movs	r3, #1
 8000f84:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 13;
 8000f86:	230d      	movs	r3, #13
 8000f88:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 8000f8a:	2311      	movs	r3, #17
 8000f8c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000f8e:	2302      	movs	r3, #2
 8000f90:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000f92:	2302      	movs	r3, #2
 8000f94:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8000f96:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f9a:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f9c:	463b      	mov	r3, r7
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f002 fe2c 	bl	8003bfc <HAL_RCCEx_PeriphCLKConfig>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d001      	beq.n	8000fae <PeriphCommonClock_Config+0x4c>
  {
    Error_Handler();
 8000faa:	f000 f817 	bl	8000fdc <Error_Handler>
  }
}
 8000fae:	bf00      	nop
 8000fb0:	3788      	adds	r7, #136	@ 0x88
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
	...

08000fb8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b082      	sub	sp, #8
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4a04      	ldr	r2, [pc, #16]	@ (8000fd8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d101      	bne.n	8000fce <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000fca:	f000 fc3b 	bl	8001844 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000fce:	bf00      	nop
 8000fd0:	3708      	adds	r7, #8
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	40001400 	.word	0x40001400

08000fdc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fe0:	b672      	cpsid	i
}
 8000fe2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000fe4:	bf00      	nop
 8000fe6:	e7fd      	b.n	8000fe4 <Error_Handler+0x8>

08000fe8 <MX_SAI2_Init>:
SAI_HandleTypeDef hsai_BlockB2;
DMA_HandleTypeDef hdma_sai2_a;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 8000fec:	4b2a      	ldr	r3, [pc, #168]	@ (8001098 <MX_SAI2_Init+0xb0>)
 8000fee:	4a2b      	ldr	r2, [pc, #172]	@ (800109c <MX_SAI2_Init+0xb4>)
 8000ff0:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8000ff2:	4b29      	ldr	r3, [pc, #164]	@ (8001098 <MX_SAI2_Init+0xb0>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000ff8:	4b27      	ldr	r3, [pc, #156]	@ (8001098 <MX_SAI2_Init+0xb0>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000ffe:	4b26      	ldr	r3, [pc, #152]	@ (8001098 <MX_SAI2_Init+0xb0>)
 8001000:	2200      	movs	r2, #0
 8001002:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001004:	4b24      	ldr	r3, [pc, #144]	@ (8001098 <MX_SAI2_Init+0xb0>)
 8001006:	2200      	movs	r2, #0
 8001008:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800100a:	4b23      	ldr	r3, [pc, #140]	@ (8001098 <MX_SAI2_Init+0xb0>)
 800100c:	2200      	movs	r2, #0
 800100e:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8001010:	4b21      	ldr	r3, [pc, #132]	@ (8001098 <MX_SAI2_Init+0xb0>)
 8001012:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8001016:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001018:	4b1f      	ldr	r3, [pc, #124]	@ (8001098 <MX_SAI2_Init+0xb0>)
 800101a:	2200      	movs	r2, #0
 800101c:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 800101e:	4b1e      	ldr	r3, [pc, #120]	@ (8001098 <MX_SAI2_Init+0xb0>)
 8001020:	2200      	movs	r2, #0
 8001022:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8001024:	4b1c      	ldr	r3, [pc, #112]	@ (8001098 <MX_SAI2_Init+0xb0>)
 8001026:	2200      	movs	r2, #0
 8001028:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800102a:	4b1b      	ldr	r3, [pc, #108]	@ (8001098 <MX_SAI2_Init+0xb0>)
 800102c:	2200      	movs	r2, #0
 800102e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8001030:	2302      	movs	r3, #2
 8001032:	2200      	movs	r2, #0
 8001034:	2100      	movs	r1, #0
 8001036:	4818      	ldr	r0, [pc, #96]	@ (8001098 <MX_SAI2_Init+0xb0>)
 8001038:	f004 f8fa 	bl	8005230 <HAL_SAI_InitProtocol>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 8001042:	f7ff ffcb 	bl	8000fdc <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8001046:	4b16      	ldr	r3, [pc, #88]	@ (80010a0 <MX_SAI2_Init+0xb8>)
 8001048:	4a16      	ldr	r2, [pc, #88]	@ (80010a4 <MX_SAI2_Init+0xbc>)
 800104a:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 800104c:	4b14      	ldr	r3, [pc, #80]	@ (80010a0 <MX_SAI2_Init+0xb8>)
 800104e:	2203      	movs	r2, #3
 8001050:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8001052:	4b13      	ldr	r3, [pc, #76]	@ (80010a0 <MX_SAI2_Init+0xb8>)
 8001054:	2201      	movs	r2, #1
 8001056:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001058:	4b11      	ldr	r3, [pc, #68]	@ (80010a0 <MX_SAI2_Init+0xb8>)
 800105a:	2200      	movs	r2, #0
 800105c:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800105e:	4b10      	ldr	r3, [pc, #64]	@ (80010a0 <MX_SAI2_Init+0xb8>)
 8001060:	2200      	movs	r2, #0
 8001062:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001064:	4b0e      	ldr	r3, [pc, #56]	@ (80010a0 <MX_SAI2_Init+0xb8>)
 8001066:	2200      	movs	r2, #0
 8001068:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 800106a:	4b0d      	ldr	r3, [pc, #52]	@ (80010a0 <MX_SAI2_Init+0xb8>)
 800106c:	2200      	movs	r2, #0
 800106e:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8001070:	4b0b      	ldr	r3, [pc, #44]	@ (80010a0 <MX_SAI2_Init+0xb8>)
 8001072:	2200      	movs	r2, #0
 8001074:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001076:	4b0a      	ldr	r3, [pc, #40]	@ (80010a0 <MX_SAI2_Init+0xb8>)
 8001078:	2200      	movs	r2, #0
 800107a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 800107c:	2302      	movs	r3, #2
 800107e:	2200      	movs	r2, #0
 8001080:	2100      	movs	r1, #0
 8001082:	4807      	ldr	r0, [pc, #28]	@ (80010a0 <MX_SAI2_Init+0xb8>)
 8001084:	f004 f8d4 	bl	8005230 <HAL_SAI_InitProtocol>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d001      	beq.n	8001092 <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 800108e:	f7ff ffa5 	bl	8000fdc <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8001092:	bf00      	nop
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	20000510 	.word	0x20000510
 800109c:	40015804 	.word	0x40015804
 80010a0:	20000594 	.word	0x20000594
 80010a4:	40015824 	.word	0x40015824

080010a8 <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b08a      	sub	sp, #40	@ 0x28
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a4c      	ldr	r2, [pc, #304]	@ (80011e8 <HAL_SAI_MspInit+0x140>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d15f      	bne.n	800117a <HAL_SAI_MspInit+0xd2>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 80010ba:	4b4c      	ldr	r3, [pc, #304]	@ (80011ec <HAL_SAI_MspInit+0x144>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d113      	bne.n	80010ea <HAL_SAI_MspInit+0x42>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 80010c2:	4b4b      	ldr	r3, [pc, #300]	@ (80011f0 <HAL_SAI_MspInit+0x148>)
 80010c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010c6:	4a4a      	ldr	r2, [pc, #296]	@ (80011f0 <HAL_SAI_MspInit+0x148>)
 80010c8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80010cc:	6613      	str	r3, [r2, #96]	@ 0x60
 80010ce:	4b48      	ldr	r3, [pc, #288]	@ (80011f0 <HAL_SAI_MspInit+0x148>)
 80010d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80010d6:	613b      	str	r3, [r7, #16]
 80010d8:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 80010da:	2200      	movs	r2, #0
 80010dc:	2105      	movs	r1, #5
 80010de:	204b      	movs	r0, #75	@ 0x4b
 80010e0:	f000 fcac 	bl	8001a3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI2_IRQn);
 80010e4:	204b      	movs	r0, #75	@ 0x4b
 80010e6:	f000 fcc5 	bl	8001a74 <HAL_NVIC_EnableIRQ>
    }
    SAI2_client ++;
 80010ea:	4b40      	ldr	r3, [pc, #256]	@ (80011ec <HAL_SAI_MspInit+0x144>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	3301      	adds	r3, #1
 80010f0:	4a3e      	ldr	r2, [pc, #248]	@ (80011ec <HAL_SAI_MspInit+0x144>)
 80010f2:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB14     ------> SAI2_MCLK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80010f4:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80010f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010fa:	2302      	movs	r3, #2
 80010fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fe:	2300      	movs	r3, #0
 8001100:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001102:	2300      	movs	r3, #0
 8001104:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001106:	230d      	movs	r3, #13
 8001108:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800110a:	f107 0314 	add.w	r3, r7, #20
 800110e:	4619      	mov	r1, r3
 8001110:	4838      	ldr	r0, [pc, #224]	@ (80011f4 <HAL_SAI_MspInit+0x14c>)
 8001112:	f000 ff33 	bl	8001f7c <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA1_Channel6;
 8001116:	4b38      	ldr	r3, [pc, #224]	@ (80011f8 <HAL_SAI_MspInit+0x150>)
 8001118:	4a38      	ldr	r2, [pc, #224]	@ (80011fc <HAL_SAI_MspInit+0x154>)
 800111a:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Request = DMA_REQUEST_1;
 800111c:	4b36      	ldr	r3, [pc, #216]	@ (80011f8 <HAL_SAI_MspInit+0x150>)
 800111e:	2201      	movs	r2, #1
 8001120:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001122:	4b35      	ldr	r3, [pc, #212]	@ (80011f8 <HAL_SAI_MspInit+0x150>)
 8001124:	2210      	movs	r2, #16
 8001126:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8001128:	4b33      	ldr	r3, [pc, #204]	@ (80011f8 <HAL_SAI_MspInit+0x150>)
 800112a:	2200      	movs	r2, #0
 800112c:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 800112e:	4b32      	ldr	r3, [pc, #200]	@ (80011f8 <HAL_SAI_MspInit+0x150>)
 8001130:	2280      	movs	r2, #128	@ 0x80
 8001132:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001134:	4b30      	ldr	r3, [pc, #192]	@ (80011f8 <HAL_SAI_MspInit+0x150>)
 8001136:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800113a:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800113c:	4b2e      	ldr	r3, [pc, #184]	@ (80011f8 <HAL_SAI_MspInit+0x150>)
 800113e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001142:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8001144:	4b2c      	ldr	r3, [pc, #176]	@ (80011f8 <HAL_SAI_MspInit+0x150>)
 8001146:	2220      	movs	r2, #32
 8001148:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_HIGH;
 800114a:	4b2b      	ldr	r3, [pc, #172]	@ (80011f8 <HAL_SAI_MspInit+0x150>)
 800114c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001150:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8001152:	4829      	ldr	r0, [pc, #164]	@ (80011f8 <HAL_SAI_MspInit+0x150>)
 8001154:	f000 fc9c 	bl	8001a90 <HAL_DMA_Init>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <HAL_SAI_MspInit+0xba>
    {
      Error_Handler();
 800115e:	f7ff ff3d 	bl	8000fdc <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_a);
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	4a24      	ldr	r2, [pc, #144]	@ (80011f8 <HAL_SAI_MspInit+0x150>)
 8001166:	671a      	str	r2, [r3, #112]	@ 0x70
 8001168:	4a23      	ldr	r2, [pc, #140]	@ (80011f8 <HAL_SAI_MspInit+0x150>)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_a);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	4a21      	ldr	r2, [pc, #132]	@ (80011f8 <HAL_SAI_MspInit+0x150>)
 8001172:	66da      	str	r2, [r3, #108]	@ 0x6c
 8001174:	4a20      	ldr	r2, [pc, #128]	@ (80011f8 <HAL_SAI_MspInit+0x150>)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if(saiHandle->Instance==SAI2_Block_B)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	4a20      	ldr	r2, [pc, #128]	@ (8001200 <HAL_SAI_MspInit+0x158>)
 8001180:	4293      	cmp	r3, r2
 8001182:	d12d      	bne.n	80011e0 <HAL_SAI_MspInit+0x138>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 8001184:	4b19      	ldr	r3, [pc, #100]	@ (80011ec <HAL_SAI_MspInit+0x144>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d113      	bne.n	80011b4 <HAL_SAI_MspInit+0x10c>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 800118c:	4b18      	ldr	r3, [pc, #96]	@ (80011f0 <HAL_SAI_MspInit+0x148>)
 800118e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001190:	4a17      	ldr	r2, [pc, #92]	@ (80011f0 <HAL_SAI_MspInit+0x148>)
 8001192:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001196:	6613      	str	r3, [r2, #96]	@ 0x60
 8001198:	4b15      	ldr	r3, [pc, #84]	@ (80011f0 <HAL_SAI_MspInit+0x148>)
 800119a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800119c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80011a0:	60fb      	str	r3, [r7, #12]
 80011a2:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 80011a4:	2200      	movs	r2, #0
 80011a6:	2105      	movs	r1, #5
 80011a8:	204b      	movs	r0, #75	@ 0x4b
 80011aa:	f000 fc47 	bl	8001a3c <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI2_IRQn);
 80011ae:	204b      	movs	r0, #75	@ 0x4b
 80011b0:	f000 fc60 	bl	8001a74 <HAL_NVIC_EnableIRQ>
      }
    SAI2_client ++;
 80011b4:	4b0d      	ldr	r3, [pc, #52]	@ (80011ec <HAL_SAI_MspInit+0x144>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	3301      	adds	r3, #1
 80011ba:	4a0c      	ldr	r2, [pc, #48]	@ (80011ec <HAL_SAI_MspInit+0x144>)
 80011bc:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PC12     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80011be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c4:	2302      	movs	r3, #2
 80011c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c8:	2300      	movs	r3, #0
 80011ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011cc:	2300      	movs	r3, #0
 80011ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80011d0:	230d      	movs	r3, #13
 80011d2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011d4:	f107 0314 	add.w	r3, r7, #20
 80011d8:	4619      	mov	r1, r3
 80011da:	480a      	ldr	r0, [pc, #40]	@ (8001204 <HAL_SAI_MspInit+0x15c>)
 80011dc:	f000 fece 	bl	8001f7c <HAL_GPIO_Init>

    }
}
 80011e0:	bf00      	nop
 80011e2:	3728      	adds	r7, #40	@ 0x28
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	40015804 	.word	0x40015804
 80011ec:	20000660 	.word	0x20000660
 80011f0:	40021000 	.word	0x40021000
 80011f4:	48000400 	.word	0x48000400
 80011f8:	20000618 	.word	0x20000618
 80011fc:	4002006c 	.word	0x4002006c
 8001200:	40015824 	.word	0x40015824
 8001204:	48000800 	.word	0x48000800

08001208 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 800120c:	4b1b      	ldr	r3, [pc, #108]	@ (800127c <MX_SPI3_Init+0x74>)
 800120e:	4a1c      	ldr	r2, [pc, #112]	@ (8001280 <MX_SPI3_Init+0x78>)
 8001210:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001212:	4b1a      	ldr	r3, [pc, #104]	@ (800127c <MX_SPI3_Init+0x74>)
 8001214:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001218:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800121a:	4b18      	ldr	r3, [pc, #96]	@ (800127c <MX_SPI3_Init+0x74>)
 800121c:	2200      	movs	r2, #0
 800121e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001220:	4b16      	ldr	r3, [pc, #88]	@ (800127c <MX_SPI3_Init+0x74>)
 8001222:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001226:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001228:	4b14      	ldr	r3, [pc, #80]	@ (800127c <MX_SPI3_Init+0x74>)
 800122a:	2200      	movs	r2, #0
 800122c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800122e:	4b13      	ldr	r3, [pc, #76]	@ (800127c <MX_SPI3_Init+0x74>)
 8001230:	2200      	movs	r2, #0
 8001232:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001234:	4b11      	ldr	r3, [pc, #68]	@ (800127c <MX_SPI3_Init+0x74>)
 8001236:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800123a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800123c:	4b0f      	ldr	r3, [pc, #60]	@ (800127c <MX_SPI3_Init+0x74>)
 800123e:	2210      	movs	r2, #16
 8001240:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001242:	4b0e      	ldr	r3, [pc, #56]	@ (800127c <MX_SPI3_Init+0x74>)
 8001244:	2200      	movs	r2, #0
 8001246:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001248:	4b0c      	ldr	r3, [pc, #48]	@ (800127c <MX_SPI3_Init+0x74>)
 800124a:	2200      	movs	r2, #0
 800124c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800124e:	4b0b      	ldr	r3, [pc, #44]	@ (800127c <MX_SPI3_Init+0x74>)
 8001250:	2200      	movs	r2, #0
 8001252:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001254:	4b09      	ldr	r3, [pc, #36]	@ (800127c <MX_SPI3_Init+0x74>)
 8001256:	2207      	movs	r2, #7
 8001258:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800125a:	4b08      	ldr	r3, [pc, #32]	@ (800127c <MX_SPI3_Init+0x74>)
 800125c:	2200      	movs	r2, #0
 800125e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001260:	4b06      	ldr	r3, [pc, #24]	@ (800127c <MX_SPI3_Init+0x74>)
 8001262:	2208      	movs	r2, #8
 8001264:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001266:	4805      	ldr	r0, [pc, #20]	@ (800127c <MX_SPI3_Init+0x74>)
 8001268:	f004 ff6c 	bl	8006144 <HAL_SPI_Init>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001272:	f7ff feb3 	bl	8000fdc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001276:	bf00      	nop
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	20000664 	.word	0x20000664
 8001280:	40003c00 	.word	0x40003c00

08001284 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b08a      	sub	sp, #40	@ 0x28
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800128c:	f107 0314 	add.w	r3, r7, #20
 8001290:	2200      	movs	r2, #0
 8001292:	601a      	str	r2, [r3, #0]
 8001294:	605a      	str	r2, [r3, #4]
 8001296:	609a      	str	r2, [r3, #8]
 8001298:	60da      	str	r2, [r3, #12]
 800129a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a25      	ldr	r2, [pc, #148]	@ (8001338 <HAL_SPI_MspInit+0xb4>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d144      	bne.n	8001330 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80012a6:	4b25      	ldr	r3, [pc, #148]	@ (800133c <HAL_SPI_MspInit+0xb8>)
 80012a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012aa:	4a24      	ldr	r2, [pc, #144]	@ (800133c <HAL_SPI_MspInit+0xb8>)
 80012ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80012b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80012b2:	4b22      	ldr	r3, [pc, #136]	@ (800133c <HAL_SPI_MspInit+0xb8>)
 80012b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80012ba:	613b      	str	r3, [r7, #16]
 80012bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012be:	4b1f      	ldr	r3, [pc, #124]	@ (800133c <HAL_SPI_MspInit+0xb8>)
 80012c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012c2:	4a1e      	ldr	r2, [pc, #120]	@ (800133c <HAL_SPI_MspInit+0xb8>)
 80012c4:	f043 0304 	orr.w	r3, r3, #4
 80012c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012ca:	4b1c      	ldr	r3, [pc, #112]	@ (800133c <HAL_SPI_MspInit+0xb8>)
 80012cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ce:	f003 0304 	and.w	r3, r3, #4
 80012d2:	60fb      	str	r3, [r7, #12]
 80012d4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012d6:	4b19      	ldr	r3, [pc, #100]	@ (800133c <HAL_SPI_MspInit+0xb8>)
 80012d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012da:	4a18      	ldr	r2, [pc, #96]	@ (800133c <HAL_SPI_MspInit+0xb8>)
 80012dc:	f043 0302 	orr.w	r3, r3, #2
 80012e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012e2:	4b16      	ldr	r3, [pc, #88]	@ (800133c <HAL_SPI_MspInit+0xb8>)
 80012e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012e6:	f003 0302 	and.w	r3, r3, #2
 80012ea:	60bb      	str	r3, [r7, #8]
 80012ec:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80012ee:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80012f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f4:	2302      	movs	r3, #2
 80012f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f8:	2300      	movs	r3, #0
 80012fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012fc:	2303      	movs	r3, #3
 80012fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001300:	2306      	movs	r3, #6
 8001302:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001304:	f107 0314 	add.w	r3, r7, #20
 8001308:	4619      	mov	r1, r3
 800130a:	480d      	ldr	r0, [pc, #52]	@ (8001340 <HAL_SPI_MspInit+0xbc>)
 800130c:	f000 fe36 	bl	8001f7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001310:	2320      	movs	r3, #32
 8001312:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001314:	2302      	movs	r3, #2
 8001316:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001318:	2300      	movs	r3, #0
 800131a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800131c:	2303      	movs	r3, #3
 800131e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001320:	2306      	movs	r3, #6
 8001322:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001324:	f107 0314 	add.w	r3, r7, #20
 8001328:	4619      	mov	r1, r3
 800132a:	4806      	ldr	r0, [pc, #24]	@ (8001344 <HAL_SPI_MspInit+0xc0>)
 800132c:	f000 fe26 	bl	8001f7c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001330:	bf00      	nop
 8001332:	3728      	adds	r7, #40	@ 0x28
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	40003c00 	.word	0x40003c00
 800133c:	40021000 	.word	0x40021000
 8001340:	48000800 	.word	0x48000800
 8001344:	48000400 	.word	0x48000400

08001348 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800134e:	4b11      	ldr	r3, [pc, #68]	@ (8001394 <HAL_MspInit+0x4c>)
 8001350:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001352:	4a10      	ldr	r2, [pc, #64]	@ (8001394 <HAL_MspInit+0x4c>)
 8001354:	f043 0301 	orr.w	r3, r3, #1
 8001358:	6613      	str	r3, [r2, #96]	@ 0x60
 800135a:	4b0e      	ldr	r3, [pc, #56]	@ (8001394 <HAL_MspInit+0x4c>)
 800135c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800135e:	f003 0301 	and.w	r3, r3, #1
 8001362:	607b      	str	r3, [r7, #4]
 8001364:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001366:	4b0b      	ldr	r3, [pc, #44]	@ (8001394 <HAL_MspInit+0x4c>)
 8001368:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800136a:	4a0a      	ldr	r2, [pc, #40]	@ (8001394 <HAL_MspInit+0x4c>)
 800136c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001370:	6593      	str	r3, [r2, #88]	@ 0x58
 8001372:	4b08      	ldr	r3, [pc, #32]	@ (8001394 <HAL_MspInit+0x4c>)
 8001374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001376:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800137a:	603b      	str	r3, [r7, #0]
 800137c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800137e:	2200      	movs	r2, #0
 8001380:	210f      	movs	r1, #15
 8001382:	f06f 0001 	mvn.w	r0, #1
 8001386:	f000 fb59 	bl	8001a3c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800138a:	bf00      	nop
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	40021000 	.word	0x40021000

08001398 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b08e      	sub	sp, #56	@ 0x38
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80013a0:	2300      	movs	r3, #0
 80013a2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 80013a6:	4b34      	ldr	r3, [pc, #208]	@ (8001478 <HAL_InitTick+0xe0>)
 80013a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013aa:	4a33      	ldr	r2, [pc, #204]	@ (8001478 <HAL_InitTick+0xe0>)
 80013ac:	f043 0320 	orr.w	r3, r3, #32
 80013b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80013b2:	4b31      	ldr	r3, [pc, #196]	@ (8001478 <HAL_InitTick+0xe0>)
 80013b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013b6:	f003 0320 	and.w	r3, r3, #32
 80013ba:	60fb      	str	r3, [r7, #12]
 80013bc:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80013be:	f107 0210 	add.w	r2, r7, #16
 80013c2:	f107 0314 	add.w	r3, r7, #20
 80013c6:	4611      	mov	r1, r2
 80013c8:	4618      	mov	r0, r3
 80013ca:	f002 fb85 	bl	8003ad8 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80013ce:	6a3b      	ldr	r3, [r7, #32]
 80013d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80013d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d103      	bne.n	80013e0 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80013d8:	f002 fb52 	bl	8003a80 <HAL_RCC_GetPCLK1Freq>
 80013dc:	6378      	str	r0, [r7, #52]	@ 0x34
 80013de:	e004      	b.n	80013ea <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80013e0:	f002 fb4e 	bl	8003a80 <HAL_RCC_GetPCLK1Freq>
 80013e4:	4603      	mov	r3, r0
 80013e6:	005b      	lsls	r3, r3, #1
 80013e8:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80013ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80013ec:	4a23      	ldr	r2, [pc, #140]	@ (800147c <HAL_InitTick+0xe4>)
 80013ee:	fba2 2303 	umull	r2, r3, r2, r3
 80013f2:	0c9b      	lsrs	r3, r3, #18
 80013f4:	3b01      	subs	r3, #1
 80013f6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 80013f8:	4b21      	ldr	r3, [pc, #132]	@ (8001480 <HAL_InitTick+0xe8>)
 80013fa:	4a22      	ldr	r2, [pc, #136]	@ (8001484 <HAL_InitTick+0xec>)
 80013fc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 80013fe:	4b20      	ldr	r3, [pc, #128]	@ (8001480 <HAL_InitTick+0xe8>)
 8001400:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001404:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8001406:	4a1e      	ldr	r2, [pc, #120]	@ (8001480 <HAL_InitTick+0xe8>)
 8001408:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800140a:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 800140c:	4b1c      	ldr	r3, [pc, #112]	@ (8001480 <HAL_InitTick+0xe8>)
 800140e:	2200      	movs	r2, #0
 8001410:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001412:	4b1b      	ldr	r3, [pc, #108]	@ (8001480 <HAL_InitTick+0xe8>)
 8001414:	2200      	movs	r2, #0
 8001416:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001418:	4b19      	ldr	r3, [pc, #100]	@ (8001480 <HAL_InitTick+0xe8>)
 800141a:	2200      	movs	r2, #0
 800141c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 800141e:	4818      	ldr	r0, [pc, #96]	@ (8001480 <HAL_InitTick+0xe8>)
 8001420:	f005 fa0e 	bl	8006840 <HAL_TIM_Base_Init>
 8001424:	4603      	mov	r3, r0
 8001426:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800142a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800142e:	2b00      	cmp	r3, #0
 8001430:	d11b      	bne.n	800146a <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8001432:	4813      	ldr	r0, [pc, #76]	@ (8001480 <HAL_InitTick+0xe8>)
 8001434:	f005 fa66 	bl	8006904 <HAL_TIM_Base_Start_IT>
 8001438:	4603      	mov	r3, r0
 800143a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800143e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001442:	2b00      	cmp	r3, #0
 8001444:	d111      	bne.n	800146a <HAL_InitTick+0xd2>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001446:	2037      	movs	r0, #55	@ 0x37
 8001448:	f000 fb14 	bl	8001a74 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2b0f      	cmp	r3, #15
 8001450:	d808      	bhi.n	8001464 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8001452:	2200      	movs	r2, #0
 8001454:	6879      	ldr	r1, [r7, #4]
 8001456:	2037      	movs	r0, #55	@ 0x37
 8001458:	f000 faf0 	bl	8001a3c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800145c:	4a0a      	ldr	r2, [pc, #40]	@ (8001488 <HAL_InitTick+0xf0>)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6013      	str	r3, [r2, #0]
 8001462:	e002      	b.n	800146a <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001464:	2301      	movs	r3, #1
 8001466:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800146a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800146e:	4618      	mov	r0, r3
 8001470:	3738      	adds	r7, #56	@ 0x38
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	40021000 	.word	0x40021000
 800147c:	431bde83 	.word	0x431bde83
 8001480:	200006c8 	.word	0x200006c8
 8001484:	40001400 	.word	0x40001400
 8001488:	20000008 	.word	0x20000008

0800148c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001490:	bf00      	nop
 8001492:	e7fd      	b.n	8001490 <NMI_Handler+0x4>

08001494 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001498:	bf00      	nop
 800149a:	e7fd      	b.n	8001498 <HardFault_Handler+0x4>

0800149c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014a0:	bf00      	nop
 80014a2:	e7fd      	b.n	80014a0 <MemManage_Handler+0x4>

080014a4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014a8:	bf00      	nop
 80014aa:	e7fd      	b.n	80014a8 <BusFault_Handler+0x4>

080014ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014b0:	bf00      	nop
 80014b2:	e7fd      	b.n	80014b0 <UsageFault_Handler+0x4>

080014b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014b8:	bf00      	nop
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr
	...

080014c4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 80014c8:	4802      	ldr	r0, [pc, #8]	@ (80014d4 <DMA1_Channel6_IRQHandler+0x10>)
 80014ca:	f000 fc78 	bl	8001dbe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80014ce:	bf00      	nop
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	20000618 	.word	0x20000618

080014d8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80014dc:	4802      	ldr	r0, [pc, #8]	@ (80014e8 <USART2_IRQHandler+0x10>)
 80014de:	f005 fd4d 	bl	8006f7c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80014e2:	bf00      	nop
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	20000718 	.word	0x20000718

080014ec <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80014f0:	4802      	ldr	r0, [pc, #8]	@ (80014fc <TIM7_IRQHandler+0x10>)
 80014f2:	f005 fa77 	bl	80069e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80014f6:	bf00      	nop
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	200006c8 	.word	0x200006c8

08001500 <SAI2_IRQHandler>:

/**
  * @brief This function handles SAI2 global interrupt.
  */
void SAI2_IRQHandler(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI2_IRQn 0 */

  /* USER CODE END SAI2_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA2);
 8001504:	4803      	ldr	r0, [pc, #12]	@ (8001514 <SAI2_IRQHandler+0x14>)
 8001506:	f004 f9db 	bl	80058c0 <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB2);
 800150a:	4803      	ldr	r0, [pc, #12]	@ (8001518 <SAI2_IRQHandler+0x18>)
 800150c:	f004 f9d8 	bl	80058c0 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI2_IRQn 1 */

  /* USER CODE END SAI2_IRQn 1 */
}
 8001510:	bf00      	nop
 8001512:	bd80      	pop	{r7, pc}
 8001514:	20000510 	.word	0x20000510
 8001518:	20000594 	.word	0x20000594

0800151c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b086      	sub	sp, #24
 8001520:	af00      	add	r7, sp, #0
 8001522:	60f8      	str	r0, [r7, #12]
 8001524:	60b9      	str	r1, [r7, #8]
 8001526:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001528:	2300      	movs	r3, #0
 800152a:	617b      	str	r3, [r7, #20]
 800152c:	e00a      	b.n	8001544 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800152e:	f3af 8000 	nop.w
 8001532:	4601      	mov	r1, r0
 8001534:	68bb      	ldr	r3, [r7, #8]
 8001536:	1c5a      	adds	r2, r3, #1
 8001538:	60ba      	str	r2, [r7, #8]
 800153a:	b2ca      	uxtb	r2, r1
 800153c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	3301      	adds	r3, #1
 8001542:	617b      	str	r3, [r7, #20]
 8001544:	697a      	ldr	r2, [r7, #20]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	429a      	cmp	r2, r3
 800154a:	dbf0      	blt.n	800152e <_read+0x12>
  }

  return len;
 800154c:	687b      	ldr	r3, [r7, #4]
}
 800154e:	4618      	mov	r0, r3
 8001550:	3718      	adds	r7, #24
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}

08001556 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001556:	b580      	push	{r7, lr}
 8001558:	b086      	sub	sp, #24
 800155a:	af00      	add	r7, sp, #0
 800155c:	60f8      	str	r0, [r7, #12]
 800155e:	60b9      	str	r1, [r7, #8]
 8001560:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001562:	2300      	movs	r3, #0
 8001564:	617b      	str	r3, [r7, #20]
 8001566:	e009      	b.n	800157c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	1c5a      	adds	r2, r3, #1
 800156c:	60ba      	str	r2, [r7, #8]
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff fb7d 	bl	8000c70 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	3301      	adds	r3, #1
 800157a:	617b      	str	r3, [r7, #20]
 800157c:	697a      	ldr	r2, [r7, #20]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	429a      	cmp	r2, r3
 8001582:	dbf1      	blt.n	8001568 <_write+0x12>
  }
  return len;
 8001584:	687b      	ldr	r3, [r7, #4]
}
 8001586:	4618      	mov	r0, r3
 8001588:	3718      	adds	r7, #24
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}

0800158e <_close>:

int _close(int file)
{
 800158e:	b480      	push	{r7}
 8001590:	b083      	sub	sp, #12
 8001592:	af00      	add	r7, sp, #0
 8001594:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001596:	f04f 33ff 	mov.w	r3, #4294967295
}
 800159a:	4618      	mov	r0, r3
 800159c:	370c      	adds	r7, #12
 800159e:	46bd      	mov	sp, r7
 80015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a4:	4770      	bx	lr

080015a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015a6:	b480      	push	{r7}
 80015a8:	b083      	sub	sp, #12
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	6078      	str	r0, [r7, #4]
 80015ae:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015b6:	605a      	str	r2, [r3, #4]
  return 0;
 80015b8:	2300      	movs	r3, #0
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	370c      	adds	r7, #12
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr

080015c6 <_isatty>:

int _isatty(int file)
{
 80015c6:	b480      	push	{r7}
 80015c8:	b083      	sub	sp, #12
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015ce:	2301      	movs	r3, #1
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	370c      	adds	r7, #12
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr

080015dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015dc:	b480      	push	{r7}
 80015de:	b085      	sub	sp, #20
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	60f8      	str	r0, [r7, #12]
 80015e4:	60b9      	str	r1, [r7, #8]
 80015e6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015e8:	2300      	movs	r3, #0
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3714      	adds	r7, #20
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr
	...

080015f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b086      	sub	sp, #24
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001600:	4a14      	ldr	r2, [pc, #80]	@ (8001654 <_sbrk+0x5c>)
 8001602:	4b15      	ldr	r3, [pc, #84]	@ (8001658 <_sbrk+0x60>)
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800160c:	4b13      	ldr	r3, [pc, #76]	@ (800165c <_sbrk+0x64>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d102      	bne.n	800161a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001614:	4b11      	ldr	r3, [pc, #68]	@ (800165c <_sbrk+0x64>)
 8001616:	4a12      	ldr	r2, [pc, #72]	@ (8001660 <_sbrk+0x68>)
 8001618:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800161a:	4b10      	ldr	r3, [pc, #64]	@ (800165c <_sbrk+0x64>)
 800161c:	681a      	ldr	r2, [r3, #0]
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	4413      	add	r3, r2
 8001622:	693a      	ldr	r2, [r7, #16]
 8001624:	429a      	cmp	r2, r3
 8001626:	d207      	bcs.n	8001638 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001628:	f008 fa32 	bl	8009a90 <__errno>
 800162c:	4603      	mov	r3, r0
 800162e:	220c      	movs	r2, #12
 8001630:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001632:	f04f 33ff 	mov.w	r3, #4294967295
 8001636:	e009      	b.n	800164c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001638:	4b08      	ldr	r3, [pc, #32]	@ (800165c <_sbrk+0x64>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800163e:	4b07      	ldr	r3, [pc, #28]	@ (800165c <_sbrk+0x64>)
 8001640:	681a      	ldr	r2, [r3, #0]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	4413      	add	r3, r2
 8001646:	4a05      	ldr	r2, [pc, #20]	@ (800165c <_sbrk+0x64>)
 8001648:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800164a:	68fb      	ldr	r3, [r7, #12]
}
 800164c:	4618      	mov	r0, r3
 800164e:	3718      	adds	r7, #24
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	20018000 	.word	0x20018000
 8001658:	00000400 	.word	0x00000400
 800165c:	20000714 	.word	0x20000714
 8001660:	20001600 	.word	0x20001600

08001664 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001668:	4b06      	ldr	r3, [pc, #24]	@ (8001684 <SystemInit+0x20>)
 800166a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800166e:	4a05      	ldr	r2, [pc, #20]	@ (8001684 <SystemInit+0x20>)
 8001670:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001674:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001678:	bf00      	nop
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr
 8001682:	bf00      	nop
 8001684:	e000ed00 	.word	0xe000ed00

08001688 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800168c:	4b14      	ldr	r3, [pc, #80]	@ (80016e0 <MX_USART2_UART_Init+0x58>)
 800168e:	4a15      	ldr	r2, [pc, #84]	@ (80016e4 <MX_USART2_UART_Init+0x5c>)
 8001690:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001692:	4b13      	ldr	r3, [pc, #76]	@ (80016e0 <MX_USART2_UART_Init+0x58>)
 8001694:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001698:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800169a:	4b11      	ldr	r3, [pc, #68]	@ (80016e0 <MX_USART2_UART_Init+0x58>)
 800169c:	2200      	movs	r2, #0
 800169e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016a0:	4b0f      	ldr	r3, [pc, #60]	@ (80016e0 <MX_USART2_UART_Init+0x58>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016a6:	4b0e      	ldr	r3, [pc, #56]	@ (80016e0 <MX_USART2_UART_Init+0x58>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016ac:	4b0c      	ldr	r3, [pc, #48]	@ (80016e0 <MX_USART2_UART_Init+0x58>)
 80016ae:	220c      	movs	r2, #12
 80016b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016b2:	4b0b      	ldr	r3, [pc, #44]	@ (80016e0 <MX_USART2_UART_Init+0x58>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016b8:	4b09      	ldr	r3, [pc, #36]	@ (80016e0 <MX_USART2_UART_Init+0x58>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016be:	4b08      	ldr	r3, [pc, #32]	@ (80016e0 <MX_USART2_UART_Init+0x58>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016c4:	4b06      	ldr	r3, [pc, #24]	@ (80016e0 <MX_USART2_UART_Init+0x58>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016ca:	4805      	ldr	r0, [pc, #20]	@ (80016e0 <MX_USART2_UART_Init+0x58>)
 80016cc:	f005 fb7e 	bl	8006dcc <HAL_UART_Init>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80016d6:	f7ff fc81 	bl	8000fdc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80016da:	bf00      	nop
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	20000718 	.word	0x20000718
 80016e4:	40004400 	.word	0x40004400

080016e8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b0ac      	sub	sp, #176	@ 0xb0
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80016f4:	2200      	movs	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]
 80016f8:	605a      	str	r2, [r3, #4]
 80016fa:	609a      	str	r2, [r3, #8]
 80016fc:	60da      	str	r2, [r3, #12]
 80016fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001700:	f107 0314 	add.w	r3, r7, #20
 8001704:	2288      	movs	r2, #136	@ 0x88
 8001706:	2100      	movs	r1, #0
 8001708:	4618      	mov	r0, r3
 800170a:	f008 f915 	bl	8009938 <memset>
  if(uartHandle->Instance==USART2)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4a25      	ldr	r2, [pc, #148]	@ (80017a8 <HAL_UART_MspInit+0xc0>)
 8001714:	4293      	cmp	r3, r2
 8001716:	d143      	bne.n	80017a0 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001718:	2302      	movs	r3, #2
 800171a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800171c:	2300      	movs	r3, #0
 800171e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001720:	f107 0314 	add.w	r3, r7, #20
 8001724:	4618      	mov	r0, r3
 8001726:	f002 fa69 	bl	8003bfc <HAL_RCCEx_PeriphCLKConfig>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d001      	beq.n	8001734 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001730:	f7ff fc54 	bl	8000fdc <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001734:	4b1d      	ldr	r3, [pc, #116]	@ (80017ac <HAL_UART_MspInit+0xc4>)
 8001736:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001738:	4a1c      	ldr	r2, [pc, #112]	@ (80017ac <HAL_UART_MspInit+0xc4>)
 800173a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800173e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001740:	4b1a      	ldr	r3, [pc, #104]	@ (80017ac <HAL_UART_MspInit+0xc4>)
 8001742:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001744:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001748:	613b      	str	r3, [r7, #16]
 800174a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800174c:	4b17      	ldr	r3, [pc, #92]	@ (80017ac <HAL_UART_MspInit+0xc4>)
 800174e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001750:	4a16      	ldr	r2, [pc, #88]	@ (80017ac <HAL_UART_MspInit+0xc4>)
 8001752:	f043 0301 	orr.w	r3, r3, #1
 8001756:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001758:	4b14      	ldr	r3, [pc, #80]	@ (80017ac <HAL_UART_MspInit+0xc4>)
 800175a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800175c:	f003 0301 	and.w	r3, r3, #1
 8001760:	60fb      	str	r3, [r7, #12]
 8001762:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001764:	230c      	movs	r3, #12
 8001766:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800176a:	2302      	movs	r3, #2
 800176c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001770:	2300      	movs	r3, #0
 8001772:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001776:	2303      	movs	r3, #3
 8001778:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800177c:	2307      	movs	r3, #7
 800177e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001782:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001786:	4619      	mov	r1, r3
 8001788:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800178c:	f000 fbf6 	bl	8001f7c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001790:	2200      	movs	r2, #0
 8001792:	2105      	movs	r1, #5
 8001794:	2026      	movs	r0, #38	@ 0x26
 8001796:	f000 f951 	bl	8001a3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800179a:	2026      	movs	r0, #38	@ 0x26
 800179c:	f000 f96a 	bl	8001a74 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80017a0:	bf00      	nop
 80017a2:	37b0      	adds	r7, #176	@ 0xb0
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	40004400 	.word	0x40004400
 80017ac:	40021000 	.word	0x40021000

080017b0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80017b0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80017e8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80017b4:	f7ff ff56 	bl	8001664 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017b8:	480c      	ldr	r0, [pc, #48]	@ (80017ec <LoopForever+0x6>)
  ldr r1, =_edata
 80017ba:	490d      	ldr	r1, [pc, #52]	@ (80017f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80017bc:	4a0d      	ldr	r2, [pc, #52]	@ (80017f4 <LoopForever+0xe>)
  movs r3, #0
 80017be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017c0:	e002      	b.n	80017c8 <LoopCopyDataInit>

080017c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017c6:	3304      	adds	r3, #4

080017c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017cc:	d3f9      	bcc.n	80017c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017ce:	4a0a      	ldr	r2, [pc, #40]	@ (80017f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80017d0:	4c0a      	ldr	r4, [pc, #40]	@ (80017fc <LoopForever+0x16>)
  movs r3, #0
 80017d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017d4:	e001      	b.n	80017da <LoopFillZerobss>

080017d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017d8:	3204      	adds	r2, #4

080017da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017dc:	d3fb      	bcc.n	80017d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017de:	f008 f95d 	bl	8009a9c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80017e2:	f7ff fb29 	bl	8000e38 <main>

080017e6 <LoopForever>:

LoopForever:
    b LoopForever
 80017e6:	e7fe      	b.n	80017e6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80017e8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80017ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017f0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80017f4:	0800a968 	.word	0x0800a968
  ldr r2, =_sbss
 80017f8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80017fc:	200015fc 	.word	0x200015fc

08001800 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001800:	e7fe      	b.n	8001800 <ADC1_2_IRQHandler>
	...

08001804 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800180a:	2300      	movs	r3, #0
 800180c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800180e:	4b0c      	ldr	r3, [pc, #48]	@ (8001840 <HAL_Init+0x3c>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4a0b      	ldr	r2, [pc, #44]	@ (8001840 <HAL_Init+0x3c>)
 8001814:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001818:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800181a:	2003      	movs	r0, #3
 800181c:	f000 f903 	bl	8001a26 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001820:	200f      	movs	r0, #15
 8001822:	f7ff fdb9 	bl	8001398 <HAL_InitTick>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d002      	beq.n	8001832 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800182c:	2301      	movs	r3, #1
 800182e:	71fb      	strb	r3, [r7, #7]
 8001830:	e001      	b.n	8001836 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001832:	f7ff fd89 	bl	8001348 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001836:	79fb      	ldrb	r3, [r7, #7]
}
 8001838:	4618      	mov	r0, r3
 800183a:	3708      	adds	r7, #8
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	40022000 	.word	0x40022000

08001844 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001848:	4b06      	ldr	r3, [pc, #24]	@ (8001864 <HAL_IncTick+0x20>)
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	461a      	mov	r2, r3
 800184e:	4b06      	ldr	r3, [pc, #24]	@ (8001868 <HAL_IncTick+0x24>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4413      	add	r3, r2
 8001854:	4a04      	ldr	r2, [pc, #16]	@ (8001868 <HAL_IncTick+0x24>)
 8001856:	6013      	str	r3, [r2, #0]
}
 8001858:	bf00      	nop
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr
 8001862:	bf00      	nop
 8001864:	2000000c 	.word	0x2000000c
 8001868:	200007a0 	.word	0x200007a0

0800186c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  return uwTick;
 8001870:	4b03      	ldr	r3, [pc, #12]	@ (8001880 <HAL_GetTick+0x14>)
 8001872:	681b      	ldr	r3, [r3, #0]
}
 8001874:	4618      	mov	r0, r3
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	200007a0 	.word	0x200007a0

08001884 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b084      	sub	sp, #16
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800188c:	f7ff ffee 	bl	800186c <HAL_GetTick>
 8001890:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800189c:	d005      	beq.n	80018aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800189e:	4b0a      	ldr	r3, [pc, #40]	@ (80018c8 <HAL_Delay+0x44>)
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	461a      	mov	r2, r3
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	4413      	add	r3, r2
 80018a8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018aa:	bf00      	nop
 80018ac:	f7ff ffde 	bl	800186c <HAL_GetTick>
 80018b0:	4602      	mov	r2, r0
 80018b2:	68bb      	ldr	r3, [r7, #8]
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	68fa      	ldr	r2, [r7, #12]
 80018b8:	429a      	cmp	r2, r3
 80018ba:	d8f7      	bhi.n	80018ac <HAL_Delay+0x28>
  {
  }
}
 80018bc:	bf00      	nop
 80018be:	bf00      	nop
 80018c0:	3710      	adds	r7, #16
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	2000000c 	.word	0x2000000c

080018cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b085      	sub	sp, #20
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	f003 0307 	and.w	r3, r3, #7
 80018da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001910 <__NVIC_SetPriorityGrouping+0x44>)
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018e2:	68ba      	ldr	r2, [r7, #8]
 80018e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018e8:	4013      	ands	r3, r2
 80018ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018fe:	4a04      	ldr	r2, [pc, #16]	@ (8001910 <__NVIC_SetPriorityGrouping+0x44>)
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	60d3      	str	r3, [r2, #12]
}
 8001904:	bf00      	nop
 8001906:	3714      	adds	r7, #20
 8001908:	46bd      	mov	sp, r7
 800190a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190e:	4770      	bx	lr
 8001910:	e000ed00 	.word	0xe000ed00

08001914 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001918:	4b04      	ldr	r3, [pc, #16]	@ (800192c <__NVIC_GetPriorityGrouping+0x18>)
 800191a:	68db      	ldr	r3, [r3, #12]
 800191c:	0a1b      	lsrs	r3, r3, #8
 800191e:	f003 0307 	and.w	r3, r3, #7
}
 8001922:	4618      	mov	r0, r3
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr
 800192c:	e000ed00 	.word	0xe000ed00

08001930 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	4603      	mov	r3, r0
 8001938:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800193a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193e:	2b00      	cmp	r3, #0
 8001940:	db0b      	blt.n	800195a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001942:	79fb      	ldrb	r3, [r7, #7]
 8001944:	f003 021f 	and.w	r2, r3, #31
 8001948:	4907      	ldr	r1, [pc, #28]	@ (8001968 <__NVIC_EnableIRQ+0x38>)
 800194a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800194e:	095b      	lsrs	r3, r3, #5
 8001950:	2001      	movs	r0, #1
 8001952:	fa00 f202 	lsl.w	r2, r0, r2
 8001956:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800195a:	bf00      	nop
 800195c:	370c      	adds	r7, #12
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	e000e100 	.word	0xe000e100

0800196c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800196c:	b480      	push	{r7}
 800196e:	b083      	sub	sp, #12
 8001970:	af00      	add	r7, sp, #0
 8001972:	4603      	mov	r3, r0
 8001974:	6039      	str	r1, [r7, #0]
 8001976:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001978:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197c:	2b00      	cmp	r3, #0
 800197e:	db0a      	blt.n	8001996 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	b2da      	uxtb	r2, r3
 8001984:	490c      	ldr	r1, [pc, #48]	@ (80019b8 <__NVIC_SetPriority+0x4c>)
 8001986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800198a:	0112      	lsls	r2, r2, #4
 800198c:	b2d2      	uxtb	r2, r2
 800198e:	440b      	add	r3, r1
 8001990:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001994:	e00a      	b.n	80019ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	b2da      	uxtb	r2, r3
 800199a:	4908      	ldr	r1, [pc, #32]	@ (80019bc <__NVIC_SetPriority+0x50>)
 800199c:	79fb      	ldrb	r3, [r7, #7]
 800199e:	f003 030f 	and.w	r3, r3, #15
 80019a2:	3b04      	subs	r3, #4
 80019a4:	0112      	lsls	r2, r2, #4
 80019a6:	b2d2      	uxtb	r2, r2
 80019a8:	440b      	add	r3, r1
 80019aa:	761a      	strb	r2, [r3, #24]
}
 80019ac:	bf00      	nop
 80019ae:	370c      	adds	r7, #12
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr
 80019b8:	e000e100 	.word	0xe000e100
 80019bc:	e000ed00 	.word	0xe000ed00

080019c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b089      	sub	sp, #36	@ 0x24
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	60f8      	str	r0, [r7, #12]
 80019c8:	60b9      	str	r1, [r7, #8]
 80019ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	f003 0307 	and.w	r3, r3, #7
 80019d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019d4:	69fb      	ldr	r3, [r7, #28]
 80019d6:	f1c3 0307 	rsb	r3, r3, #7
 80019da:	2b04      	cmp	r3, #4
 80019dc:	bf28      	it	cs
 80019de:	2304      	movcs	r3, #4
 80019e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019e2:	69fb      	ldr	r3, [r7, #28]
 80019e4:	3304      	adds	r3, #4
 80019e6:	2b06      	cmp	r3, #6
 80019e8:	d902      	bls.n	80019f0 <NVIC_EncodePriority+0x30>
 80019ea:	69fb      	ldr	r3, [r7, #28]
 80019ec:	3b03      	subs	r3, #3
 80019ee:	e000      	b.n	80019f2 <NVIC_EncodePriority+0x32>
 80019f0:	2300      	movs	r3, #0
 80019f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019f4:	f04f 32ff 	mov.w	r2, #4294967295
 80019f8:	69bb      	ldr	r3, [r7, #24]
 80019fa:	fa02 f303 	lsl.w	r3, r2, r3
 80019fe:	43da      	mvns	r2, r3
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	401a      	ands	r2, r3
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a08:	f04f 31ff 	mov.w	r1, #4294967295
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a12:	43d9      	mvns	r1, r3
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a18:	4313      	orrs	r3, r2
         );
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	3724      	adds	r7, #36	@ 0x24
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr

08001a26 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a26:	b580      	push	{r7, lr}
 8001a28:	b082      	sub	sp, #8
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a2e:	6878      	ldr	r0, [r7, #4]
 8001a30:	f7ff ff4c 	bl	80018cc <__NVIC_SetPriorityGrouping>
}
 8001a34:	bf00      	nop
 8001a36:	3708      	adds	r7, #8
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}

08001a3c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b086      	sub	sp, #24
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	4603      	mov	r3, r0
 8001a44:	60b9      	str	r1, [r7, #8]
 8001a46:	607a      	str	r2, [r7, #4]
 8001a48:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001a4e:	f7ff ff61 	bl	8001914 <__NVIC_GetPriorityGrouping>
 8001a52:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a54:	687a      	ldr	r2, [r7, #4]
 8001a56:	68b9      	ldr	r1, [r7, #8]
 8001a58:	6978      	ldr	r0, [r7, #20]
 8001a5a:	f7ff ffb1 	bl	80019c0 <NVIC_EncodePriority>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a64:	4611      	mov	r1, r2
 8001a66:	4618      	mov	r0, r3
 8001a68:	f7ff ff80 	bl	800196c <__NVIC_SetPriority>
}
 8001a6c:	bf00      	nop
 8001a6e:	3718      	adds	r7, #24
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}

08001a74 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b082      	sub	sp, #8
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a82:	4618      	mov	r0, r3
 8001a84:	f7ff ff54 	bl	8001930 <__NVIC_EnableIRQ>
}
 8001a88:	bf00      	nop
 8001a8a:	3708      	adds	r7, #8
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}

08001a90 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b085      	sub	sp, #20
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d101      	bne.n	8001aa2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e098      	b.n	8001bd4 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	461a      	mov	r2, r3
 8001aa8:	4b4d      	ldr	r3, [pc, #308]	@ (8001be0 <HAL_DMA_Init+0x150>)
 8001aaa:	429a      	cmp	r2, r3
 8001aac:	d80f      	bhi.n	8001ace <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	461a      	mov	r2, r3
 8001ab4:	4b4b      	ldr	r3, [pc, #300]	@ (8001be4 <HAL_DMA_Init+0x154>)
 8001ab6:	4413      	add	r3, r2
 8001ab8:	4a4b      	ldr	r2, [pc, #300]	@ (8001be8 <HAL_DMA_Init+0x158>)
 8001aba:	fba2 2303 	umull	r2, r3, r2, r3
 8001abe:	091b      	lsrs	r3, r3, #4
 8001ac0:	009a      	lsls	r2, r3, #2
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4a48      	ldr	r2, [pc, #288]	@ (8001bec <HAL_DMA_Init+0x15c>)
 8001aca:	641a      	str	r2, [r3, #64]	@ 0x40
 8001acc:	e00e      	b.n	8001aec <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	461a      	mov	r2, r3
 8001ad4:	4b46      	ldr	r3, [pc, #280]	@ (8001bf0 <HAL_DMA_Init+0x160>)
 8001ad6:	4413      	add	r3, r2
 8001ad8:	4a43      	ldr	r2, [pc, #268]	@ (8001be8 <HAL_DMA_Init+0x158>)
 8001ada:	fba2 2303 	umull	r2, r3, r2, r3
 8001ade:	091b      	lsrs	r3, r3, #4
 8001ae0:	009a      	lsls	r2, r3, #2
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	4a42      	ldr	r2, [pc, #264]	@ (8001bf4 <HAL_DMA_Init+0x164>)
 8001aea:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2202      	movs	r2, #2
 8001af0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001b02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001b06:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001b10:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	691b      	ldr	r3, [r3, #16]
 8001b16:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	699b      	ldr	r3, [r3, #24]
 8001b22:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b28:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6a1b      	ldr	r3, [r3, #32]
 8001b2e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001b30:	68fa      	ldr	r2, [r7, #12]
 8001b32:	4313      	orrs	r3, r2
 8001b34:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	68fa      	ldr	r2, [r7, #12]
 8001b3c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	689b      	ldr	r3, [r3, #8]
 8001b42:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001b46:	d039      	beq.n	8001bbc <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b4c:	4a27      	ldr	r2, [pc, #156]	@ (8001bec <HAL_DMA_Init+0x15c>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d11a      	bne.n	8001b88 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001b52:	4b29      	ldr	r3, [pc, #164]	@ (8001bf8 <HAL_DMA_Init+0x168>)
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b5a:	f003 031c 	and.w	r3, r3, #28
 8001b5e:	210f      	movs	r1, #15
 8001b60:	fa01 f303 	lsl.w	r3, r1, r3
 8001b64:	43db      	mvns	r3, r3
 8001b66:	4924      	ldr	r1, [pc, #144]	@ (8001bf8 <HAL_DMA_Init+0x168>)
 8001b68:	4013      	ands	r3, r2
 8001b6a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001b6c:	4b22      	ldr	r3, [pc, #136]	@ (8001bf8 <HAL_DMA_Init+0x168>)
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6859      	ldr	r1, [r3, #4]
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b78:	f003 031c 	and.w	r3, r3, #28
 8001b7c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b80:	491d      	ldr	r1, [pc, #116]	@ (8001bf8 <HAL_DMA_Init+0x168>)
 8001b82:	4313      	orrs	r3, r2
 8001b84:	600b      	str	r3, [r1, #0]
 8001b86:	e019      	b.n	8001bbc <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001b88:	4b1c      	ldr	r3, [pc, #112]	@ (8001bfc <HAL_DMA_Init+0x16c>)
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b90:	f003 031c 	and.w	r3, r3, #28
 8001b94:	210f      	movs	r1, #15
 8001b96:	fa01 f303 	lsl.w	r3, r1, r3
 8001b9a:	43db      	mvns	r3, r3
 8001b9c:	4917      	ldr	r1, [pc, #92]	@ (8001bfc <HAL_DMA_Init+0x16c>)
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001ba2:	4b16      	ldr	r3, [pc, #88]	@ (8001bfc <HAL_DMA_Init+0x16c>)
 8001ba4:	681a      	ldr	r2, [r3, #0]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6859      	ldr	r1, [r3, #4]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bae:	f003 031c 	and.w	r3, r3, #28
 8001bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8001bb6:	4911      	ldr	r1, [pc, #68]	@ (8001bfc <HAL_DMA_Init+0x16c>)
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2200      	movs	r2, #0
 8001bce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001bd2:	2300      	movs	r3, #0
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	3714      	adds	r7, #20
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr
 8001be0:	40020407 	.word	0x40020407
 8001be4:	bffdfff8 	.word	0xbffdfff8
 8001be8:	cccccccd 	.word	0xcccccccd
 8001bec:	40020000 	.word	0x40020000
 8001bf0:	bffdfbf8 	.word	0xbffdfbf8
 8001bf4:	40020400 	.word	0x40020400
 8001bf8:	400200a8 	.word	0x400200a8
 8001bfc:	400204a8 	.word	0x400204a8

08001c00 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b086      	sub	sp, #24
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	60f8      	str	r0, [r7, #12]
 8001c08:	60b9      	str	r1, [r7, #8]
 8001c0a:	607a      	str	r2, [r7, #4]
 8001c0c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001c18:	2b01      	cmp	r3, #1
 8001c1a:	d101      	bne.n	8001c20 <HAL_DMA_Start_IT+0x20>
 8001c1c:	2302      	movs	r3, #2
 8001c1e:	e04b      	b.n	8001cb8 <HAL_DMA_Start_IT+0xb8>
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	2201      	movs	r2, #1
 8001c24:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001c2e:	b2db      	uxtb	r3, r3
 8001c30:	2b01      	cmp	r3, #1
 8001c32:	d13a      	bne.n	8001caa <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	2202      	movs	r2, #2
 8001c38:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	2200      	movs	r2, #0
 8001c40:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f022 0201 	bic.w	r2, r2, #1
 8001c50:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	687a      	ldr	r2, [r7, #4]
 8001c56:	68b9      	ldr	r1, [r7, #8]
 8001c58:	68f8      	ldr	r0, [r7, #12]
 8001c5a:	f000 f95f 	bl	8001f1c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d008      	beq.n	8001c78 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	681a      	ldr	r2, [r3, #0]
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f042 020e 	orr.w	r2, r2, #14
 8001c74:	601a      	str	r2, [r3, #0]
 8001c76:	e00f      	b.n	8001c98 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f022 0204 	bic.w	r2, r2, #4
 8001c86:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f042 020a 	orr.w	r2, r2, #10
 8001c96:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f042 0201 	orr.w	r2, r2, #1
 8001ca6:	601a      	str	r2, [r3, #0]
 8001ca8:	e005      	b.n	8001cb6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	2200      	movs	r2, #0
 8001cae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001cb2:	2302      	movs	r3, #2
 8001cb4:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001cb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	3718      	adds	r7, #24
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}

08001cc0 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b085      	sub	sp, #20
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001cd2:	b2db      	uxtb	r3, r3
 8001cd4:	2b02      	cmp	r3, #2
 8001cd6:	d008      	beq.n	8001cea <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2204      	movs	r2, #4
 8001cdc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e022      	b.n	8001d30 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f022 020e 	bic.w	r2, r2, #14
 8001cf8:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	681a      	ldr	r2, [r3, #0]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f022 0201 	bic.w	r2, r2, #1
 8001d08:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d0e:	f003 021c 	and.w	r2, r3, #28
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d16:	2101      	movs	r1, #1
 8001d18:	fa01 f202 	lsl.w	r2, r1, r2
 8001d1c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2201      	movs	r2, #1
 8001d22:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2200      	movs	r2, #0
 8001d2a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001d2e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	3714      	adds	r7, #20
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr

08001d3c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b084      	sub	sp, #16
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d44:	2300      	movs	r3, #0
 8001d46:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001d4e:	b2db      	uxtb	r3, r3
 8001d50:	2b02      	cmp	r3, #2
 8001d52:	d005      	beq.n	8001d60 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2204      	movs	r2, #4
 8001d58:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	73fb      	strb	r3, [r7, #15]
 8001d5e:	e029      	b.n	8001db4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f022 020e 	bic.w	r2, r2, #14
 8001d6e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f022 0201 	bic.w	r2, r2, #1
 8001d7e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d84:	f003 021c 	and.w	r2, r3, #28
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d8c:	2101      	movs	r1, #1
 8001d8e:	fa01 f202 	lsl.w	r2, r1, r2
 8001d92:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2201      	movs	r2, #1
 8001d98:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2200      	movs	r2, #0
 8001da0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d003      	beq.n	8001db4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001db0:	6878      	ldr	r0, [r7, #4]
 8001db2:	4798      	blx	r3
    }
  }
  return status;
 8001db4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	3710      	adds	r7, #16
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}

08001dbe <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001dbe:	b580      	push	{r7, lr}
 8001dc0:	b084      	sub	sp, #16
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dda:	f003 031c 	and.w	r3, r3, #28
 8001dde:	2204      	movs	r2, #4
 8001de0:	409a      	lsls	r2, r3
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	4013      	ands	r3, r2
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d026      	beq.n	8001e38 <HAL_DMA_IRQHandler+0x7a>
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	f003 0304 	and.w	r3, r3, #4
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d021      	beq.n	8001e38 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f003 0320 	and.w	r3, r3, #32
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d107      	bne.n	8001e12 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	681a      	ldr	r2, [r3, #0]
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f022 0204 	bic.w	r2, r2, #4
 8001e10:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e16:	f003 021c 	and.w	r2, r3, #28
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e1e:	2104      	movs	r1, #4
 8001e20:	fa01 f202 	lsl.w	r2, r1, r2
 8001e24:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d071      	beq.n	8001f12 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001e36:	e06c      	b.n	8001f12 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e3c:	f003 031c 	and.w	r3, r3, #28
 8001e40:	2202      	movs	r2, #2
 8001e42:	409a      	lsls	r2, r3
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	4013      	ands	r3, r2
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d02e      	beq.n	8001eaa <HAL_DMA_IRQHandler+0xec>
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	f003 0302 	and.w	r3, r3, #2
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d029      	beq.n	8001eaa <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f003 0320 	and.w	r3, r3, #32
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d10b      	bne.n	8001e7c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f022 020a 	bic.w	r2, r2, #10
 8001e72:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2201      	movs	r2, #1
 8001e78:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e80:	f003 021c 	and.w	r2, r3, #28
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e88:	2102      	movs	r1, #2
 8001e8a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e8e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2200      	movs	r2, #0
 8001e94:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d038      	beq.n	8001f12 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ea4:	6878      	ldr	r0, [r7, #4]
 8001ea6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001ea8:	e033      	b.n	8001f12 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eae:	f003 031c 	and.w	r3, r3, #28
 8001eb2:	2208      	movs	r2, #8
 8001eb4:	409a      	lsls	r2, r3
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	4013      	ands	r3, r2
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d02a      	beq.n	8001f14 <HAL_DMA_IRQHandler+0x156>
 8001ebe:	68bb      	ldr	r3, [r7, #8]
 8001ec0:	f003 0308 	and.w	r3, r3, #8
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d025      	beq.n	8001f14 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f022 020e 	bic.w	r2, r2, #14
 8001ed6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001edc:	f003 021c 	and.w	r2, r3, #28
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee4:	2101      	movs	r1, #1
 8001ee6:	fa01 f202 	lsl.w	r2, r1, r2
 8001eea:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2201      	movs	r2, #1
 8001ef0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2200      	movs	r2, #0
 8001efe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d004      	beq.n	8001f14 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001f12:	bf00      	nop
 8001f14:	bf00      	nop
}
 8001f16:	3710      	adds	r7, #16
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}

08001f1c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b085      	sub	sp, #20
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	60f8      	str	r0, [r7, #12]
 8001f24:	60b9      	str	r1, [r7, #8]
 8001f26:	607a      	str	r2, [r7, #4]
 8001f28:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f2e:	f003 021c 	and.w	r2, r3, #28
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f36:	2101      	movs	r1, #1
 8001f38:	fa01 f202 	lsl.w	r2, r1, r2
 8001f3c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	683a      	ldr	r2, [r7, #0]
 8001f44:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	689b      	ldr	r3, [r3, #8]
 8001f4a:	2b10      	cmp	r3, #16
 8001f4c:	d108      	bne.n	8001f60 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	687a      	ldr	r2, [r7, #4]
 8001f54:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	68ba      	ldr	r2, [r7, #8]
 8001f5c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001f5e:	e007      	b.n	8001f70 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	68ba      	ldr	r2, [r7, #8]
 8001f66:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	687a      	ldr	r2, [r7, #4]
 8001f6e:	60da      	str	r2, [r3, #12]
}
 8001f70:	bf00      	nop
 8001f72:	3714      	adds	r7, #20
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr

08001f7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b087      	sub	sp, #28
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
 8001f84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f86:	2300      	movs	r3, #0
 8001f88:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f8a:	e17f      	b.n	800228c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	2101      	movs	r1, #1
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	fa01 f303 	lsl.w	r3, r1, r3
 8001f98:	4013      	ands	r3, r2
 8001f9a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	f000 8171 	beq.w	8002286 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	f003 0303 	and.w	r3, r3, #3
 8001fac:	2b01      	cmp	r3, #1
 8001fae:	d005      	beq.n	8001fbc <HAL_GPIO_Init+0x40>
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	f003 0303 	and.w	r3, r3, #3
 8001fb8:	2b02      	cmp	r3, #2
 8001fba:	d130      	bne.n	800201e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	005b      	lsls	r3, r3, #1
 8001fc6:	2203      	movs	r2, #3
 8001fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fcc:	43db      	mvns	r3, r3
 8001fce:	693a      	ldr	r2, [r7, #16]
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	68da      	ldr	r2, [r3, #12]
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	005b      	lsls	r3, r3, #1
 8001fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe0:	693a      	ldr	r2, [r7, #16]
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	693a      	ldr	r2, [r7, #16]
 8001fea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffa:	43db      	mvns	r3, r3
 8001ffc:	693a      	ldr	r2, [r7, #16]
 8001ffe:	4013      	ands	r3, r2
 8002000:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	091b      	lsrs	r3, r3, #4
 8002008:	f003 0201 	and.w	r2, r3, #1
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	fa02 f303 	lsl.w	r3, r2, r3
 8002012:	693a      	ldr	r2, [r7, #16]
 8002014:	4313      	orrs	r3, r2
 8002016:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	693a      	ldr	r2, [r7, #16]
 800201c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	f003 0303 	and.w	r3, r3, #3
 8002026:	2b03      	cmp	r3, #3
 8002028:	d118      	bne.n	800205c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800202e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002030:	2201      	movs	r2, #1
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	fa02 f303 	lsl.w	r3, r2, r3
 8002038:	43db      	mvns	r3, r3
 800203a:	693a      	ldr	r2, [r7, #16]
 800203c:	4013      	ands	r3, r2
 800203e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	08db      	lsrs	r3, r3, #3
 8002046:	f003 0201 	and.w	r2, r3, #1
 800204a:	697b      	ldr	r3, [r7, #20]
 800204c:	fa02 f303 	lsl.w	r3, r2, r3
 8002050:	693a      	ldr	r2, [r7, #16]
 8002052:	4313      	orrs	r3, r2
 8002054:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	693a      	ldr	r2, [r7, #16]
 800205a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	f003 0303 	and.w	r3, r3, #3
 8002064:	2b03      	cmp	r3, #3
 8002066:	d017      	beq.n	8002098 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	005b      	lsls	r3, r3, #1
 8002072:	2203      	movs	r2, #3
 8002074:	fa02 f303 	lsl.w	r3, r2, r3
 8002078:	43db      	mvns	r3, r3
 800207a:	693a      	ldr	r2, [r7, #16]
 800207c:	4013      	ands	r3, r2
 800207e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	689a      	ldr	r2, [r3, #8]
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	005b      	lsls	r3, r3, #1
 8002088:	fa02 f303 	lsl.w	r3, r2, r3
 800208c:	693a      	ldr	r2, [r7, #16]
 800208e:	4313      	orrs	r3, r2
 8002090:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	693a      	ldr	r2, [r7, #16]
 8002096:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	f003 0303 	and.w	r3, r3, #3
 80020a0:	2b02      	cmp	r3, #2
 80020a2:	d123      	bne.n	80020ec <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	08da      	lsrs	r2, r3, #3
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	3208      	adds	r2, #8
 80020ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	f003 0307 	and.w	r3, r3, #7
 80020b8:	009b      	lsls	r3, r3, #2
 80020ba:	220f      	movs	r2, #15
 80020bc:	fa02 f303 	lsl.w	r3, r2, r3
 80020c0:	43db      	mvns	r3, r3
 80020c2:	693a      	ldr	r2, [r7, #16]
 80020c4:	4013      	ands	r3, r2
 80020c6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	691a      	ldr	r2, [r3, #16]
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	f003 0307 	and.w	r3, r3, #7
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	fa02 f303 	lsl.w	r3, r2, r3
 80020d8:	693a      	ldr	r2, [r7, #16]
 80020da:	4313      	orrs	r3, r2
 80020dc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	08da      	lsrs	r2, r3, #3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	3208      	adds	r2, #8
 80020e6:	6939      	ldr	r1, [r7, #16]
 80020e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	005b      	lsls	r3, r3, #1
 80020f6:	2203      	movs	r2, #3
 80020f8:	fa02 f303 	lsl.w	r3, r2, r3
 80020fc:	43db      	mvns	r3, r3
 80020fe:	693a      	ldr	r2, [r7, #16]
 8002100:	4013      	ands	r3, r2
 8002102:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	f003 0203 	and.w	r2, r3, #3
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	005b      	lsls	r3, r3, #1
 8002110:	fa02 f303 	lsl.w	r3, r2, r3
 8002114:	693a      	ldr	r2, [r7, #16]
 8002116:	4313      	orrs	r3, r2
 8002118:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	693a      	ldr	r2, [r7, #16]
 800211e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002128:	2b00      	cmp	r3, #0
 800212a:	f000 80ac 	beq.w	8002286 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800212e:	4b5f      	ldr	r3, [pc, #380]	@ (80022ac <HAL_GPIO_Init+0x330>)
 8002130:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002132:	4a5e      	ldr	r2, [pc, #376]	@ (80022ac <HAL_GPIO_Init+0x330>)
 8002134:	f043 0301 	orr.w	r3, r3, #1
 8002138:	6613      	str	r3, [r2, #96]	@ 0x60
 800213a:	4b5c      	ldr	r3, [pc, #368]	@ (80022ac <HAL_GPIO_Init+0x330>)
 800213c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800213e:	f003 0301 	and.w	r3, r3, #1
 8002142:	60bb      	str	r3, [r7, #8]
 8002144:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002146:	4a5a      	ldr	r2, [pc, #360]	@ (80022b0 <HAL_GPIO_Init+0x334>)
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	089b      	lsrs	r3, r3, #2
 800214c:	3302      	adds	r3, #2
 800214e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002152:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	f003 0303 	and.w	r3, r3, #3
 800215a:	009b      	lsls	r3, r3, #2
 800215c:	220f      	movs	r2, #15
 800215e:	fa02 f303 	lsl.w	r3, r2, r3
 8002162:	43db      	mvns	r3, r3
 8002164:	693a      	ldr	r2, [r7, #16]
 8002166:	4013      	ands	r3, r2
 8002168:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002170:	d025      	beq.n	80021be <HAL_GPIO_Init+0x242>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4a4f      	ldr	r2, [pc, #316]	@ (80022b4 <HAL_GPIO_Init+0x338>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d01f      	beq.n	80021ba <HAL_GPIO_Init+0x23e>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	4a4e      	ldr	r2, [pc, #312]	@ (80022b8 <HAL_GPIO_Init+0x33c>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d019      	beq.n	80021b6 <HAL_GPIO_Init+0x23a>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	4a4d      	ldr	r2, [pc, #308]	@ (80022bc <HAL_GPIO_Init+0x340>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d013      	beq.n	80021b2 <HAL_GPIO_Init+0x236>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4a4c      	ldr	r2, [pc, #304]	@ (80022c0 <HAL_GPIO_Init+0x344>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d00d      	beq.n	80021ae <HAL_GPIO_Init+0x232>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	4a4b      	ldr	r2, [pc, #300]	@ (80022c4 <HAL_GPIO_Init+0x348>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d007      	beq.n	80021aa <HAL_GPIO_Init+0x22e>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	4a4a      	ldr	r2, [pc, #296]	@ (80022c8 <HAL_GPIO_Init+0x34c>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d101      	bne.n	80021a6 <HAL_GPIO_Init+0x22a>
 80021a2:	2306      	movs	r3, #6
 80021a4:	e00c      	b.n	80021c0 <HAL_GPIO_Init+0x244>
 80021a6:	2307      	movs	r3, #7
 80021a8:	e00a      	b.n	80021c0 <HAL_GPIO_Init+0x244>
 80021aa:	2305      	movs	r3, #5
 80021ac:	e008      	b.n	80021c0 <HAL_GPIO_Init+0x244>
 80021ae:	2304      	movs	r3, #4
 80021b0:	e006      	b.n	80021c0 <HAL_GPIO_Init+0x244>
 80021b2:	2303      	movs	r3, #3
 80021b4:	e004      	b.n	80021c0 <HAL_GPIO_Init+0x244>
 80021b6:	2302      	movs	r3, #2
 80021b8:	e002      	b.n	80021c0 <HAL_GPIO_Init+0x244>
 80021ba:	2301      	movs	r3, #1
 80021bc:	e000      	b.n	80021c0 <HAL_GPIO_Init+0x244>
 80021be:	2300      	movs	r3, #0
 80021c0:	697a      	ldr	r2, [r7, #20]
 80021c2:	f002 0203 	and.w	r2, r2, #3
 80021c6:	0092      	lsls	r2, r2, #2
 80021c8:	4093      	lsls	r3, r2
 80021ca:	693a      	ldr	r2, [r7, #16]
 80021cc:	4313      	orrs	r3, r2
 80021ce:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80021d0:	4937      	ldr	r1, [pc, #220]	@ (80022b0 <HAL_GPIO_Init+0x334>)
 80021d2:	697b      	ldr	r3, [r7, #20]
 80021d4:	089b      	lsrs	r3, r3, #2
 80021d6:	3302      	adds	r3, #2
 80021d8:	693a      	ldr	r2, [r7, #16]
 80021da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80021de:	4b3b      	ldr	r3, [pc, #236]	@ (80022cc <HAL_GPIO_Init+0x350>)
 80021e0:	689b      	ldr	r3, [r3, #8]
 80021e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	43db      	mvns	r3, r3
 80021e8:	693a      	ldr	r2, [r7, #16]
 80021ea:	4013      	ands	r3, r2
 80021ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d003      	beq.n	8002202 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80021fa:	693a      	ldr	r2, [r7, #16]
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	4313      	orrs	r3, r2
 8002200:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002202:	4a32      	ldr	r2, [pc, #200]	@ (80022cc <HAL_GPIO_Init+0x350>)
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002208:	4b30      	ldr	r3, [pc, #192]	@ (80022cc <HAL_GPIO_Init+0x350>)
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	43db      	mvns	r3, r3
 8002212:	693a      	ldr	r2, [r7, #16]
 8002214:	4013      	ands	r3, r2
 8002216:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002220:	2b00      	cmp	r3, #0
 8002222:	d003      	beq.n	800222c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002224:	693a      	ldr	r2, [r7, #16]
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	4313      	orrs	r3, r2
 800222a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800222c:	4a27      	ldr	r2, [pc, #156]	@ (80022cc <HAL_GPIO_Init+0x350>)
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002232:	4b26      	ldr	r3, [pc, #152]	@ (80022cc <HAL_GPIO_Init+0x350>)
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	43db      	mvns	r3, r3
 800223c:	693a      	ldr	r2, [r7, #16]
 800223e:	4013      	ands	r3, r2
 8002240:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800224a:	2b00      	cmp	r3, #0
 800224c:	d003      	beq.n	8002256 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800224e:	693a      	ldr	r2, [r7, #16]
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	4313      	orrs	r3, r2
 8002254:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002256:	4a1d      	ldr	r2, [pc, #116]	@ (80022cc <HAL_GPIO_Init+0x350>)
 8002258:	693b      	ldr	r3, [r7, #16]
 800225a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800225c:	4b1b      	ldr	r3, [pc, #108]	@ (80022cc <HAL_GPIO_Init+0x350>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	43db      	mvns	r3, r3
 8002266:	693a      	ldr	r2, [r7, #16]
 8002268:	4013      	ands	r3, r2
 800226a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002274:	2b00      	cmp	r3, #0
 8002276:	d003      	beq.n	8002280 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002278:	693a      	ldr	r2, [r7, #16]
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	4313      	orrs	r3, r2
 800227e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002280:	4a12      	ldr	r2, [pc, #72]	@ (80022cc <HAL_GPIO_Init+0x350>)
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	3301      	adds	r3, #1
 800228a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	fa22 f303 	lsr.w	r3, r2, r3
 8002296:	2b00      	cmp	r3, #0
 8002298:	f47f ae78 	bne.w	8001f8c <HAL_GPIO_Init+0x10>
  }
}
 800229c:	bf00      	nop
 800229e:	bf00      	nop
 80022a0:	371c      	adds	r7, #28
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr
 80022aa:	bf00      	nop
 80022ac:	40021000 	.word	0x40021000
 80022b0:	40010000 	.word	0x40010000
 80022b4:	48000400 	.word	0x48000400
 80022b8:	48000800 	.word	0x48000800
 80022bc:	48000c00 	.word	0x48000c00
 80022c0:	48001000 	.word	0x48001000
 80022c4:	48001400 	.word	0x48001400
 80022c8:	48001800 	.word	0x48001800
 80022cc:	40010400 	.word	0x40010400

080022d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
 80022d8:	460b      	mov	r3, r1
 80022da:	807b      	strh	r3, [r7, #2]
 80022dc:	4613      	mov	r3, r2
 80022de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80022e0:	787b      	ldrb	r3, [r7, #1]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d003      	beq.n	80022ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80022e6:	887a      	ldrh	r2, [r7, #2]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80022ec:	e002      	b.n	80022f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80022ee:	887a      	ldrh	r2, [r7, #2]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80022f4:	bf00      	nop
 80022f6:	370c      	adds	r7, #12
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr

08002300 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d101      	bne.n	8002312 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e08d      	b.n	800242e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002318:	b2db      	uxtb	r3, r3
 800231a:	2b00      	cmp	r3, #0
 800231c:	d106      	bne.n	800232c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2200      	movs	r2, #0
 8002322:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002326:	6878      	ldr	r0, [r7, #4]
 8002328:	f7fe fbfe 	bl	8000b28 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2224      	movs	r2, #36	@ 0x24
 8002330:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f022 0201 	bic.w	r2, r2, #1
 8002342:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	685a      	ldr	r2, [r3, #4]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002350:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	689a      	ldr	r2, [r3, #8]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002360:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	68db      	ldr	r3, [r3, #12]
 8002366:	2b01      	cmp	r3, #1
 8002368:	d107      	bne.n	800237a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	689a      	ldr	r2, [r3, #8]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002376:	609a      	str	r2, [r3, #8]
 8002378:	e006      	b.n	8002388 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	689a      	ldr	r2, [r3, #8]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002386:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	68db      	ldr	r3, [r3, #12]
 800238c:	2b02      	cmp	r3, #2
 800238e:	d108      	bne.n	80023a2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	685a      	ldr	r2, [r3, #4]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800239e:	605a      	str	r2, [r3, #4]
 80023a0:	e007      	b.n	80023b2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	685a      	ldr	r2, [r3, #4]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023b0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	687a      	ldr	r2, [r7, #4]
 80023ba:	6812      	ldr	r2, [r2, #0]
 80023bc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80023c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80023c4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	68da      	ldr	r2, [r3, #12]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80023d4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	691a      	ldr	r2, [r3, #16]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	695b      	ldr	r3, [r3, #20]
 80023de:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	699b      	ldr	r3, [r3, #24]
 80023e6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	430a      	orrs	r2, r1
 80023ee:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	69d9      	ldr	r1, [r3, #28]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6a1a      	ldr	r2, [r3, #32]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	430a      	orrs	r2, r1
 80023fe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f042 0201 	orr.w	r2, r2, #1
 800240e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2200      	movs	r2, #0
 8002414:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2220      	movs	r2, #32
 800241a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2200      	movs	r2, #0
 8002422:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2200      	movs	r2, #0
 8002428:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800242c:	2300      	movs	r3, #0
}
 800242e:	4618      	mov	r0, r3
 8002430:	3708      	adds	r7, #8
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}
	...

08002438 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b088      	sub	sp, #32
 800243c:	af02      	add	r7, sp, #8
 800243e:	60f8      	str	r0, [r7, #12]
 8002440:	607a      	str	r2, [r7, #4]
 8002442:	461a      	mov	r2, r3
 8002444:	460b      	mov	r3, r1
 8002446:	817b      	strh	r3, [r7, #10]
 8002448:	4613      	mov	r3, r2
 800244a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002452:	b2db      	uxtb	r3, r3
 8002454:	2b20      	cmp	r3, #32
 8002456:	f040 80fd 	bne.w	8002654 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002460:	2b01      	cmp	r3, #1
 8002462:	d101      	bne.n	8002468 <HAL_I2C_Master_Transmit+0x30>
 8002464:	2302      	movs	r3, #2
 8002466:	e0f6      	b.n	8002656 <HAL_I2C_Master_Transmit+0x21e>
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	2201      	movs	r2, #1
 800246c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002470:	f7ff f9fc 	bl	800186c <HAL_GetTick>
 8002474:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	9300      	str	r3, [sp, #0]
 800247a:	2319      	movs	r3, #25
 800247c:	2201      	movs	r2, #1
 800247e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002482:	68f8      	ldr	r0, [r7, #12]
 8002484:	f000 fa0a 	bl	800289c <I2C_WaitOnFlagUntilTimeout>
 8002488:	4603      	mov	r3, r0
 800248a:	2b00      	cmp	r3, #0
 800248c:	d001      	beq.n	8002492 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e0e1      	b.n	8002656 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2221      	movs	r2, #33	@ 0x21
 8002496:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2210      	movs	r2, #16
 800249e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	2200      	movs	r2, #0
 80024a6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	687a      	ldr	r2, [r7, #4]
 80024ac:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	893a      	ldrh	r2, [r7, #8]
 80024b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2200      	movs	r2, #0
 80024b8:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024be:	b29b      	uxth	r3, r3
 80024c0:	2bff      	cmp	r3, #255	@ 0xff
 80024c2:	d906      	bls.n	80024d2 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	22ff      	movs	r2, #255	@ 0xff
 80024c8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80024ca:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80024ce:	617b      	str	r3, [r7, #20]
 80024d0:	e007      	b.n	80024e2 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024d6:	b29a      	uxth	r2, r3
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80024dc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80024e0:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d024      	beq.n	8002534 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024ee:	781a      	ldrb	r2, [r3, #0]
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024fa:	1c5a      	adds	r2, r3, #1
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002504:	b29b      	uxth	r3, r3
 8002506:	3b01      	subs	r3, #1
 8002508:	b29a      	uxth	r2, r3
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002512:	3b01      	subs	r3, #1
 8002514:	b29a      	uxth	r2, r3
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800251e:	b2db      	uxtb	r3, r3
 8002520:	3301      	adds	r3, #1
 8002522:	b2da      	uxtb	r2, r3
 8002524:	8979      	ldrh	r1, [r7, #10]
 8002526:	4b4e      	ldr	r3, [pc, #312]	@ (8002660 <HAL_I2C_Master_Transmit+0x228>)
 8002528:	9300      	str	r3, [sp, #0]
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	68f8      	ldr	r0, [r7, #12]
 800252e:	f000 fc05 	bl	8002d3c <I2C_TransferConfig>
 8002532:	e066      	b.n	8002602 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002538:	b2da      	uxtb	r2, r3
 800253a:	8979      	ldrh	r1, [r7, #10]
 800253c:	4b48      	ldr	r3, [pc, #288]	@ (8002660 <HAL_I2C_Master_Transmit+0x228>)
 800253e:	9300      	str	r3, [sp, #0]
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	68f8      	ldr	r0, [r7, #12]
 8002544:	f000 fbfa 	bl	8002d3c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002548:	e05b      	b.n	8002602 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800254a:	693a      	ldr	r2, [r7, #16]
 800254c:	6a39      	ldr	r1, [r7, #32]
 800254e:	68f8      	ldr	r0, [r7, #12]
 8002550:	f000 f9fd 	bl	800294e <I2C_WaitOnTXISFlagUntilTimeout>
 8002554:	4603      	mov	r3, r0
 8002556:	2b00      	cmp	r3, #0
 8002558:	d001      	beq.n	800255e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e07b      	b.n	8002656 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002562:	781a      	ldrb	r2, [r3, #0]
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800256e:	1c5a      	adds	r2, r3, #1
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002578:	b29b      	uxth	r3, r3
 800257a:	3b01      	subs	r3, #1
 800257c:	b29a      	uxth	r2, r3
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002586:	3b01      	subs	r3, #1
 8002588:	b29a      	uxth	r2, r3
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002592:	b29b      	uxth	r3, r3
 8002594:	2b00      	cmp	r3, #0
 8002596:	d034      	beq.n	8002602 <HAL_I2C_Master_Transmit+0x1ca>
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800259c:	2b00      	cmp	r3, #0
 800259e:	d130      	bne.n	8002602 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	9300      	str	r3, [sp, #0]
 80025a4:	6a3b      	ldr	r3, [r7, #32]
 80025a6:	2200      	movs	r2, #0
 80025a8:	2180      	movs	r1, #128	@ 0x80
 80025aa:	68f8      	ldr	r0, [r7, #12]
 80025ac:	f000 f976 	bl	800289c <I2C_WaitOnFlagUntilTimeout>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d001      	beq.n	80025ba <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e04d      	b.n	8002656 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025be:	b29b      	uxth	r3, r3
 80025c0:	2bff      	cmp	r3, #255	@ 0xff
 80025c2:	d90e      	bls.n	80025e2 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	22ff      	movs	r2, #255	@ 0xff
 80025c8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025ce:	b2da      	uxtb	r2, r3
 80025d0:	8979      	ldrh	r1, [r7, #10]
 80025d2:	2300      	movs	r3, #0
 80025d4:	9300      	str	r3, [sp, #0]
 80025d6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80025da:	68f8      	ldr	r0, [r7, #12]
 80025dc:	f000 fbae 	bl	8002d3c <I2C_TransferConfig>
 80025e0:	e00f      	b.n	8002602 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025e6:	b29a      	uxth	r2, r3
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025f0:	b2da      	uxtb	r2, r3
 80025f2:	8979      	ldrh	r1, [r7, #10]
 80025f4:	2300      	movs	r3, #0
 80025f6:	9300      	str	r3, [sp, #0]
 80025f8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80025fc:	68f8      	ldr	r0, [r7, #12]
 80025fe:	f000 fb9d 	bl	8002d3c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002606:	b29b      	uxth	r3, r3
 8002608:	2b00      	cmp	r3, #0
 800260a:	d19e      	bne.n	800254a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800260c:	693a      	ldr	r2, [r7, #16]
 800260e:	6a39      	ldr	r1, [r7, #32]
 8002610:	68f8      	ldr	r0, [r7, #12]
 8002612:	f000 f9e3 	bl	80029dc <I2C_WaitOnSTOPFlagUntilTimeout>
 8002616:	4603      	mov	r3, r0
 8002618:	2b00      	cmp	r3, #0
 800261a:	d001      	beq.n	8002620 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800261c:	2301      	movs	r3, #1
 800261e:	e01a      	b.n	8002656 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2220      	movs	r2, #32
 8002626:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	6859      	ldr	r1, [r3, #4]
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	4b0c      	ldr	r3, [pc, #48]	@ (8002664 <HAL_I2C_Master_Transmit+0x22c>)
 8002634:	400b      	ands	r3, r1
 8002636:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	2220      	movs	r2, #32
 800263c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	2200      	movs	r2, #0
 8002644:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2200      	movs	r2, #0
 800264c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002650:	2300      	movs	r3, #0
 8002652:	e000      	b.n	8002656 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002654:	2302      	movs	r3, #2
  }
}
 8002656:	4618      	mov	r0, r3
 8002658:	3718      	adds	r7, #24
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	80002000 	.word	0x80002000
 8002664:	fe00e800 	.word	0xfe00e800

08002668 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b088      	sub	sp, #32
 800266c:	af02      	add	r7, sp, #8
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	607a      	str	r2, [r7, #4]
 8002672:	461a      	mov	r2, r3
 8002674:	460b      	mov	r3, r1
 8002676:	817b      	strh	r3, [r7, #10]
 8002678:	4613      	mov	r3, r2
 800267a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002682:	b2db      	uxtb	r3, r3
 8002684:	2b20      	cmp	r3, #32
 8002686:	f040 80db 	bne.w	8002840 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002690:	2b01      	cmp	r3, #1
 8002692:	d101      	bne.n	8002698 <HAL_I2C_Master_Receive+0x30>
 8002694:	2302      	movs	r3, #2
 8002696:	e0d4      	b.n	8002842 <HAL_I2C_Master_Receive+0x1da>
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80026a0:	f7ff f8e4 	bl	800186c <HAL_GetTick>
 80026a4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	9300      	str	r3, [sp, #0]
 80026aa:	2319      	movs	r3, #25
 80026ac:	2201      	movs	r2, #1
 80026ae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80026b2:	68f8      	ldr	r0, [r7, #12]
 80026b4:	f000 f8f2 	bl	800289c <I2C_WaitOnFlagUntilTimeout>
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d001      	beq.n	80026c2 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e0bf      	b.n	8002842 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2222      	movs	r2, #34	@ 0x22
 80026c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2210      	movs	r2, #16
 80026ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	2200      	movs	r2, #0
 80026d6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	687a      	ldr	r2, [r7, #4]
 80026dc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	893a      	ldrh	r2, [r7, #8]
 80026e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	2200      	movs	r2, #0
 80026e8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026ee:	b29b      	uxth	r3, r3
 80026f0:	2bff      	cmp	r3, #255	@ 0xff
 80026f2:	d90e      	bls.n	8002712 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2201      	movs	r2, #1
 80026f8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026fe:	b2da      	uxtb	r2, r3
 8002700:	8979      	ldrh	r1, [r7, #10]
 8002702:	4b52      	ldr	r3, [pc, #328]	@ (800284c <HAL_I2C_Master_Receive+0x1e4>)
 8002704:	9300      	str	r3, [sp, #0]
 8002706:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800270a:	68f8      	ldr	r0, [r7, #12]
 800270c:	f000 fb16 	bl	8002d3c <I2C_TransferConfig>
 8002710:	e06d      	b.n	80027ee <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002716:	b29a      	uxth	r2, r3
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002720:	b2da      	uxtb	r2, r3
 8002722:	8979      	ldrh	r1, [r7, #10]
 8002724:	4b49      	ldr	r3, [pc, #292]	@ (800284c <HAL_I2C_Master_Receive+0x1e4>)
 8002726:	9300      	str	r3, [sp, #0]
 8002728:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800272c:	68f8      	ldr	r0, [r7, #12]
 800272e:	f000 fb05 	bl	8002d3c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002732:	e05c      	b.n	80027ee <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002734:	697a      	ldr	r2, [r7, #20]
 8002736:	6a39      	ldr	r1, [r7, #32]
 8002738:	68f8      	ldr	r0, [r7, #12]
 800273a:	f000 f993 	bl	8002a64 <I2C_WaitOnRXNEFlagUntilTimeout>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d001      	beq.n	8002748 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	e07c      	b.n	8002842 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002752:	b2d2      	uxtb	r2, r2
 8002754:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800275a:	1c5a      	adds	r2, r3, #1
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002764:	3b01      	subs	r3, #1
 8002766:	b29a      	uxth	r2, r3
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002770:	b29b      	uxth	r3, r3
 8002772:	3b01      	subs	r3, #1
 8002774:	b29a      	uxth	r2, r3
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800277e:	b29b      	uxth	r3, r3
 8002780:	2b00      	cmp	r3, #0
 8002782:	d034      	beq.n	80027ee <HAL_I2C_Master_Receive+0x186>
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002788:	2b00      	cmp	r3, #0
 800278a:	d130      	bne.n	80027ee <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	9300      	str	r3, [sp, #0]
 8002790:	6a3b      	ldr	r3, [r7, #32]
 8002792:	2200      	movs	r2, #0
 8002794:	2180      	movs	r1, #128	@ 0x80
 8002796:	68f8      	ldr	r0, [r7, #12]
 8002798:	f000 f880 	bl	800289c <I2C_WaitOnFlagUntilTimeout>
 800279c:	4603      	mov	r3, r0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d001      	beq.n	80027a6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e04d      	b.n	8002842 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	2bff      	cmp	r3, #255	@ 0xff
 80027ae:	d90e      	bls.n	80027ce <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	22ff      	movs	r2, #255	@ 0xff
 80027b4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027ba:	b2da      	uxtb	r2, r3
 80027bc:	8979      	ldrh	r1, [r7, #10]
 80027be:	2300      	movs	r3, #0
 80027c0:	9300      	str	r3, [sp, #0]
 80027c2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80027c6:	68f8      	ldr	r0, [r7, #12]
 80027c8:	f000 fab8 	bl	8002d3c <I2C_TransferConfig>
 80027cc:	e00f      	b.n	80027ee <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027d2:	b29a      	uxth	r2, r3
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027dc:	b2da      	uxtb	r2, r3
 80027de:	8979      	ldrh	r1, [r7, #10]
 80027e0:	2300      	movs	r3, #0
 80027e2:	9300      	str	r3, [sp, #0]
 80027e4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80027e8:	68f8      	ldr	r0, [r7, #12]
 80027ea:	f000 faa7 	bl	8002d3c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027f2:	b29b      	uxth	r3, r3
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d19d      	bne.n	8002734 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027f8:	697a      	ldr	r2, [r7, #20]
 80027fa:	6a39      	ldr	r1, [r7, #32]
 80027fc:	68f8      	ldr	r0, [r7, #12]
 80027fe:	f000 f8ed 	bl	80029dc <I2C_WaitOnSTOPFlagUntilTimeout>
 8002802:	4603      	mov	r3, r0
 8002804:	2b00      	cmp	r3, #0
 8002806:	d001      	beq.n	800280c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e01a      	b.n	8002842 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	2220      	movs	r2, #32
 8002812:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	6859      	ldr	r1, [r3, #4]
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	4b0c      	ldr	r3, [pc, #48]	@ (8002850 <HAL_I2C_Master_Receive+0x1e8>)
 8002820:	400b      	ands	r3, r1
 8002822:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	2220      	movs	r2, #32
 8002828:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2200      	movs	r2, #0
 8002830:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	2200      	movs	r2, #0
 8002838:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800283c:	2300      	movs	r3, #0
 800283e:	e000      	b.n	8002842 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002840:	2302      	movs	r3, #2
  }
}
 8002842:	4618      	mov	r0, r3
 8002844:	3718      	adds	r7, #24
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}
 800284a:	bf00      	nop
 800284c:	80002400 	.word	0x80002400
 8002850:	fe00e800 	.word	0xfe00e800

08002854 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	699b      	ldr	r3, [r3, #24]
 8002862:	f003 0302 	and.w	r3, r3, #2
 8002866:	2b02      	cmp	r3, #2
 8002868:	d103      	bne.n	8002872 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	2200      	movs	r2, #0
 8002870:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	699b      	ldr	r3, [r3, #24]
 8002878:	f003 0301 	and.w	r3, r3, #1
 800287c:	2b01      	cmp	r3, #1
 800287e:	d007      	beq.n	8002890 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	699a      	ldr	r2, [r3, #24]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f042 0201 	orr.w	r2, r2, #1
 800288e:	619a      	str	r2, [r3, #24]
  }
}
 8002890:	bf00      	nop
 8002892:	370c      	adds	r7, #12
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr

0800289c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b084      	sub	sp, #16
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	60f8      	str	r0, [r7, #12]
 80028a4:	60b9      	str	r1, [r7, #8]
 80028a6:	603b      	str	r3, [r7, #0]
 80028a8:	4613      	mov	r3, r2
 80028aa:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80028ac:	e03b      	b.n	8002926 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80028ae:	69ba      	ldr	r2, [r7, #24]
 80028b0:	6839      	ldr	r1, [r7, #0]
 80028b2:	68f8      	ldr	r0, [r7, #12]
 80028b4:	f000 f962 	bl	8002b7c <I2C_IsErrorOccurred>
 80028b8:	4603      	mov	r3, r0
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d001      	beq.n	80028c2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80028be:	2301      	movs	r3, #1
 80028c0:	e041      	b.n	8002946 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028c8:	d02d      	beq.n	8002926 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028ca:	f7fe ffcf 	bl	800186c <HAL_GetTick>
 80028ce:	4602      	mov	r2, r0
 80028d0:	69bb      	ldr	r3, [r7, #24]
 80028d2:	1ad3      	subs	r3, r2, r3
 80028d4:	683a      	ldr	r2, [r7, #0]
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d302      	bcc.n	80028e0 <I2C_WaitOnFlagUntilTimeout+0x44>
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d122      	bne.n	8002926 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	699a      	ldr	r2, [r3, #24]
 80028e6:	68bb      	ldr	r3, [r7, #8]
 80028e8:	4013      	ands	r3, r2
 80028ea:	68ba      	ldr	r2, [r7, #8]
 80028ec:	429a      	cmp	r2, r3
 80028ee:	bf0c      	ite	eq
 80028f0:	2301      	moveq	r3, #1
 80028f2:	2300      	movne	r3, #0
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	461a      	mov	r2, r3
 80028f8:	79fb      	ldrb	r3, [r7, #7]
 80028fa:	429a      	cmp	r2, r3
 80028fc:	d113      	bne.n	8002926 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002902:	f043 0220 	orr.w	r2, r3, #32
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	2220      	movs	r2, #32
 800290e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	2200      	movs	r2, #0
 8002916:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2200      	movs	r2, #0
 800291e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e00f      	b.n	8002946 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	699a      	ldr	r2, [r3, #24]
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	4013      	ands	r3, r2
 8002930:	68ba      	ldr	r2, [r7, #8]
 8002932:	429a      	cmp	r2, r3
 8002934:	bf0c      	ite	eq
 8002936:	2301      	moveq	r3, #1
 8002938:	2300      	movne	r3, #0
 800293a:	b2db      	uxtb	r3, r3
 800293c:	461a      	mov	r2, r3
 800293e:	79fb      	ldrb	r3, [r7, #7]
 8002940:	429a      	cmp	r2, r3
 8002942:	d0b4      	beq.n	80028ae <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002944:	2300      	movs	r3, #0
}
 8002946:	4618      	mov	r0, r3
 8002948:	3710      	adds	r7, #16
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}

0800294e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800294e:	b580      	push	{r7, lr}
 8002950:	b084      	sub	sp, #16
 8002952:	af00      	add	r7, sp, #0
 8002954:	60f8      	str	r0, [r7, #12]
 8002956:	60b9      	str	r1, [r7, #8]
 8002958:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800295a:	e033      	b.n	80029c4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800295c:	687a      	ldr	r2, [r7, #4]
 800295e:	68b9      	ldr	r1, [r7, #8]
 8002960:	68f8      	ldr	r0, [r7, #12]
 8002962:	f000 f90b 	bl	8002b7c <I2C_IsErrorOccurred>
 8002966:	4603      	mov	r3, r0
 8002968:	2b00      	cmp	r3, #0
 800296a:	d001      	beq.n	8002970 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	e031      	b.n	80029d4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002976:	d025      	beq.n	80029c4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002978:	f7fe ff78 	bl	800186c <HAL_GetTick>
 800297c:	4602      	mov	r2, r0
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	1ad3      	subs	r3, r2, r3
 8002982:	68ba      	ldr	r2, [r7, #8]
 8002984:	429a      	cmp	r2, r3
 8002986:	d302      	bcc.n	800298e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d11a      	bne.n	80029c4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	699b      	ldr	r3, [r3, #24]
 8002994:	f003 0302 	and.w	r3, r3, #2
 8002998:	2b02      	cmp	r3, #2
 800299a:	d013      	beq.n	80029c4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029a0:	f043 0220 	orr.w	r2, r3, #32
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2220      	movs	r2, #32
 80029ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2200      	movs	r2, #0
 80029b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2200      	movs	r2, #0
 80029bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e007      	b.n	80029d4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	699b      	ldr	r3, [r3, #24]
 80029ca:	f003 0302 	and.w	r3, r3, #2
 80029ce:	2b02      	cmp	r3, #2
 80029d0:	d1c4      	bne.n	800295c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80029d2:	2300      	movs	r3, #0
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	3710      	adds	r7, #16
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}

080029dc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b084      	sub	sp, #16
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	60f8      	str	r0, [r7, #12]
 80029e4:	60b9      	str	r1, [r7, #8]
 80029e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80029e8:	e02f      	b.n	8002a4a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80029ea:	687a      	ldr	r2, [r7, #4]
 80029ec:	68b9      	ldr	r1, [r7, #8]
 80029ee:	68f8      	ldr	r0, [r7, #12]
 80029f0:	f000 f8c4 	bl	8002b7c <I2C_IsErrorOccurred>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d001      	beq.n	80029fe <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e02d      	b.n	8002a5a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029fe:	f7fe ff35 	bl	800186c <HAL_GetTick>
 8002a02:	4602      	mov	r2, r0
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	68ba      	ldr	r2, [r7, #8]
 8002a0a:	429a      	cmp	r2, r3
 8002a0c:	d302      	bcc.n	8002a14 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d11a      	bne.n	8002a4a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	699b      	ldr	r3, [r3, #24]
 8002a1a:	f003 0320 	and.w	r3, r3, #32
 8002a1e:	2b20      	cmp	r3, #32
 8002a20:	d013      	beq.n	8002a4a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a26:	f043 0220 	orr.w	r2, r3, #32
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	2220      	movs	r2, #32
 8002a32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	2200      	movs	r2, #0
 8002a42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	e007      	b.n	8002a5a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	699b      	ldr	r3, [r3, #24]
 8002a50:	f003 0320 	and.w	r3, r3, #32
 8002a54:	2b20      	cmp	r3, #32
 8002a56:	d1c8      	bne.n	80029ea <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002a58:	2300      	movs	r3, #0
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	3710      	adds	r7, #16
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}
	...

08002a64 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b086      	sub	sp, #24
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	60f8      	str	r0, [r7, #12]
 8002a6c:	60b9      	str	r1, [r7, #8]
 8002a6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a70:	2300      	movs	r3, #0
 8002a72:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002a74:	e071      	b.n	8002b5a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a76:	687a      	ldr	r2, [r7, #4]
 8002a78:	68b9      	ldr	r1, [r7, #8]
 8002a7a:	68f8      	ldr	r0, [r7, #12]
 8002a7c:	f000 f87e 	bl	8002b7c <I2C_IsErrorOccurred>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d001      	beq.n	8002a8a <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	699b      	ldr	r3, [r3, #24]
 8002a90:	f003 0320 	and.w	r3, r3, #32
 8002a94:	2b20      	cmp	r3, #32
 8002a96:	d13b      	bne.n	8002b10 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8002a98:	7dfb      	ldrb	r3, [r7, #23]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d138      	bne.n	8002b10 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	699b      	ldr	r3, [r3, #24]
 8002aa4:	f003 0304 	and.w	r3, r3, #4
 8002aa8:	2b04      	cmp	r3, #4
 8002aaa:	d105      	bne.n	8002ab8 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d001      	beq.n	8002ab8 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	699b      	ldr	r3, [r3, #24]
 8002abe:	f003 0310 	and.w	r3, r3, #16
 8002ac2:	2b10      	cmp	r3, #16
 8002ac4:	d121      	bne.n	8002b0a <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	2210      	movs	r2, #16
 8002acc:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	2204      	movs	r2, #4
 8002ad2:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	2220      	movs	r2, #32
 8002ada:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	6859      	ldr	r1, [r3, #4]
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	4b24      	ldr	r3, [pc, #144]	@ (8002b78 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8002ae8:	400b      	ands	r3, r1
 8002aea:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	2220      	movs	r2, #32
 8002af0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	2200      	movs	r2, #0
 8002af8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	2200      	movs	r2, #0
 8002b00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	75fb      	strb	r3, [r7, #23]
 8002b08:	e002      	b.n	8002b10 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8002b10:	f7fe feac 	bl	800186c <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	68ba      	ldr	r2, [r7, #8]
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d302      	bcc.n	8002b26 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d119      	bne.n	8002b5a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8002b26:	7dfb      	ldrb	r3, [r7, #23]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d116      	bne.n	8002b5a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	699b      	ldr	r3, [r3, #24]
 8002b32:	f003 0304 	and.w	r3, r3, #4
 8002b36:	2b04      	cmp	r3, #4
 8002b38:	d00f      	beq.n	8002b5a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b3e:	f043 0220 	orr.w	r2, r3, #32
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2220      	movs	r2, #32
 8002b4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	2200      	movs	r2, #0
 8002b52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	699b      	ldr	r3, [r3, #24]
 8002b60:	f003 0304 	and.w	r3, r3, #4
 8002b64:	2b04      	cmp	r3, #4
 8002b66:	d002      	beq.n	8002b6e <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8002b68:	7dfb      	ldrb	r3, [r7, #23]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d083      	beq.n	8002a76 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8002b6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	3718      	adds	r7, #24
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	fe00e800 	.word	0xfe00e800

08002b7c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b08a      	sub	sp, #40	@ 0x28
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	60f8      	str	r0, [r7, #12]
 8002b84:	60b9      	str	r1, [r7, #8]
 8002b86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	699b      	ldr	r3, [r3, #24]
 8002b94:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002b96:	2300      	movs	r3, #0
 8002b98:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	f003 0310 	and.w	r3, r3, #16
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d068      	beq.n	8002c7a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	2210      	movs	r2, #16
 8002bae:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002bb0:	e049      	b.n	8002c46 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bb8:	d045      	beq.n	8002c46 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002bba:	f7fe fe57 	bl	800186c <HAL_GetTick>
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	69fb      	ldr	r3, [r7, #28]
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	68ba      	ldr	r2, [r7, #8]
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d302      	bcc.n	8002bd0 <I2C_IsErrorOccurred+0x54>
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d13a      	bne.n	8002c46 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bda:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002be2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	699b      	ldr	r3, [r3, #24]
 8002bea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002bee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002bf2:	d121      	bne.n	8002c38 <I2C_IsErrorOccurred+0xbc>
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002bfa:	d01d      	beq.n	8002c38 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002bfc:	7cfb      	ldrb	r3, [r7, #19]
 8002bfe:	2b20      	cmp	r3, #32
 8002c00:	d01a      	beq.n	8002c38 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	685a      	ldr	r2, [r3, #4]
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002c10:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002c12:	f7fe fe2b 	bl	800186c <HAL_GetTick>
 8002c16:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c18:	e00e      	b.n	8002c38 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002c1a:	f7fe fe27 	bl	800186c <HAL_GetTick>
 8002c1e:	4602      	mov	r2, r0
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	1ad3      	subs	r3, r2, r3
 8002c24:	2b19      	cmp	r3, #25
 8002c26:	d907      	bls.n	8002c38 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002c28:	6a3b      	ldr	r3, [r7, #32]
 8002c2a:	f043 0320 	orr.w	r3, r3, #32
 8002c2e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002c36:	e006      	b.n	8002c46 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	699b      	ldr	r3, [r3, #24]
 8002c3e:	f003 0320 	and.w	r3, r3, #32
 8002c42:	2b20      	cmp	r3, #32
 8002c44:	d1e9      	bne.n	8002c1a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	699b      	ldr	r3, [r3, #24]
 8002c4c:	f003 0320 	and.w	r3, r3, #32
 8002c50:	2b20      	cmp	r3, #32
 8002c52:	d003      	beq.n	8002c5c <I2C_IsErrorOccurred+0xe0>
 8002c54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d0aa      	beq.n	8002bb2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002c5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d103      	bne.n	8002c6c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	2220      	movs	r2, #32
 8002c6a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002c6c:	6a3b      	ldr	r3, [r7, #32]
 8002c6e:	f043 0304 	orr.w	r3, r3, #4
 8002c72:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	699b      	ldr	r3, [r3, #24]
 8002c80:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002c82:	69bb      	ldr	r3, [r7, #24]
 8002c84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d00b      	beq.n	8002ca4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002c8c:	6a3b      	ldr	r3, [r7, #32]
 8002c8e:	f043 0301 	orr.w	r3, r3, #1
 8002c92:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002c9c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002ca4:	69bb      	ldr	r3, [r7, #24]
 8002ca6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d00b      	beq.n	8002cc6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002cae:	6a3b      	ldr	r3, [r7, #32]
 8002cb0:	f043 0308 	orr.w	r3, r3, #8
 8002cb4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002cbe:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002cc6:	69bb      	ldr	r3, [r7, #24]
 8002cc8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d00b      	beq.n	8002ce8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002cd0:	6a3b      	ldr	r3, [r7, #32]
 8002cd2:	f043 0302 	orr.w	r3, r3, #2
 8002cd6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ce0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002ce8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d01c      	beq.n	8002d2a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002cf0:	68f8      	ldr	r0, [r7, #12]
 8002cf2:	f7ff fdaf 	bl	8002854 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	6859      	ldr	r1, [r3, #4]
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	4b0d      	ldr	r3, [pc, #52]	@ (8002d38 <I2C_IsErrorOccurred+0x1bc>)
 8002d02:	400b      	ands	r3, r1
 8002d04:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002d0a:	6a3b      	ldr	r3, [r7, #32]
 8002d0c:	431a      	orrs	r2, r3
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	2220      	movs	r2, #32
 8002d16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	2200      	movs	r2, #0
 8002d26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002d2a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3728      	adds	r7, #40	@ 0x28
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	fe00e800 	.word	0xfe00e800

08002d3c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b087      	sub	sp, #28
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	60f8      	str	r0, [r7, #12]
 8002d44:	607b      	str	r3, [r7, #4]
 8002d46:	460b      	mov	r3, r1
 8002d48:	817b      	strh	r3, [r7, #10]
 8002d4a:	4613      	mov	r3, r2
 8002d4c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002d4e:	897b      	ldrh	r3, [r7, #10]
 8002d50:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002d54:	7a7b      	ldrb	r3, [r7, #9]
 8002d56:	041b      	lsls	r3, r3, #16
 8002d58:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002d5c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002d62:	6a3b      	ldr	r3, [r7, #32]
 8002d64:	4313      	orrs	r3, r2
 8002d66:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002d6a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	685a      	ldr	r2, [r3, #4]
 8002d72:	6a3b      	ldr	r3, [r7, #32]
 8002d74:	0d5b      	lsrs	r3, r3, #21
 8002d76:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002d7a:	4b08      	ldr	r3, [pc, #32]	@ (8002d9c <I2C_TransferConfig+0x60>)
 8002d7c:	430b      	orrs	r3, r1
 8002d7e:	43db      	mvns	r3, r3
 8002d80:	ea02 0103 	and.w	r1, r2, r3
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	697a      	ldr	r2, [r7, #20]
 8002d8a:	430a      	orrs	r2, r1
 8002d8c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002d8e:	bf00      	nop
 8002d90:	371c      	adds	r7, #28
 8002d92:	46bd      	mov	sp, r7
 8002d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d98:	4770      	bx	lr
 8002d9a:	bf00      	nop
 8002d9c:	03ff63ff 	.word	0x03ff63ff

08002da0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b083      	sub	sp, #12
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
 8002da8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	2b20      	cmp	r3, #32
 8002db4:	d138      	bne.n	8002e28 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d101      	bne.n	8002dc4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002dc0:	2302      	movs	r3, #2
 8002dc2:	e032      	b.n	8002e2a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2224      	movs	r2, #36	@ 0x24
 8002dd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f022 0201 	bic.w	r2, r2, #1
 8002de2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002df2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	6819      	ldr	r1, [r3, #0]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	683a      	ldr	r2, [r7, #0]
 8002e00:	430a      	orrs	r2, r1
 8002e02:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f042 0201 	orr.w	r2, r2, #1
 8002e12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2220      	movs	r2, #32
 8002e18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002e24:	2300      	movs	r3, #0
 8002e26:	e000      	b.n	8002e2a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002e28:	2302      	movs	r3, #2
  }
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	370c      	adds	r7, #12
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e34:	4770      	bx	lr

08002e36 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002e36:	b480      	push	{r7}
 8002e38:	b085      	sub	sp, #20
 8002e3a:	af00      	add	r7, sp, #0
 8002e3c:	6078      	str	r0, [r7, #4]
 8002e3e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	2b20      	cmp	r3, #32
 8002e4a:	d139      	bne.n	8002ec0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	d101      	bne.n	8002e5a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002e56:	2302      	movs	r3, #2
 8002e58:	e033      	b.n	8002ec2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2224      	movs	r2, #36	@ 0x24
 8002e66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f022 0201 	bic.w	r2, r2, #1
 8002e78:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002e88:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	021b      	lsls	r3, r3, #8
 8002e8e:	68fa      	ldr	r2, [r7, #12]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	68fa      	ldr	r2, [r7, #12]
 8002e9a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f042 0201 	orr.w	r2, r2, #1
 8002eaa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2220      	movs	r2, #32
 8002eb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	e000      	b.n	8002ec2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002ec0:	2302      	movs	r3, #2
  }
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3714      	adds	r7, #20
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
	...

08002ed0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002ed4:	4b04      	ldr	r3, [pc, #16]	@ (8002ee8 <HAL_PWREx_GetVoltageRange+0x18>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee4:	4770      	bx	lr
 8002ee6:	bf00      	nop
 8002ee8:	40007000 	.word	0x40007000

08002eec <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b085      	sub	sp, #20
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002efa:	d130      	bne.n	8002f5e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002efc:	4b23      	ldr	r3, [pc, #140]	@ (8002f8c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002f04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f08:	d038      	beq.n	8002f7c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f0a:	4b20      	ldr	r3, [pc, #128]	@ (8002f8c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002f12:	4a1e      	ldr	r2, [pc, #120]	@ (8002f8c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f14:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f18:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002f1a:	4b1d      	ldr	r3, [pc, #116]	@ (8002f90 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	2232      	movs	r2, #50	@ 0x32
 8002f20:	fb02 f303 	mul.w	r3, r2, r3
 8002f24:	4a1b      	ldr	r2, [pc, #108]	@ (8002f94 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002f26:	fba2 2303 	umull	r2, r3, r2, r3
 8002f2a:	0c9b      	lsrs	r3, r3, #18
 8002f2c:	3301      	adds	r3, #1
 8002f2e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f30:	e002      	b.n	8002f38 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	3b01      	subs	r3, #1
 8002f36:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f38:	4b14      	ldr	r3, [pc, #80]	@ (8002f8c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f3a:	695b      	ldr	r3, [r3, #20]
 8002f3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f44:	d102      	bne.n	8002f4c <HAL_PWREx_ControlVoltageScaling+0x60>
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d1f2      	bne.n	8002f32 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002f4c:	4b0f      	ldr	r3, [pc, #60]	@ (8002f8c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f4e:	695b      	ldr	r3, [r3, #20]
 8002f50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f58:	d110      	bne.n	8002f7c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	e00f      	b.n	8002f7e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002f5e:	4b0b      	ldr	r3, [pc, #44]	@ (8002f8c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002f66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f6a:	d007      	beq.n	8002f7c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002f6c:	4b07      	ldr	r3, [pc, #28]	@ (8002f8c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002f74:	4a05      	ldr	r2, [pc, #20]	@ (8002f8c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f76:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002f7a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002f7c:	2300      	movs	r3, #0
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	3714      	adds	r7, #20
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr
 8002f8a:	bf00      	nop
 8002f8c:	40007000 	.word	0x40007000
 8002f90:	20000004 	.word	0x20000004
 8002f94:	431bde83 	.word	0x431bde83

08002f98 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b088      	sub	sp, #32
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d101      	bne.n	8002faa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e3ca      	b.n	8003740 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002faa:	4b97      	ldr	r3, [pc, #604]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	f003 030c 	and.w	r3, r3, #12
 8002fb2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002fb4:	4b94      	ldr	r3, [pc, #592]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 8002fb6:	68db      	ldr	r3, [r3, #12]
 8002fb8:	f003 0303 	and.w	r3, r3, #3
 8002fbc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f003 0310 	and.w	r3, r3, #16
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	f000 80e4 	beq.w	8003194 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002fcc:	69bb      	ldr	r3, [r7, #24]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d007      	beq.n	8002fe2 <HAL_RCC_OscConfig+0x4a>
 8002fd2:	69bb      	ldr	r3, [r7, #24]
 8002fd4:	2b0c      	cmp	r3, #12
 8002fd6:	f040 808b 	bne.w	80030f0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	2b01      	cmp	r3, #1
 8002fde:	f040 8087 	bne.w	80030f0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002fe2:	4b89      	ldr	r3, [pc, #548]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 0302 	and.w	r3, r3, #2
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d005      	beq.n	8002ffa <HAL_RCC_OscConfig+0x62>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	699b      	ldr	r3, [r3, #24]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d101      	bne.n	8002ffa <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e3a2      	b.n	8003740 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6a1a      	ldr	r2, [r3, #32]
 8002ffe:	4b82      	ldr	r3, [pc, #520]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0308 	and.w	r3, r3, #8
 8003006:	2b00      	cmp	r3, #0
 8003008:	d004      	beq.n	8003014 <HAL_RCC_OscConfig+0x7c>
 800300a:	4b7f      	ldr	r3, [pc, #508]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003012:	e005      	b.n	8003020 <HAL_RCC_OscConfig+0x88>
 8003014:	4b7c      	ldr	r3, [pc, #496]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 8003016:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800301a:	091b      	lsrs	r3, r3, #4
 800301c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003020:	4293      	cmp	r3, r2
 8003022:	d223      	bcs.n	800306c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6a1b      	ldr	r3, [r3, #32]
 8003028:	4618      	mov	r0, r3
 800302a:	f000 fd87 	bl	8003b3c <RCC_SetFlashLatencyFromMSIRange>
 800302e:	4603      	mov	r3, r0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d001      	beq.n	8003038 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e383      	b.n	8003740 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003038:	4b73      	ldr	r3, [pc, #460]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a72      	ldr	r2, [pc, #456]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 800303e:	f043 0308 	orr.w	r3, r3, #8
 8003042:	6013      	str	r3, [r2, #0]
 8003044:	4b70      	ldr	r3, [pc, #448]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6a1b      	ldr	r3, [r3, #32]
 8003050:	496d      	ldr	r1, [pc, #436]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 8003052:	4313      	orrs	r3, r2
 8003054:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003056:	4b6c      	ldr	r3, [pc, #432]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	69db      	ldr	r3, [r3, #28]
 8003062:	021b      	lsls	r3, r3, #8
 8003064:	4968      	ldr	r1, [pc, #416]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 8003066:	4313      	orrs	r3, r2
 8003068:	604b      	str	r3, [r1, #4]
 800306a:	e025      	b.n	80030b8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800306c:	4b66      	ldr	r3, [pc, #408]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a65      	ldr	r2, [pc, #404]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 8003072:	f043 0308 	orr.w	r3, r3, #8
 8003076:	6013      	str	r3, [r2, #0]
 8003078:	4b63      	ldr	r3, [pc, #396]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6a1b      	ldr	r3, [r3, #32]
 8003084:	4960      	ldr	r1, [pc, #384]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 8003086:	4313      	orrs	r3, r2
 8003088:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800308a:	4b5f      	ldr	r3, [pc, #380]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	69db      	ldr	r3, [r3, #28]
 8003096:	021b      	lsls	r3, r3, #8
 8003098:	495b      	ldr	r1, [pc, #364]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 800309a:	4313      	orrs	r3, r2
 800309c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800309e:	69bb      	ldr	r3, [r7, #24]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d109      	bne.n	80030b8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6a1b      	ldr	r3, [r3, #32]
 80030a8:	4618      	mov	r0, r3
 80030aa:	f000 fd47 	bl	8003b3c <RCC_SetFlashLatencyFromMSIRange>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d001      	beq.n	80030b8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	e343      	b.n	8003740 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80030b8:	f000 fc4a 	bl	8003950 <HAL_RCC_GetSysClockFreq>
 80030bc:	4602      	mov	r2, r0
 80030be:	4b52      	ldr	r3, [pc, #328]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	091b      	lsrs	r3, r3, #4
 80030c4:	f003 030f 	and.w	r3, r3, #15
 80030c8:	4950      	ldr	r1, [pc, #320]	@ (800320c <HAL_RCC_OscConfig+0x274>)
 80030ca:	5ccb      	ldrb	r3, [r1, r3]
 80030cc:	f003 031f 	and.w	r3, r3, #31
 80030d0:	fa22 f303 	lsr.w	r3, r2, r3
 80030d4:	4a4e      	ldr	r2, [pc, #312]	@ (8003210 <HAL_RCC_OscConfig+0x278>)
 80030d6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80030d8:	4b4e      	ldr	r3, [pc, #312]	@ (8003214 <HAL_RCC_OscConfig+0x27c>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4618      	mov	r0, r3
 80030de:	f7fe f95b 	bl	8001398 <HAL_InitTick>
 80030e2:	4603      	mov	r3, r0
 80030e4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80030e6:	7bfb      	ldrb	r3, [r7, #15]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d052      	beq.n	8003192 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80030ec:	7bfb      	ldrb	r3, [r7, #15]
 80030ee:	e327      	b.n	8003740 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	699b      	ldr	r3, [r3, #24]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d032      	beq.n	800315e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80030f8:	4b43      	ldr	r3, [pc, #268]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a42      	ldr	r2, [pc, #264]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 80030fe:	f043 0301 	orr.w	r3, r3, #1
 8003102:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003104:	f7fe fbb2 	bl	800186c <HAL_GetTick>
 8003108:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800310a:	e008      	b.n	800311e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800310c:	f7fe fbae 	bl	800186c <HAL_GetTick>
 8003110:	4602      	mov	r2, r0
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	2b02      	cmp	r3, #2
 8003118:	d901      	bls.n	800311e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800311a:	2303      	movs	r3, #3
 800311c:	e310      	b.n	8003740 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800311e:	4b3a      	ldr	r3, [pc, #232]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 0302 	and.w	r3, r3, #2
 8003126:	2b00      	cmp	r3, #0
 8003128:	d0f0      	beq.n	800310c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800312a:	4b37      	ldr	r3, [pc, #220]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a36      	ldr	r2, [pc, #216]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 8003130:	f043 0308 	orr.w	r3, r3, #8
 8003134:	6013      	str	r3, [r2, #0]
 8003136:	4b34      	ldr	r3, [pc, #208]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6a1b      	ldr	r3, [r3, #32]
 8003142:	4931      	ldr	r1, [pc, #196]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 8003144:	4313      	orrs	r3, r2
 8003146:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003148:	4b2f      	ldr	r3, [pc, #188]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	69db      	ldr	r3, [r3, #28]
 8003154:	021b      	lsls	r3, r3, #8
 8003156:	492c      	ldr	r1, [pc, #176]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 8003158:	4313      	orrs	r3, r2
 800315a:	604b      	str	r3, [r1, #4]
 800315c:	e01a      	b.n	8003194 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800315e:	4b2a      	ldr	r3, [pc, #168]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a29      	ldr	r2, [pc, #164]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 8003164:	f023 0301 	bic.w	r3, r3, #1
 8003168:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800316a:	f7fe fb7f 	bl	800186c <HAL_GetTick>
 800316e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003170:	e008      	b.n	8003184 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003172:	f7fe fb7b 	bl	800186c <HAL_GetTick>
 8003176:	4602      	mov	r2, r0
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	1ad3      	subs	r3, r2, r3
 800317c:	2b02      	cmp	r3, #2
 800317e:	d901      	bls.n	8003184 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003180:	2303      	movs	r3, #3
 8003182:	e2dd      	b.n	8003740 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003184:	4b20      	ldr	r3, [pc, #128]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f003 0302 	and.w	r3, r3, #2
 800318c:	2b00      	cmp	r3, #0
 800318e:	d1f0      	bne.n	8003172 <HAL_RCC_OscConfig+0x1da>
 8003190:	e000      	b.n	8003194 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003192:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 0301 	and.w	r3, r3, #1
 800319c:	2b00      	cmp	r3, #0
 800319e:	d074      	beq.n	800328a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80031a0:	69bb      	ldr	r3, [r7, #24]
 80031a2:	2b08      	cmp	r3, #8
 80031a4:	d005      	beq.n	80031b2 <HAL_RCC_OscConfig+0x21a>
 80031a6:	69bb      	ldr	r3, [r7, #24]
 80031a8:	2b0c      	cmp	r3, #12
 80031aa:	d10e      	bne.n	80031ca <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	2b03      	cmp	r3, #3
 80031b0:	d10b      	bne.n	80031ca <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031b2:	4b15      	ldr	r3, [pc, #84]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d064      	beq.n	8003288 <HAL_RCC_OscConfig+0x2f0>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d160      	bne.n	8003288 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e2ba      	b.n	8003740 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031d2:	d106      	bne.n	80031e2 <HAL_RCC_OscConfig+0x24a>
 80031d4:	4b0c      	ldr	r3, [pc, #48]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a0b      	ldr	r2, [pc, #44]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 80031da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031de:	6013      	str	r3, [r2, #0]
 80031e0:	e026      	b.n	8003230 <HAL_RCC_OscConfig+0x298>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80031ea:	d115      	bne.n	8003218 <HAL_RCC_OscConfig+0x280>
 80031ec:	4b06      	ldr	r3, [pc, #24]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a05      	ldr	r2, [pc, #20]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 80031f2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80031f6:	6013      	str	r3, [r2, #0]
 80031f8:	4b03      	ldr	r3, [pc, #12]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a02      	ldr	r2, [pc, #8]	@ (8003208 <HAL_RCC_OscConfig+0x270>)
 80031fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003202:	6013      	str	r3, [r2, #0]
 8003204:	e014      	b.n	8003230 <HAL_RCC_OscConfig+0x298>
 8003206:	bf00      	nop
 8003208:	40021000 	.word	0x40021000
 800320c:	0800a8dc 	.word	0x0800a8dc
 8003210:	20000004 	.word	0x20000004
 8003214:	20000008 	.word	0x20000008
 8003218:	4ba0      	ldr	r3, [pc, #640]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a9f      	ldr	r2, [pc, #636]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 800321e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003222:	6013      	str	r3, [r2, #0]
 8003224:	4b9d      	ldr	r3, [pc, #628]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a9c      	ldr	r2, [pc, #624]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 800322a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800322e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d013      	beq.n	8003260 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003238:	f7fe fb18 	bl	800186c <HAL_GetTick>
 800323c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800323e:	e008      	b.n	8003252 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003240:	f7fe fb14 	bl	800186c <HAL_GetTick>
 8003244:	4602      	mov	r2, r0
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	1ad3      	subs	r3, r2, r3
 800324a:	2b64      	cmp	r3, #100	@ 0x64
 800324c:	d901      	bls.n	8003252 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800324e:	2303      	movs	r3, #3
 8003250:	e276      	b.n	8003740 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003252:	4b92      	ldr	r3, [pc, #584]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800325a:	2b00      	cmp	r3, #0
 800325c:	d0f0      	beq.n	8003240 <HAL_RCC_OscConfig+0x2a8>
 800325e:	e014      	b.n	800328a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003260:	f7fe fb04 	bl	800186c <HAL_GetTick>
 8003264:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003266:	e008      	b.n	800327a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003268:	f7fe fb00 	bl	800186c <HAL_GetTick>
 800326c:	4602      	mov	r2, r0
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	2b64      	cmp	r3, #100	@ 0x64
 8003274:	d901      	bls.n	800327a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003276:	2303      	movs	r3, #3
 8003278:	e262      	b.n	8003740 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800327a:	4b88      	ldr	r3, [pc, #544]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003282:	2b00      	cmp	r3, #0
 8003284:	d1f0      	bne.n	8003268 <HAL_RCC_OscConfig+0x2d0>
 8003286:	e000      	b.n	800328a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003288:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f003 0302 	and.w	r3, r3, #2
 8003292:	2b00      	cmp	r3, #0
 8003294:	d060      	beq.n	8003358 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003296:	69bb      	ldr	r3, [r7, #24]
 8003298:	2b04      	cmp	r3, #4
 800329a:	d005      	beq.n	80032a8 <HAL_RCC_OscConfig+0x310>
 800329c:	69bb      	ldr	r3, [r7, #24]
 800329e:	2b0c      	cmp	r3, #12
 80032a0:	d119      	bne.n	80032d6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	2b02      	cmp	r3, #2
 80032a6:	d116      	bne.n	80032d6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032a8:	4b7c      	ldr	r3, [pc, #496]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d005      	beq.n	80032c0 <HAL_RCC_OscConfig+0x328>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d101      	bne.n	80032c0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	e23f      	b.n	8003740 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032c0:	4b76      	ldr	r3, [pc, #472]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	691b      	ldr	r3, [r3, #16]
 80032cc:	061b      	lsls	r3, r3, #24
 80032ce:	4973      	ldr	r1, [pc, #460]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 80032d0:	4313      	orrs	r3, r2
 80032d2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032d4:	e040      	b.n	8003358 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	68db      	ldr	r3, [r3, #12]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d023      	beq.n	8003326 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032de:	4b6f      	ldr	r3, [pc, #444]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a6e      	ldr	r2, [pc, #440]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 80032e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032ea:	f7fe fabf 	bl	800186c <HAL_GetTick>
 80032ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032f0:	e008      	b.n	8003304 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032f2:	f7fe fabb 	bl	800186c <HAL_GetTick>
 80032f6:	4602      	mov	r2, r0
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	1ad3      	subs	r3, r2, r3
 80032fc:	2b02      	cmp	r3, #2
 80032fe:	d901      	bls.n	8003304 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003300:	2303      	movs	r3, #3
 8003302:	e21d      	b.n	8003740 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003304:	4b65      	ldr	r3, [pc, #404]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800330c:	2b00      	cmp	r3, #0
 800330e:	d0f0      	beq.n	80032f2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003310:	4b62      	ldr	r3, [pc, #392]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	691b      	ldr	r3, [r3, #16]
 800331c:	061b      	lsls	r3, r3, #24
 800331e:	495f      	ldr	r1, [pc, #380]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 8003320:	4313      	orrs	r3, r2
 8003322:	604b      	str	r3, [r1, #4]
 8003324:	e018      	b.n	8003358 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003326:	4b5d      	ldr	r3, [pc, #372]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4a5c      	ldr	r2, [pc, #368]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 800332c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003330:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003332:	f7fe fa9b 	bl	800186c <HAL_GetTick>
 8003336:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003338:	e008      	b.n	800334c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800333a:	f7fe fa97 	bl	800186c <HAL_GetTick>
 800333e:	4602      	mov	r2, r0
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	1ad3      	subs	r3, r2, r3
 8003344:	2b02      	cmp	r3, #2
 8003346:	d901      	bls.n	800334c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003348:	2303      	movs	r3, #3
 800334a:	e1f9      	b.n	8003740 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800334c:	4b53      	ldr	r3, [pc, #332]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003354:	2b00      	cmp	r3, #0
 8003356:	d1f0      	bne.n	800333a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f003 0308 	and.w	r3, r3, #8
 8003360:	2b00      	cmp	r3, #0
 8003362:	d03c      	beq.n	80033de <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	695b      	ldr	r3, [r3, #20]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d01c      	beq.n	80033a6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800336c:	4b4b      	ldr	r3, [pc, #300]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 800336e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003372:	4a4a      	ldr	r2, [pc, #296]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 8003374:	f043 0301 	orr.w	r3, r3, #1
 8003378:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800337c:	f7fe fa76 	bl	800186c <HAL_GetTick>
 8003380:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003382:	e008      	b.n	8003396 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003384:	f7fe fa72 	bl	800186c <HAL_GetTick>
 8003388:	4602      	mov	r2, r0
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	1ad3      	subs	r3, r2, r3
 800338e:	2b02      	cmp	r3, #2
 8003390:	d901      	bls.n	8003396 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003392:	2303      	movs	r3, #3
 8003394:	e1d4      	b.n	8003740 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003396:	4b41      	ldr	r3, [pc, #260]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 8003398:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800339c:	f003 0302 	and.w	r3, r3, #2
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d0ef      	beq.n	8003384 <HAL_RCC_OscConfig+0x3ec>
 80033a4:	e01b      	b.n	80033de <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033a6:	4b3d      	ldr	r3, [pc, #244]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 80033a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033ac:	4a3b      	ldr	r2, [pc, #236]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 80033ae:	f023 0301 	bic.w	r3, r3, #1
 80033b2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033b6:	f7fe fa59 	bl	800186c <HAL_GetTick>
 80033ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80033bc:	e008      	b.n	80033d0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033be:	f7fe fa55 	bl	800186c <HAL_GetTick>
 80033c2:	4602      	mov	r2, r0
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	1ad3      	subs	r3, r2, r3
 80033c8:	2b02      	cmp	r3, #2
 80033ca:	d901      	bls.n	80033d0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80033cc:	2303      	movs	r3, #3
 80033ce:	e1b7      	b.n	8003740 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80033d0:	4b32      	ldr	r3, [pc, #200]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 80033d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033d6:	f003 0302 	and.w	r3, r3, #2
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d1ef      	bne.n	80033be <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 0304 	and.w	r3, r3, #4
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	f000 80a6 	beq.w	8003538 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033ec:	2300      	movs	r3, #0
 80033ee:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80033f0:	4b2a      	ldr	r3, [pc, #168]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 80033f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d10d      	bne.n	8003418 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033fc:	4b27      	ldr	r3, [pc, #156]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 80033fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003400:	4a26      	ldr	r2, [pc, #152]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 8003402:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003406:	6593      	str	r3, [r2, #88]	@ 0x58
 8003408:	4b24      	ldr	r3, [pc, #144]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 800340a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800340c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003410:	60bb      	str	r3, [r7, #8]
 8003412:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003414:	2301      	movs	r3, #1
 8003416:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003418:	4b21      	ldr	r3, [pc, #132]	@ (80034a0 <HAL_RCC_OscConfig+0x508>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003420:	2b00      	cmp	r3, #0
 8003422:	d118      	bne.n	8003456 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003424:	4b1e      	ldr	r3, [pc, #120]	@ (80034a0 <HAL_RCC_OscConfig+0x508>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a1d      	ldr	r2, [pc, #116]	@ (80034a0 <HAL_RCC_OscConfig+0x508>)
 800342a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800342e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003430:	f7fe fa1c 	bl	800186c <HAL_GetTick>
 8003434:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003436:	e008      	b.n	800344a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003438:	f7fe fa18 	bl	800186c <HAL_GetTick>
 800343c:	4602      	mov	r2, r0
 800343e:	693b      	ldr	r3, [r7, #16]
 8003440:	1ad3      	subs	r3, r2, r3
 8003442:	2b02      	cmp	r3, #2
 8003444:	d901      	bls.n	800344a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003446:	2303      	movs	r3, #3
 8003448:	e17a      	b.n	8003740 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800344a:	4b15      	ldr	r3, [pc, #84]	@ (80034a0 <HAL_RCC_OscConfig+0x508>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003452:	2b00      	cmp	r3, #0
 8003454:	d0f0      	beq.n	8003438 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	2b01      	cmp	r3, #1
 800345c:	d108      	bne.n	8003470 <HAL_RCC_OscConfig+0x4d8>
 800345e:	4b0f      	ldr	r3, [pc, #60]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 8003460:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003464:	4a0d      	ldr	r2, [pc, #52]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 8003466:	f043 0301 	orr.w	r3, r3, #1
 800346a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800346e:	e029      	b.n	80034c4 <HAL_RCC_OscConfig+0x52c>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	2b05      	cmp	r3, #5
 8003476:	d115      	bne.n	80034a4 <HAL_RCC_OscConfig+0x50c>
 8003478:	4b08      	ldr	r3, [pc, #32]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 800347a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800347e:	4a07      	ldr	r2, [pc, #28]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 8003480:	f043 0304 	orr.w	r3, r3, #4
 8003484:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003488:	4b04      	ldr	r3, [pc, #16]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 800348a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800348e:	4a03      	ldr	r2, [pc, #12]	@ (800349c <HAL_RCC_OscConfig+0x504>)
 8003490:	f043 0301 	orr.w	r3, r3, #1
 8003494:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003498:	e014      	b.n	80034c4 <HAL_RCC_OscConfig+0x52c>
 800349a:	bf00      	nop
 800349c:	40021000 	.word	0x40021000
 80034a0:	40007000 	.word	0x40007000
 80034a4:	4b9c      	ldr	r3, [pc, #624]	@ (8003718 <HAL_RCC_OscConfig+0x780>)
 80034a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034aa:	4a9b      	ldr	r2, [pc, #620]	@ (8003718 <HAL_RCC_OscConfig+0x780>)
 80034ac:	f023 0301 	bic.w	r3, r3, #1
 80034b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80034b4:	4b98      	ldr	r3, [pc, #608]	@ (8003718 <HAL_RCC_OscConfig+0x780>)
 80034b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034ba:	4a97      	ldr	r2, [pc, #604]	@ (8003718 <HAL_RCC_OscConfig+0x780>)
 80034bc:	f023 0304 	bic.w	r3, r3, #4
 80034c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d016      	beq.n	80034fa <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034cc:	f7fe f9ce 	bl	800186c <HAL_GetTick>
 80034d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034d2:	e00a      	b.n	80034ea <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034d4:	f7fe f9ca 	bl	800186c <HAL_GetTick>
 80034d8:	4602      	mov	r2, r0
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	1ad3      	subs	r3, r2, r3
 80034de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d901      	bls.n	80034ea <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80034e6:	2303      	movs	r3, #3
 80034e8:	e12a      	b.n	8003740 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034ea:	4b8b      	ldr	r3, [pc, #556]	@ (8003718 <HAL_RCC_OscConfig+0x780>)
 80034ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034f0:	f003 0302 	and.w	r3, r3, #2
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d0ed      	beq.n	80034d4 <HAL_RCC_OscConfig+0x53c>
 80034f8:	e015      	b.n	8003526 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034fa:	f7fe f9b7 	bl	800186c <HAL_GetTick>
 80034fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003500:	e00a      	b.n	8003518 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003502:	f7fe f9b3 	bl	800186c <HAL_GetTick>
 8003506:	4602      	mov	r2, r0
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	1ad3      	subs	r3, r2, r3
 800350c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003510:	4293      	cmp	r3, r2
 8003512:	d901      	bls.n	8003518 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003514:	2303      	movs	r3, #3
 8003516:	e113      	b.n	8003740 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003518:	4b7f      	ldr	r3, [pc, #508]	@ (8003718 <HAL_RCC_OscConfig+0x780>)
 800351a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800351e:	f003 0302 	and.w	r3, r3, #2
 8003522:	2b00      	cmp	r3, #0
 8003524:	d1ed      	bne.n	8003502 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003526:	7ffb      	ldrb	r3, [r7, #31]
 8003528:	2b01      	cmp	r3, #1
 800352a:	d105      	bne.n	8003538 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800352c:	4b7a      	ldr	r3, [pc, #488]	@ (8003718 <HAL_RCC_OscConfig+0x780>)
 800352e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003530:	4a79      	ldr	r2, [pc, #484]	@ (8003718 <HAL_RCC_OscConfig+0x780>)
 8003532:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003536:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800353c:	2b00      	cmp	r3, #0
 800353e:	f000 80fe 	beq.w	800373e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003546:	2b02      	cmp	r3, #2
 8003548:	f040 80d0 	bne.w	80036ec <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800354c:	4b72      	ldr	r3, [pc, #456]	@ (8003718 <HAL_RCC_OscConfig+0x780>)
 800354e:	68db      	ldr	r3, [r3, #12]
 8003550:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003552:	697b      	ldr	r3, [r7, #20]
 8003554:	f003 0203 	and.w	r2, r3, #3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800355c:	429a      	cmp	r2, r3
 800355e:	d130      	bne.n	80035c2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800356a:	3b01      	subs	r3, #1
 800356c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800356e:	429a      	cmp	r2, r3
 8003570:	d127      	bne.n	80035c2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800357c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800357e:	429a      	cmp	r2, r3
 8003580:	d11f      	bne.n	80035c2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003582:	697b      	ldr	r3, [r7, #20]
 8003584:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003588:	687a      	ldr	r2, [r7, #4]
 800358a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800358c:	2a07      	cmp	r2, #7
 800358e:	bf14      	ite	ne
 8003590:	2201      	movne	r2, #1
 8003592:	2200      	moveq	r2, #0
 8003594:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003596:	4293      	cmp	r3, r2
 8003598:	d113      	bne.n	80035c2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035a4:	085b      	lsrs	r3, r3, #1
 80035a6:	3b01      	subs	r3, #1
 80035a8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80035aa:	429a      	cmp	r2, r3
 80035ac:	d109      	bne.n	80035c2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035b8:	085b      	lsrs	r3, r3, #1
 80035ba:	3b01      	subs	r3, #1
 80035bc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80035be:	429a      	cmp	r2, r3
 80035c0:	d06e      	beq.n	80036a0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80035c2:	69bb      	ldr	r3, [r7, #24]
 80035c4:	2b0c      	cmp	r3, #12
 80035c6:	d069      	beq.n	800369c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80035c8:	4b53      	ldr	r3, [pc, #332]	@ (8003718 <HAL_RCC_OscConfig+0x780>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d105      	bne.n	80035e0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80035d4:	4b50      	ldr	r3, [pc, #320]	@ (8003718 <HAL_RCC_OscConfig+0x780>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d001      	beq.n	80035e4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e0ad      	b.n	8003740 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80035e4:	4b4c      	ldr	r3, [pc, #304]	@ (8003718 <HAL_RCC_OscConfig+0x780>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a4b      	ldr	r2, [pc, #300]	@ (8003718 <HAL_RCC_OscConfig+0x780>)
 80035ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80035ee:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80035f0:	f7fe f93c 	bl	800186c <HAL_GetTick>
 80035f4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80035f6:	e008      	b.n	800360a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035f8:	f7fe f938 	bl	800186c <HAL_GetTick>
 80035fc:	4602      	mov	r2, r0
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	1ad3      	subs	r3, r2, r3
 8003602:	2b02      	cmp	r3, #2
 8003604:	d901      	bls.n	800360a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003606:	2303      	movs	r3, #3
 8003608:	e09a      	b.n	8003740 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800360a:	4b43      	ldr	r3, [pc, #268]	@ (8003718 <HAL_RCC_OscConfig+0x780>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d1f0      	bne.n	80035f8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003616:	4b40      	ldr	r3, [pc, #256]	@ (8003718 <HAL_RCC_OscConfig+0x780>)
 8003618:	68da      	ldr	r2, [r3, #12]
 800361a:	4b40      	ldr	r3, [pc, #256]	@ (800371c <HAL_RCC_OscConfig+0x784>)
 800361c:	4013      	ands	r3, r2
 800361e:	687a      	ldr	r2, [r7, #4]
 8003620:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003622:	687a      	ldr	r2, [r7, #4]
 8003624:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003626:	3a01      	subs	r2, #1
 8003628:	0112      	lsls	r2, r2, #4
 800362a:	4311      	orrs	r1, r2
 800362c:	687a      	ldr	r2, [r7, #4]
 800362e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003630:	0212      	lsls	r2, r2, #8
 8003632:	4311      	orrs	r1, r2
 8003634:	687a      	ldr	r2, [r7, #4]
 8003636:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003638:	0852      	lsrs	r2, r2, #1
 800363a:	3a01      	subs	r2, #1
 800363c:	0552      	lsls	r2, r2, #21
 800363e:	4311      	orrs	r1, r2
 8003640:	687a      	ldr	r2, [r7, #4]
 8003642:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003644:	0852      	lsrs	r2, r2, #1
 8003646:	3a01      	subs	r2, #1
 8003648:	0652      	lsls	r2, r2, #25
 800364a:	4311      	orrs	r1, r2
 800364c:	687a      	ldr	r2, [r7, #4]
 800364e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003650:	0912      	lsrs	r2, r2, #4
 8003652:	0452      	lsls	r2, r2, #17
 8003654:	430a      	orrs	r2, r1
 8003656:	4930      	ldr	r1, [pc, #192]	@ (8003718 <HAL_RCC_OscConfig+0x780>)
 8003658:	4313      	orrs	r3, r2
 800365a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800365c:	4b2e      	ldr	r3, [pc, #184]	@ (8003718 <HAL_RCC_OscConfig+0x780>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a2d      	ldr	r2, [pc, #180]	@ (8003718 <HAL_RCC_OscConfig+0x780>)
 8003662:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003666:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003668:	4b2b      	ldr	r3, [pc, #172]	@ (8003718 <HAL_RCC_OscConfig+0x780>)
 800366a:	68db      	ldr	r3, [r3, #12]
 800366c:	4a2a      	ldr	r2, [pc, #168]	@ (8003718 <HAL_RCC_OscConfig+0x780>)
 800366e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003672:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003674:	f7fe f8fa 	bl	800186c <HAL_GetTick>
 8003678:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800367a:	e008      	b.n	800368e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800367c:	f7fe f8f6 	bl	800186c <HAL_GetTick>
 8003680:	4602      	mov	r2, r0
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	2b02      	cmp	r3, #2
 8003688:	d901      	bls.n	800368e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800368a:	2303      	movs	r3, #3
 800368c:	e058      	b.n	8003740 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800368e:	4b22      	ldr	r3, [pc, #136]	@ (8003718 <HAL_RCC_OscConfig+0x780>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003696:	2b00      	cmp	r3, #0
 8003698:	d0f0      	beq.n	800367c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800369a:	e050      	b.n	800373e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	e04f      	b.n	8003740 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036a0:	4b1d      	ldr	r3, [pc, #116]	@ (8003718 <HAL_RCC_OscConfig+0x780>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d148      	bne.n	800373e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80036ac:	4b1a      	ldr	r3, [pc, #104]	@ (8003718 <HAL_RCC_OscConfig+0x780>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a19      	ldr	r2, [pc, #100]	@ (8003718 <HAL_RCC_OscConfig+0x780>)
 80036b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036b6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80036b8:	4b17      	ldr	r3, [pc, #92]	@ (8003718 <HAL_RCC_OscConfig+0x780>)
 80036ba:	68db      	ldr	r3, [r3, #12]
 80036bc:	4a16      	ldr	r2, [pc, #88]	@ (8003718 <HAL_RCC_OscConfig+0x780>)
 80036be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036c2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80036c4:	f7fe f8d2 	bl	800186c <HAL_GetTick>
 80036c8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036ca:	e008      	b.n	80036de <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036cc:	f7fe f8ce 	bl	800186c <HAL_GetTick>
 80036d0:	4602      	mov	r2, r0
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	1ad3      	subs	r3, r2, r3
 80036d6:	2b02      	cmp	r3, #2
 80036d8:	d901      	bls.n	80036de <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80036da:	2303      	movs	r3, #3
 80036dc:	e030      	b.n	8003740 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036de:	4b0e      	ldr	r3, [pc, #56]	@ (8003718 <HAL_RCC_OscConfig+0x780>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d0f0      	beq.n	80036cc <HAL_RCC_OscConfig+0x734>
 80036ea:	e028      	b.n	800373e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80036ec:	69bb      	ldr	r3, [r7, #24]
 80036ee:	2b0c      	cmp	r3, #12
 80036f0:	d023      	beq.n	800373a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036f2:	4b09      	ldr	r3, [pc, #36]	@ (8003718 <HAL_RCC_OscConfig+0x780>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a08      	ldr	r2, [pc, #32]	@ (8003718 <HAL_RCC_OscConfig+0x780>)
 80036f8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80036fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036fe:	f7fe f8b5 	bl	800186c <HAL_GetTick>
 8003702:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003704:	e00c      	b.n	8003720 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003706:	f7fe f8b1 	bl	800186c <HAL_GetTick>
 800370a:	4602      	mov	r2, r0
 800370c:	693b      	ldr	r3, [r7, #16]
 800370e:	1ad3      	subs	r3, r2, r3
 8003710:	2b02      	cmp	r3, #2
 8003712:	d905      	bls.n	8003720 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003714:	2303      	movs	r3, #3
 8003716:	e013      	b.n	8003740 <HAL_RCC_OscConfig+0x7a8>
 8003718:	40021000 	.word	0x40021000
 800371c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003720:	4b09      	ldr	r3, [pc, #36]	@ (8003748 <HAL_RCC_OscConfig+0x7b0>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003728:	2b00      	cmp	r3, #0
 800372a:	d1ec      	bne.n	8003706 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800372c:	4b06      	ldr	r3, [pc, #24]	@ (8003748 <HAL_RCC_OscConfig+0x7b0>)
 800372e:	68da      	ldr	r2, [r3, #12]
 8003730:	4905      	ldr	r1, [pc, #20]	@ (8003748 <HAL_RCC_OscConfig+0x7b0>)
 8003732:	4b06      	ldr	r3, [pc, #24]	@ (800374c <HAL_RCC_OscConfig+0x7b4>)
 8003734:	4013      	ands	r3, r2
 8003736:	60cb      	str	r3, [r1, #12]
 8003738:	e001      	b.n	800373e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	e000      	b.n	8003740 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800373e:	2300      	movs	r3, #0
}
 8003740:	4618      	mov	r0, r3
 8003742:	3720      	adds	r7, #32
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}
 8003748:	40021000 	.word	0x40021000
 800374c:	feeefffc 	.word	0xfeeefffc

08003750 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b084      	sub	sp, #16
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d101      	bne.n	8003764 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	e0e7      	b.n	8003934 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003764:	4b75      	ldr	r3, [pc, #468]	@ (800393c <HAL_RCC_ClockConfig+0x1ec>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 0307 	and.w	r3, r3, #7
 800376c:	683a      	ldr	r2, [r7, #0]
 800376e:	429a      	cmp	r2, r3
 8003770:	d910      	bls.n	8003794 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003772:	4b72      	ldr	r3, [pc, #456]	@ (800393c <HAL_RCC_ClockConfig+0x1ec>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f023 0207 	bic.w	r2, r3, #7
 800377a:	4970      	ldr	r1, [pc, #448]	@ (800393c <HAL_RCC_ClockConfig+0x1ec>)
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	4313      	orrs	r3, r2
 8003780:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003782:	4b6e      	ldr	r3, [pc, #440]	@ (800393c <HAL_RCC_ClockConfig+0x1ec>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f003 0307 	and.w	r3, r3, #7
 800378a:	683a      	ldr	r2, [r7, #0]
 800378c:	429a      	cmp	r2, r3
 800378e:	d001      	beq.n	8003794 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	e0cf      	b.n	8003934 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f003 0302 	and.w	r3, r3, #2
 800379c:	2b00      	cmp	r3, #0
 800379e:	d010      	beq.n	80037c2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	689a      	ldr	r2, [r3, #8]
 80037a4:	4b66      	ldr	r3, [pc, #408]	@ (8003940 <HAL_RCC_ClockConfig+0x1f0>)
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80037ac:	429a      	cmp	r2, r3
 80037ae:	d908      	bls.n	80037c2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037b0:	4b63      	ldr	r3, [pc, #396]	@ (8003940 <HAL_RCC_ClockConfig+0x1f0>)
 80037b2:	689b      	ldr	r3, [r3, #8]
 80037b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	4960      	ldr	r1, [pc, #384]	@ (8003940 <HAL_RCC_ClockConfig+0x1f0>)
 80037be:	4313      	orrs	r3, r2
 80037c0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f003 0301 	and.w	r3, r3, #1
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d04c      	beq.n	8003868 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	2b03      	cmp	r3, #3
 80037d4:	d107      	bne.n	80037e6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037d6:	4b5a      	ldr	r3, [pc, #360]	@ (8003940 <HAL_RCC_ClockConfig+0x1f0>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d121      	bne.n	8003826 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e0a6      	b.n	8003934 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	2b02      	cmp	r3, #2
 80037ec:	d107      	bne.n	80037fe <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037ee:	4b54      	ldr	r3, [pc, #336]	@ (8003940 <HAL_RCC_ClockConfig+0x1f0>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d115      	bne.n	8003826 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e09a      	b.n	8003934 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d107      	bne.n	8003816 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003806:	4b4e      	ldr	r3, [pc, #312]	@ (8003940 <HAL_RCC_ClockConfig+0x1f0>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 0302 	and.w	r3, r3, #2
 800380e:	2b00      	cmp	r3, #0
 8003810:	d109      	bne.n	8003826 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	e08e      	b.n	8003934 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003816:	4b4a      	ldr	r3, [pc, #296]	@ (8003940 <HAL_RCC_ClockConfig+0x1f0>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800381e:	2b00      	cmp	r3, #0
 8003820:	d101      	bne.n	8003826 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e086      	b.n	8003934 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003826:	4b46      	ldr	r3, [pc, #280]	@ (8003940 <HAL_RCC_ClockConfig+0x1f0>)
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	f023 0203 	bic.w	r2, r3, #3
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	4943      	ldr	r1, [pc, #268]	@ (8003940 <HAL_RCC_ClockConfig+0x1f0>)
 8003834:	4313      	orrs	r3, r2
 8003836:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003838:	f7fe f818 	bl	800186c <HAL_GetTick>
 800383c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800383e:	e00a      	b.n	8003856 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003840:	f7fe f814 	bl	800186c <HAL_GetTick>
 8003844:	4602      	mov	r2, r0
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	1ad3      	subs	r3, r2, r3
 800384a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800384e:	4293      	cmp	r3, r2
 8003850:	d901      	bls.n	8003856 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003852:	2303      	movs	r3, #3
 8003854:	e06e      	b.n	8003934 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003856:	4b3a      	ldr	r3, [pc, #232]	@ (8003940 <HAL_RCC_ClockConfig+0x1f0>)
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	f003 020c 	and.w	r2, r3, #12
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	009b      	lsls	r3, r3, #2
 8003864:	429a      	cmp	r2, r3
 8003866:	d1eb      	bne.n	8003840 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 0302 	and.w	r3, r3, #2
 8003870:	2b00      	cmp	r3, #0
 8003872:	d010      	beq.n	8003896 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	689a      	ldr	r2, [r3, #8]
 8003878:	4b31      	ldr	r3, [pc, #196]	@ (8003940 <HAL_RCC_ClockConfig+0x1f0>)
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003880:	429a      	cmp	r2, r3
 8003882:	d208      	bcs.n	8003896 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003884:	4b2e      	ldr	r3, [pc, #184]	@ (8003940 <HAL_RCC_ClockConfig+0x1f0>)
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	492b      	ldr	r1, [pc, #172]	@ (8003940 <HAL_RCC_ClockConfig+0x1f0>)
 8003892:	4313      	orrs	r3, r2
 8003894:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003896:	4b29      	ldr	r3, [pc, #164]	@ (800393c <HAL_RCC_ClockConfig+0x1ec>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f003 0307 	and.w	r3, r3, #7
 800389e:	683a      	ldr	r2, [r7, #0]
 80038a0:	429a      	cmp	r2, r3
 80038a2:	d210      	bcs.n	80038c6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038a4:	4b25      	ldr	r3, [pc, #148]	@ (800393c <HAL_RCC_ClockConfig+0x1ec>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f023 0207 	bic.w	r2, r3, #7
 80038ac:	4923      	ldr	r1, [pc, #140]	@ (800393c <HAL_RCC_ClockConfig+0x1ec>)
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	4313      	orrs	r3, r2
 80038b2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038b4:	4b21      	ldr	r3, [pc, #132]	@ (800393c <HAL_RCC_ClockConfig+0x1ec>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f003 0307 	and.w	r3, r3, #7
 80038bc:	683a      	ldr	r2, [r7, #0]
 80038be:	429a      	cmp	r2, r3
 80038c0:	d001      	beq.n	80038c6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	e036      	b.n	8003934 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0304 	and.w	r3, r3, #4
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d008      	beq.n	80038e4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038d2:	4b1b      	ldr	r3, [pc, #108]	@ (8003940 <HAL_RCC_ClockConfig+0x1f0>)
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	68db      	ldr	r3, [r3, #12]
 80038de:	4918      	ldr	r1, [pc, #96]	@ (8003940 <HAL_RCC_ClockConfig+0x1f0>)
 80038e0:	4313      	orrs	r3, r2
 80038e2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 0308 	and.w	r3, r3, #8
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d009      	beq.n	8003904 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80038f0:	4b13      	ldr	r3, [pc, #76]	@ (8003940 <HAL_RCC_ClockConfig+0x1f0>)
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	691b      	ldr	r3, [r3, #16]
 80038fc:	00db      	lsls	r3, r3, #3
 80038fe:	4910      	ldr	r1, [pc, #64]	@ (8003940 <HAL_RCC_ClockConfig+0x1f0>)
 8003900:	4313      	orrs	r3, r2
 8003902:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003904:	f000 f824 	bl	8003950 <HAL_RCC_GetSysClockFreq>
 8003908:	4602      	mov	r2, r0
 800390a:	4b0d      	ldr	r3, [pc, #52]	@ (8003940 <HAL_RCC_ClockConfig+0x1f0>)
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	091b      	lsrs	r3, r3, #4
 8003910:	f003 030f 	and.w	r3, r3, #15
 8003914:	490b      	ldr	r1, [pc, #44]	@ (8003944 <HAL_RCC_ClockConfig+0x1f4>)
 8003916:	5ccb      	ldrb	r3, [r1, r3]
 8003918:	f003 031f 	and.w	r3, r3, #31
 800391c:	fa22 f303 	lsr.w	r3, r2, r3
 8003920:	4a09      	ldr	r2, [pc, #36]	@ (8003948 <HAL_RCC_ClockConfig+0x1f8>)
 8003922:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003924:	4b09      	ldr	r3, [pc, #36]	@ (800394c <HAL_RCC_ClockConfig+0x1fc>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4618      	mov	r0, r3
 800392a:	f7fd fd35 	bl	8001398 <HAL_InitTick>
 800392e:	4603      	mov	r3, r0
 8003930:	72fb      	strb	r3, [r7, #11]

  return status;
 8003932:	7afb      	ldrb	r3, [r7, #11]
}
 8003934:	4618      	mov	r0, r3
 8003936:	3710      	adds	r7, #16
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}
 800393c:	40022000 	.word	0x40022000
 8003940:	40021000 	.word	0x40021000
 8003944:	0800a8dc 	.word	0x0800a8dc
 8003948:	20000004 	.word	0x20000004
 800394c:	20000008 	.word	0x20000008

08003950 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003950:	b480      	push	{r7}
 8003952:	b089      	sub	sp, #36	@ 0x24
 8003954:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003956:	2300      	movs	r3, #0
 8003958:	61fb      	str	r3, [r7, #28]
 800395a:	2300      	movs	r3, #0
 800395c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800395e:	4b3e      	ldr	r3, [pc, #248]	@ (8003a58 <HAL_RCC_GetSysClockFreq+0x108>)
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	f003 030c 	and.w	r3, r3, #12
 8003966:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003968:	4b3b      	ldr	r3, [pc, #236]	@ (8003a58 <HAL_RCC_GetSysClockFreq+0x108>)
 800396a:	68db      	ldr	r3, [r3, #12]
 800396c:	f003 0303 	and.w	r3, r3, #3
 8003970:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d005      	beq.n	8003984 <HAL_RCC_GetSysClockFreq+0x34>
 8003978:	693b      	ldr	r3, [r7, #16]
 800397a:	2b0c      	cmp	r3, #12
 800397c:	d121      	bne.n	80039c2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2b01      	cmp	r3, #1
 8003982:	d11e      	bne.n	80039c2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003984:	4b34      	ldr	r3, [pc, #208]	@ (8003a58 <HAL_RCC_GetSysClockFreq+0x108>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f003 0308 	and.w	r3, r3, #8
 800398c:	2b00      	cmp	r3, #0
 800398e:	d107      	bne.n	80039a0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003990:	4b31      	ldr	r3, [pc, #196]	@ (8003a58 <HAL_RCC_GetSysClockFreq+0x108>)
 8003992:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003996:	0a1b      	lsrs	r3, r3, #8
 8003998:	f003 030f 	and.w	r3, r3, #15
 800399c:	61fb      	str	r3, [r7, #28]
 800399e:	e005      	b.n	80039ac <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80039a0:	4b2d      	ldr	r3, [pc, #180]	@ (8003a58 <HAL_RCC_GetSysClockFreq+0x108>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	091b      	lsrs	r3, r3, #4
 80039a6:	f003 030f 	and.w	r3, r3, #15
 80039aa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80039ac:	4a2b      	ldr	r2, [pc, #172]	@ (8003a5c <HAL_RCC_GetSysClockFreq+0x10c>)
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039b4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d10d      	bne.n	80039d8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80039bc:	69fb      	ldr	r3, [r7, #28]
 80039be:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80039c0:	e00a      	b.n	80039d8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	2b04      	cmp	r3, #4
 80039c6:	d102      	bne.n	80039ce <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80039c8:	4b25      	ldr	r3, [pc, #148]	@ (8003a60 <HAL_RCC_GetSysClockFreq+0x110>)
 80039ca:	61bb      	str	r3, [r7, #24]
 80039cc:	e004      	b.n	80039d8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	2b08      	cmp	r3, #8
 80039d2:	d101      	bne.n	80039d8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80039d4:	4b23      	ldr	r3, [pc, #140]	@ (8003a64 <HAL_RCC_GetSysClockFreq+0x114>)
 80039d6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	2b0c      	cmp	r3, #12
 80039dc:	d134      	bne.n	8003a48 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80039de:	4b1e      	ldr	r3, [pc, #120]	@ (8003a58 <HAL_RCC_GetSysClockFreq+0x108>)
 80039e0:	68db      	ldr	r3, [r3, #12]
 80039e2:	f003 0303 	and.w	r3, r3, #3
 80039e6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	2b02      	cmp	r3, #2
 80039ec:	d003      	beq.n	80039f6 <HAL_RCC_GetSysClockFreq+0xa6>
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	2b03      	cmp	r3, #3
 80039f2:	d003      	beq.n	80039fc <HAL_RCC_GetSysClockFreq+0xac>
 80039f4:	e005      	b.n	8003a02 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80039f6:	4b1a      	ldr	r3, [pc, #104]	@ (8003a60 <HAL_RCC_GetSysClockFreq+0x110>)
 80039f8:	617b      	str	r3, [r7, #20]
      break;
 80039fa:	e005      	b.n	8003a08 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80039fc:	4b19      	ldr	r3, [pc, #100]	@ (8003a64 <HAL_RCC_GetSysClockFreq+0x114>)
 80039fe:	617b      	str	r3, [r7, #20]
      break;
 8003a00:	e002      	b.n	8003a08 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003a02:	69fb      	ldr	r3, [r7, #28]
 8003a04:	617b      	str	r3, [r7, #20]
      break;
 8003a06:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003a08:	4b13      	ldr	r3, [pc, #76]	@ (8003a58 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	091b      	lsrs	r3, r3, #4
 8003a0e:	f003 0307 	and.w	r3, r3, #7
 8003a12:	3301      	adds	r3, #1
 8003a14:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003a16:	4b10      	ldr	r3, [pc, #64]	@ (8003a58 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a18:	68db      	ldr	r3, [r3, #12]
 8003a1a:	0a1b      	lsrs	r3, r3, #8
 8003a1c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003a20:	697a      	ldr	r2, [r7, #20]
 8003a22:	fb03 f202 	mul.w	r2, r3, r2
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a2c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003a2e:	4b0a      	ldr	r3, [pc, #40]	@ (8003a58 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a30:	68db      	ldr	r3, [r3, #12]
 8003a32:	0e5b      	lsrs	r3, r3, #25
 8003a34:	f003 0303 	and.w	r3, r3, #3
 8003a38:	3301      	adds	r3, #1
 8003a3a:	005b      	lsls	r3, r3, #1
 8003a3c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003a3e:	697a      	ldr	r2, [r7, #20]
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a46:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003a48:	69bb      	ldr	r3, [r7, #24]
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	3724      	adds	r7, #36	@ 0x24
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a54:	4770      	bx	lr
 8003a56:	bf00      	nop
 8003a58:	40021000 	.word	0x40021000
 8003a5c:	0800a8f4 	.word	0x0800a8f4
 8003a60:	00f42400 	.word	0x00f42400
 8003a64:	007a1200 	.word	0x007a1200

08003a68 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a6c:	4b03      	ldr	r3, [pc, #12]	@ (8003a7c <HAL_RCC_GetHCLKFreq+0x14>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	46bd      	mov	sp, r7
 8003a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a78:	4770      	bx	lr
 8003a7a:	bf00      	nop
 8003a7c:	20000004 	.word	0x20000004

08003a80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003a84:	f7ff fff0 	bl	8003a68 <HAL_RCC_GetHCLKFreq>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	4b06      	ldr	r3, [pc, #24]	@ (8003aa4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	0a1b      	lsrs	r3, r3, #8
 8003a90:	f003 0307 	and.w	r3, r3, #7
 8003a94:	4904      	ldr	r1, [pc, #16]	@ (8003aa8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003a96:	5ccb      	ldrb	r3, [r1, r3]
 8003a98:	f003 031f 	and.w	r3, r3, #31
 8003a9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	bd80      	pop	{r7, pc}
 8003aa4:	40021000 	.word	0x40021000
 8003aa8:	0800a8ec 	.word	0x0800a8ec

08003aac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003ab0:	f7ff ffda 	bl	8003a68 <HAL_RCC_GetHCLKFreq>
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	4b06      	ldr	r3, [pc, #24]	@ (8003ad0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	0adb      	lsrs	r3, r3, #11
 8003abc:	f003 0307 	and.w	r3, r3, #7
 8003ac0:	4904      	ldr	r1, [pc, #16]	@ (8003ad4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003ac2:	5ccb      	ldrb	r3, [r1, r3]
 8003ac4:	f003 031f 	and.w	r3, r3, #31
 8003ac8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	bd80      	pop	{r7, pc}
 8003ad0:	40021000 	.word	0x40021000
 8003ad4:	0800a8ec 	.word	0x0800a8ec

08003ad8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b083      	sub	sp, #12
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	220f      	movs	r2, #15
 8003ae6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003ae8:	4b12      	ldr	r3, [pc, #72]	@ (8003b34 <HAL_RCC_GetClockConfig+0x5c>)
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	f003 0203 	and.w	r2, r3, #3
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003af4:	4b0f      	ldr	r3, [pc, #60]	@ (8003b34 <HAL_RCC_GetClockConfig+0x5c>)
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003b00:	4b0c      	ldr	r3, [pc, #48]	@ (8003b34 <HAL_RCC_GetClockConfig+0x5c>)
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003b0c:	4b09      	ldr	r3, [pc, #36]	@ (8003b34 <HAL_RCC_GetClockConfig+0x5c>)
 8003b0e:	689b      	ldr	r3, [r3, #8]
 8003b10:	08db      	lsrs	r3, r3, #3
 8003b12:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003b1a:	4b07      	ldr	r3, [pc, #28]	@ (8003b38 <HAL_RCC_GetClockConfig+0x60>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 0207 	and.w	r2, r3, #7
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	601a      	str	r2, [r3, #0]
}
 8003b26:	bf00      	nop
 8003b28:	370c      	adds	r7, #12
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr
 8003b32:	bf00      	nop
 8003b34:	40021000 	.word	0x40021000
 8003b38:	40022000 	.word	0x40022000

08003b3c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b086      	sub	sp, #24
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003b44:	2300      	movs	r3, #0
 8003b46:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003b48:	4b2a      	ldr	r3, [pc, #168]	@ (8003bf4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d003      	beq.n	8003b5c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003b54:	f7ff f9bc 	bl	8002ed0 <HAL_PWREx_GetVoltageRange>
 8003b58:	6178      	str	r0, [r7, #20]
 8003b5a:	e014      	b.n	8003b86 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003b5c:	4b25      	ldr	r3, [pc, #148]	@ (8003bf4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b60:	4a24      	ldr	r2, [pc, #144]	@ (8003bf4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b66:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b68:	4b22      	ldr	r3, [pc, #136]	@ (8003bf4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b70:	60fb      	str	r3, [r7, #12]
 8003b72:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003b74:	f7ff f9ac 	bl	8002ed0 <HAL_PWREx_GetVoltageRange>
 8003b78:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003b7a:	4b1e      	ldr	r3, [pc, #120]	@ (8003bf4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b7e:	4a1d      	ldr	r2, [pc, #116]	@ (8003bf4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b80:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b84:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b8c:	d10b      	bne.n	8003ba6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2b80      	cmp	r3, #128	@ 0x80
 8003b92:	d919      	bls.n	8003bc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2ba0      	cmp	r3, #160	@ 0xa0
 8003b98:	d902      	bls.n	8003ba0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003b9a:	2302      	movs	r3, #2
 8003b9c:	613b      	str	r3, [r7, #16]
 8003b9e:	e013      	b.n	8003bc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	613b      	str	r3, [r7, #16]
 8003ba4:	e010      	b.n	8003bc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2b80      	cmp	r3, #128	@ 0x80
 8003baa:	d902      	bls.n	8003bb2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003bac:	2303      	movs	r3, #3
 8003bae:	613b      	str	r3, [r7, #16]
 8003bb0:	e00a      	b.n	8003bc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2b80      	cmp	r3, #128	@ 0x80
 8003bb6:	d102      	bne.n	8003bbe <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003bb8:	2302      	movs	r3, #2
 8003bba:	613b      	str	r3, [r7, #16]
 8003bbc:	e004      	b.n	8003bc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2b70      	cmp	r3, #112	@ 0x70
 8003bc2:	d101      	bne.n	8003bc8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003bc8:	4b0b      	ldr	r3, [pc, #44]	@ (8003bf8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f023 0207 	bic.w	r2, r3, #7
 8003bd0:	4909      	ldr	r1, [pc, #36]	@ (8003bf8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003bd2:	693b      	ldr	r3, [r7, #16]
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003bd8:	4b07      	ldr	r3, [pc, #28]	@ (8003bf8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f003 0307 	and.w	r3, r3, #7
 8003be0:	693a      	ldr	r2, [r7, #16]
 8003be2:	429a      	cmp	r2, r3
 8003be4:	d001      	beq.n	8003bea <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	e000      	b.n	8003bec <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003bea:	2300      	movs	r3, #0
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	3718      	adds	r7, #24
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd80      	pop	{r7, pc}
 8003bf4:	40021000 	.word	0x40021000
 8003bf8:	40022000 	.word	0x40022000

08003bfc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b086      	sub	sp, #24
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003c04:	2300      	movs	r3, #0
 8003c06:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003c08:	2300      	movs	r3, #0
 8003c0a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d041      	beq.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c1c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003c20:	d02a      	beq.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003c22:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003c26:	d824      	bhi.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003c28:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003c2c:	d008      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003c2e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003c32:	d81e      	bhi.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d00a      	beq.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003c38:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c3c:	d010      	beq.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003c3e:	e018      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003c40:	4b86      	ldr	r3, [pc, #536]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c42:	68db      	ldr	r3, [r3, #12]
 8003c44:	4a85      	ldr	r2, [pc, #532]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c4a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003c4c:	e015      	b.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	3304      	adds	r3, #4
 8003c52:	2100      	movs	r1, #0
 8003c54:	4618      	mov	r0, r3
 8003c56:	f001 f829 	bl	8004cac <RCCEx_PLLSAI1_Config>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003c5e:	e00c      	b.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	3320      	adds	r3, #32
 8003c64:	2100      	movs	r1, #0
 8003c66:	4618      	mov	r0, r3
 8003c68:	f001 f914 	bl	8004e94 <RCCEx_PLLSAI2_Config>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003c70:	e003      	b.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	74fb      	strb	r3, [r7, #19]
      break;
 8003c76:	e000      	b.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003c78:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c7a:	7cfb      	ldrb	r3, [r7, #19]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d10b      	bne.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003c80:	4b76      	ldr	r3, [pc, #472]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c86:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c8e:	4973      	ldr	r1, [pc, #460]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c90:	4313      	orrs	r3, r2
 8003c92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003c96:	e001      	b.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c98:	7cfb      	ldrb	r3, [r7, #19]
 8003c9a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d041      	beq.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003cac:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003cb0:	d02a      	beq.n	8003d08 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003cb2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003cb6:	d824      	bhi.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003cb8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003cbc:	d008      	beq.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003cbe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003cc2:	d81e      	bhi.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d00a      	beq.n	8003cde <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003cc8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ccc:	d010      	beq.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003cce:	e018      	b.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003cd0:	4b62      	ldr	r3, [pc, #392]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	4a61      	ldr	r2, [pc, #388]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cd6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cda:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003cdc:	e015      	b.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	3304      	adds	r3, #4
 8003ce2:	2100      	movs	r1, #0
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f000 ffe1 	bl	8004cac <RCCEx_PLLSAI1_Config>
 8003cea:	4603      	mov	r3, r0
 8003cec:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003cee:	e00c      	b.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	3320      	adds	r3, #32
 8003cf4:	2100      	movs	r1, #0
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f001 f8cc 	bl	8004e94 <RCCEx_PLLSAI2_Config>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003d00:	e003      	b.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	74fb      	strb	r3, [r7, #19]
      break;
 8003d06:	e000      	b.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003d08:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d0a:	7cfb      	ldrb	r3, [r7, #19]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d10b      	bne.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003d10:	4b52      	ldr	r3, [pc, #328]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d16:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003d1e:	494f      	ldr	r1, [pc, #316]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d20:	4313      	orrs	r3, r2
 8003d22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003d26:	e001      	b.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d28:	7cfb      	ldrb	r3, [r7, #19]
 8003d2a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	f000 80a0 	beq.w	8003e7a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003d3e:	4b47      	ldr	r3, [pc, #284]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d101      	bne.n	8003d4e <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e000      	b.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003d4e:	2300      	movs	r3, #0
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d00d      	beq.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d54:	4b41      	ldr	r3, [pc, #260]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d58:	4a40      	ldr	r2, [pc, #256]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d5e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d60:	4b3e      	ldr	r3, [pc, #248]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d68:	60bb      	str	r3, [r7, #8]
 8003d6a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d70:	4b3b      	ldr	r3, [pc, #236]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a3a      	ldr	r2, [pc, #232]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003d76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d7a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003d7c:	f7fd fd76 	bl	800186c <HAL_GetTick>
 8003d80:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003d82:	e009      	b.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d84:	f7fd fd72 	bl	800186c <HAL_GetTick>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	1ad3      	subs	r3, r2, r3
 8003d8e:	2b02      	cmp	r3, #2
 8003d90:	d902      	bls.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003d92:	2303      	movs	r3, #3
 8003d94:	74fb      	strb	r3, [r7, #19]
        break;
 8003d96:	e005      	b.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003d98:	4b31      	ldr	r3, [pc, #196]	@ (8003e60 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d0ef      	beq.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003da4:	7cfb      	ldrb	r3, [r7, #19]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d15c      	bne.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003daa:	4b2c      	ldr	r3, [pc, #176]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003db0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003db4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003db6:	697b      	ldr	r3, [r7, #20]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d01f      	beq.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003dc2:	697a      	ldr	r2, [r7, #20]
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d019      	beq.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003dc8:	4b24      	ldr	r3, [pc, #144]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003dd2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003dd4:	4b21      	ldr	r3, [pc, #132]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dda:	4a20      	ldr	r2, [pc, #128]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ddc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003de0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003de4:	4b1d      	ldr	r3, [pc, #116]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003de6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dea:	4a1c      	ldr	r2, [pc, #112]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003df0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003df4:	4a19      	ldr	r2, [pc, #100]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003df6:	697b      	ldr	r3, [r7, #20]
 8003df8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	f003 0301 	and.w	r3, r3, #1
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d016      	beq.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e06:	f7fd fd31 	bl	800186c <HAL_GetTick>
 8003e0a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e0c:	e00b      	b.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e0e:	f7fd fd2d 	bl	800186c <HAL_GetTick>
 8003e12:	4602      	mov	r2, r0
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	1ad3      	subs	r3, r2, r3
 8003e18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d902      	bls.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003e20:	2303      	movs	r3, #3
 8003e22:	74fb      	strb	r3, [r7, #19]
            break;
 8003e24:	e006      	b.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e26:	4b0d      	ldr	r3, [pc, #52]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e2c:	f003 0302 	and.w	r3, r3, #2
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d0ec      	beq.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003e34:	7cfb      	ldrb	r3, [r7, #19]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d10c      	bne.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e3a:	4b08      	ldr	r3, [pc, #32]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e40:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e4a:	4904      	ldr	r1, [pc, #16]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003e52:	e009      	b.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003e54:	7cfb      	ldrb	r3, [r7, #19]
 8003e56:	74bb      	strb	r3, [r7, #18]
 8003e58:	e006      	b.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003e5a:	bf00      	nop
 8003e5c:	40021000 	.word	0x40021000
 8003e60:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e64:	7cfb      	ldrb	r3, [r7, #19]
 8003e66:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e68:	7c7b      	ldrb	r3, [r7, #17]
 8003e6a:	2b01      	cmp	r3, #1
 8003e6c:	d105      	bne.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e6e:	4b9e      	ldr	r3, [pc, #632]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e72:	4a9d      	ldr	r2, [pc, #628]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e74:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e78:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 0301 	and.w	r3, r3, #1
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d00a      	beq.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003e86:	4b98      	ldr	r3, [pc, #608]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e8c:	f023 0203 	bic.w	r2, r3, #3
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e94:	4994      	ldr	r1, [pc, #592]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e96:	4313      	orrs	r3, r2
 8003e98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 0302 	and.w	r3, r3, #2
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d00a      	beq.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003ea8:	4b8f      	ldr	r3, [pc, #572]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eae:	f023 020c 	bic.w	r2, r3, #12
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eb6:	498c      	ldr	r1, [pc, #560]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0304 	and.w	r3, r3, #4
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d00a      	beq.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003eca:	4b87      	ldr	r3, [pc, #540]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ed0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed8:	4983      	ldr	r1, [pc, #524]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eda:	4313      	orrs	r3, r2
 8003edc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f003 0308 	and.w	r3, r3, #8
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d00a      	beq.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003eec:	4b7e      	ldr	r3, [pc, #504]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ef2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003efa:	497b      	ldr	r1, [pc, #492]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003efc:	4313      	orrs	r3, r2
 8003efe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f003 0310 	and.w	r3, r3, #16
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d00a      	beq.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003f0e:	4b76      	ldr	r3, [pc, #472]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f14:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f1c:	4972      	ldr	r1, [pc, #456]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 0320 	and.w	r3, r3, #32
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d00a      	beq.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003f30:	4b6d      	ldr	r3, [pc, #436]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f36:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f3e:	496a      	ldr	r1, [pc, #424]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f40:	4313      	orrs	r3, r2
 8003f42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d00a      	beq.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003f52:	4b65      	ldr	r3, [pc, #404]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f58:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f60:	4961      	ldr	r1, [pc, #388]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f62:	4313      	orrs	r3, r2
 8003f64:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d00a      	beq.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003f74:	4b5c      	ldr	r3, [pc, #368]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f7a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f82:	4959      	ldr	r1, [pc, #356]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f84:	4313      	orrs	r3, r2
 8003f86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d00a      	beq.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003f96:	4b54      	ldr	r3, [pc, #336]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f9c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fa4:	4950      	ldr	r1, [pc, #320]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d00a      	beq.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003fb8:	4b4b      	ldr	r3, [pc, #300]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fbe:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fc6:	4948      	ldr	r1, [pc, #288]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d00a      	beq.n	8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003fda:	4b43      	ldr	r3, [pc, #268]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fe0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fe8:	493f      	ldr	r1, [pc, #252]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fea:	4313      	orrs	r3, r2
 8003fec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d028      	beq.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ffc:	4b3a      	ldr	r3, [pc, #232]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004002:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800400a:	4937      	ldr	r1, [pc, #220]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800400c:	4313      	orrs	r3, r2
 800400e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004016:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800401a:	d106      	bne.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800401c:	4b32      	ldr	r3, [pc, #200]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800401e:	68db      	ldr	r3, [r3, #12]
 8004020:	4a31      	ldr	r2, [pc, #196]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004022:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004026:	60d3      	str	r3, [r2, #12]
 8004028:	e011      	b.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800402e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004032:	d10c      	bne.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	3304      	adds	r3, #4
 8004038:	2101      	movs	r1, #1
 800403a:	4618      	mov	r0, r3
 800403c:	f000 fe36 	bl	8004cac <RCCEx_PLLSAI1_Config>
 8004040:	4603      	mov	r3, r0
 8004042:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004044:	7cfb      	ldrb	r3, [r7, #19]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d001      	beq.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800404a:	7cfb      	ldrb	r3, [r7, #19]
 800404c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004056:	2b00      	cmp	r3, #0
 8004058:	d028      	beq.n	80040ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800405a:	4b23      	ldr	r3, [pc, #140]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800405c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004060:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004068:	491f      	ldr	r1, [pc, #124]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800406a:	4313      	orrs	r3, r2
 800406c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004074:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004078:	d106      	bne.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800407a:	4b1b      	ldr	r3, [pc, #108]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800407c:	68db      	ldr	r3, [r3, #12]
 800407e:	4a1a      	ldr	r2, [pc, #104]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004080:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004084:	60d3      	str	r3, [r2, #12]
 8004086:	e011      	b.n	80040ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800408c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004090:	d10c      	bne.n	80040ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	3304      	adds	r3, #4
 8004096:	2101      	movs	r1, #1
 8004098:	4618      	mov	r0, r3
 800409a:	f000 fe07 	bl	8004cac <RCCEx_PLLSAI1_Config>
 800409e:	4603      	mov	r3, r0
 80040a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80040a2:	7cfb      	ldrb	r3, [r7, #19]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d001      	beq.n	80040ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80040a8:	7cfb      	ldrb	r3, [r7, #19]
 80040aa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d02b      	beq.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80040b8:	4b0b      	ldr	r3, [pc, #44]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040c6:	4908      	ldr	r1, [pc, #32]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040c8:	4313      	orrs	r3, r2
 80040ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80040d6:	d109      	bne.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040d8:	4b03      	ldr	r3, [pc, #12]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040da:	68db      	ldr	r3, [r3, #12]
 80040dc:	4a02      	ldr	r2, [pc, #8]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80040e2:	60d3      	str	r3, [r2, #12]
 80040e4:	e014      	b.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80040e6:	bf00      	nop
 80040e8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040f0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80040f4:	d10c      	bne.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	3304      	adds	r3, #4
 80040fa:	2101      	movs	r1, #1
 80040fc:	4618      	mov	r0, r3
 80040fe:	f000 fdd5 	bl	8004cac <RCCEx_PLLSAI1_Config>
 8004102:	4603      	mov	r3, r0
 8004104:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004106:	7cfb      	ldrb	r3, [r7, #19]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d001      	beq.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800410c:	7cfb      	ldrb	r3, [r7, #19]
 800410e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004118:	2b00      	cmp	r3, #0
 800411a:	d02f      	beq.n	800417c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800411c:	4b2b      	ldr	r3, [pc, #172]	@ (80041cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800411e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004122:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800412a:	4928      	ldr	r1, [pc, #160]	@ (80041cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800412c:	4313      	orrs	r3, r2
 800412e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004136:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800413a:	d10d      	bne.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	3304      	adds	r3, #4
 8004140:	2102      	movs	r1, #2
 8004142:	4618      	mov	r0, r3
 8004144:	f000 fdb2 	bl	8004cac <RCCEx_PLLSAI1_Config>
 8004148:	4603      	mov	r3, r0
 800414a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800414c:	7cfb      	ldrb	r3, [r7, #19]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d014      	beq.n	800417c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004152:	7cfb      	ldrb	r3, [r7, #19]
 8004154:	74bb      	strb	r3, [r7, #18]
 8004156:	e011      	b.n	800417c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800415c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004160:	d10c      	bne.n	800417c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	3320      	adds	r3, #32
 8004166:	2102      	movs	r1, #2
 8004168:	4618      	mov	r0, r3
 800416a:	f000 fe93 	bl	8004e94 <RCCEx_PLLSAI2_Config>
 800416e:	4603      	mov	r3, r0
 8004170:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004172:	7cfb      	ldrb	r3, [r7, #19]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d001      	beq.n	800417c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004178:	7cfb      	ldrb	r3, [r7, #19]
 800417a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004184:	2b00      	cmp	r3, #0
 8004186:	d00a      	beq.n	800419e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004188:	4b10      	ldr	r3, [pc, #64]	@ (80041cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800418a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800418e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004196:	490d      	ldr	r1, [pc, #52]	@ (80041cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004198:	4313      	orrs	r3, r2
 800419a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d00b      	beq.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80041aa:	4b08      	ldr	r3, [pc, #32]	@ (80041cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80041ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041b0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80041ba:	4904      	ldr	r1, [pc, #16]	@ (80041cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80041bc:	4313      	orrs	r3, r2
 80041be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80041c2:	7cbb      	ldrb	r3, [r7, #18]
}
 80041c4:	4618      	mov	r0, r3
 80041c6:	3718      	adds	r7, #24
 80041c8:	46bd      	mov	sp, r7
 80041ca:	bd80      	pop	{r7, pc}
 80041cc:	40021000 	.word	0x40021000

080041d0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b088      	sub	sp, #32
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80041d8:	2300      	movs	r3, #0
 80041da:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80041e2:	d13e      	bne.n	8004262 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80041e4:	4bb2      	ldr	r3, [pc, #712]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80041e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041ee:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80041f6:	d028      	beq.n	800424a <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80041fe:	f200 8542 	bhi.w	8004c86 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004208:	d005      	beq.n	8004216 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004210:	d00e      	beq.n	8004230 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8004212:	f000 bd38 	b.w	8004c86 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004216:	4ba6      	ldr	r3, [pc, #664]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004218:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800421c:	f003 0302 	and.w	r3, r3, #2
 8004220:	2b02      	cmp	r3, #2
 8004222:	f040 8532 	bne.w	8004c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 8004226:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800422a:	61fb      	str	r3, [r7, #28]
      break;
 800422c:	f000 bd2d 	b.w	8004c8a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004230:	4b9f      	ldr	r3, [pc, #636]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004232:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004236:	f003 0302 	and.w	r3, r3, #2
 800423a:	2b02      	cmp	r3, #2
 800423c:	f040 8527 	bne.w	8004c8e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 8004240:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004244:	61fb      	str	r3, [r7, #28]
      break;
 8004246:	f000 bd22 	b.w	8004c8e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800424a:	4b99      	ldr	r3, [pc, #612]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004252:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004256:	f040 851c 	bne.w	8004c92 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 800425a:	4b96      	ldr	r3, [pc, #600]	@ (80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 800425c:	61fb      	str	r3, [r7, #28]
      break;
 800425e:	f000 bd18 	b.w	8004c92 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004262:	4b93      	ldr	r3, [pc, #588]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004264:	68db      	ldr	r3, [r3, #12]
 8004266:	f003 0303 	and.w	r3, r3, #3
 800426a:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	2b03      	cmp	r3, #3
 8004270:	d036      	beq.n	80042e0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	2b03      	cmp	r3, #3
 8004276:	d840      	bhi.n	80042fa <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	2b01      	cmp	r3, #1
 800427c:	d003      	beq.n	8004286 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	2b02      	cmp	r3, #2
 8004282:	d020      	beq.n	80042c6 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8004284:	e039      	b.n	80042fa <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004286:	4b8a      	ldr	r3, [pc, #552]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 0302 	and.w	r3, r3, #2
 800428e:	2b02      	cmp	r3, #2
 8004290:	d116      	bne.n	80042c0 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8004292:	4b87      	ldr	r3, [pc, #540]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f003 0308 	and.w	r3, r3, #8
 800429a:	2b00      	cmp	r3, #0
 800429c:	d005      	beq.n	80042aa <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800429e:	4b84      	ldr	r3, [pc, #528]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	091b      	lsrs	r3, r3, #4
 80042a4:	f003 030f 	and.w	r3, r3, #15
 80042a8:	e005      	b.n	80042b6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 80042aa:	4b81      	ldr	r3, [pc, #516]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80042ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042b0:	0a1b      	lsrs	r3, r3, #8
 80042b2:	f003 030f 	and.w	r3, r3, #15
 80042b6:	4a80      	ldr	r2, [pc, #512]	@ (80044b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80042b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042bc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80042be:	e01f      	b.n	8004300 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80042c0:	2300      	movs	r3, #0
 80042c2:	61bb      	str	r3, [r7, #24]
      break;
 80042c4:	e01c      	b.n	8004300 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80042c6:	4b7a      	ldr	r3, [pc, #488]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042d2:	d102      	bne.n	80042da <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 80042d4:	4b79      	ldr	r3, [pc, #484]	@ (80044bc <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80042d6:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80042d8:	e012      	b.n	8004300 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80042da:	2300      	movs	r3, #0
 80042dc:	61bb      	str	r3, [r7, #24]
      break;
 80042de:	e00f      	b.n	8004300 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80042e0:	4b73      	ldr	r3, [pc, #460]	@ (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80042ec:	d102      	bne.n	80042f4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 80042ee:	4b74      	ldr	r3, [pc, #464]	@ (80044c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80042f0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80042f2:	e005      	b.n	8004300 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80042f4:	2300      	movs	r3, #0
 80042f6:	61bb      	str	r3, [r7, #24]
      break;
 80042f8:	e002      	b.n	8004300 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 80042fa:	2300      	movs	r3, #0
 80042fc:	61bb      	str	r3, [r7, #24]
      break;
 80042fe:	bf00      	nop
    }

    switch(PeriphClk)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004306:	f000 80dd 	beq.w	80044c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004310:	f200 84c1 	bhi.w	8004c96 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800431a:	f000 80d3 	beq.w	80044c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004324:	f200 84b7 	bhi.w	8004c96 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800432e:	f000 835f 	beq.w	80049f0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004338:	f200 84ad 	bhi.w	8004c96 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004342:	f000 847e 	beq.w	8004c42 <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800434c:	f200 84a3 	bhi.w	8004c96 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004356:	f000 82cd 	beq.w	80048f4 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004360:	f200 8499 	bhi.w	8004c96 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800436a:	f000 80ab 	beq.w	80044c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004374:	f200 848f 	bhi.w	8004c96 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800437e:	f000 8090 	beq.w	80044a2 <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004388:	f200 8485 	bhi.w	8004c96 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004392:	d07f      	beq.n	8004494 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800439a:	f200 847c 	bhi.w	8004c96 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043a4:	f000 8403 	beq.w	8004bae <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043ae:	f200 8472 	bhi.w	8004c96 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043b8:	f000 83af 	beq.w	8004b1a <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043c2:	f200 8468 	bhi.w	8004c96 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043cc:	f000 8379 	beq.w	8004ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043d6:	f200 845e 	bhi.w	8004c96 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2b80      	cmp	r3, #128	@ 0x80
 80043de:	f000 8344 	beq.w	8004a6a <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2b80      	cmp	r3, #128	@ 0x80
 80043e6:	f200 8456 	bhi.w	8004c96 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2b20      	cmp	r3, #32
 80043ee:	d84b      	bhi.n	8004488 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	f000 844f 	beq.w	8004c96 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	3b01      	subs	r3, #1
 80043fc:	2b1f      	cmp	r3, #31
 80043fe:	f200 844a 	bhi.w	8004c96 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004402:	a201      	add	r2, pc, #4	@ (adr r2, 8004408 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 8004404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004408:	080045f1 	.word	0x080045f1
 800440c:	0800465f 	.word	0x0800465f
 8004410:	08004c97 	.word	0x08004c97
 8004414:	080046f3 	.word	0x080046f3
 8004418:	08004c97 	.word	0x08004c97
 800441c:	08004c97 	.word	0x08004c97
 8004420:	08004c97 	.word	0x08004c97
 8004424:	08004779 	.word	0x08004779
 8004428:	08004c97 	.word	0x08004c97
 800442c:	08004c97 	.word	0x08004c97
 8004430:	08004c97 	.word	0x08004c97
 8004434:	08004c97 	.word	0x08004c97
 8004438:	08004c97 	.word	0x08004c97
 800443c:	08004c97 	.word	0x08004c97
 8004440:	08004c97 	.word	0x08004c97
 8004444:	080047f1 	.word	0x080047f1
 8004448:	08004c97 	.word	0x08004c97
 800444c:	08004c97 	.word	0x08004c97
 8004450:	08004c97 	.word	0x08004c97
 8004454:	08004c97 	.word	0x08004c97
 8004458:	08004c97 	.word	0x08004c97
 800445c:	08004c97 	.word	0x08004c97
 8004460:	08004c97 	.word	0x08004c97
 8004464:	08004c97 	.word	0x08004c97
 8004468:	08004c97 	.word	0x08004c97
 800446c:	08004c97 	.word	0x08004c97
 8004470:	08004c97 	.word	0x08004c97
 8004474:	08004c97 	.word	0x08004c97
 8004478:	08004c97 	.word	0x08004c97
 800447c:	08004c97 	.word	0x08004c97
 8004480:	08004c97 	.word	0x08004c97
 8004484:	08004873 	.word	0x08004873
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2b40      	cmp	r3, #64	@ 0x40
 800448c:	f000 82c1 	beq.w	8004a12 <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8004490:	f000 bc01 	b.w	8004c96 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8004494:	69b9      	ldr	r1, [r7, #24]
 8004496:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800449a:	f000 fdd9 	bl	8005050 <RCCEx_GetSAIxPeriphCLKFreq>
 800449e:	61f8      	str	r0, [r7, #28]
      break;
 80044a0:	e3fa      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 80044a2:	69b9      	ldr	r1, [r7, #24]
 80044a4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80044a8:	f000 fdd2 	bl	8005050 <RCCEx_GetSAIxPeriphCLKFreq>
 80044ac:	61f8      	str	r0, [r7, #28]
      break;
 80044ae:	e3f3      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 80044b0:	40021000 	.word	0x40021000
 80044b4:	0003d090 	.word	0x0003d090
 80044b8:	0800a8f4 	.word	0x0800a8f4
 80044bc:	00f42400 	.word	0x00f42400
 80044c0:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80044c4:	4ba9      	ldr	r3, [pc, #676]	@ (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80044c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044ca:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80044ce:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80044d6:	d00c      	beq.n	80044f2 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80044de:	d87f      	bhi.n	80045e0 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80044e6:	d04e      	beq.n	8004586 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044ee:	d01d      	beq.n	800452c <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 80044f0:	e076      	b.n	80045e0 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80044f2:	4b9e      	ldr	r3, [pc, #632]	@ (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f003 0302 	and.w	r3, r3, #2
 80044fa:	2b02      	cmp	r3, #2
 80044fc:	d172      	bne.n	80045e4 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80044fe:	4b9b      	ldr	r3, [pc, #620]	@ (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f003 0308 	and.w	r3, r3, #8
 8004506:	2b00      	cmp	r3, #0
 8004508:	d005      	beq.n	8004516 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 800450a:	4b98      	ldr	r3, [pc, #608]	@ (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	091b      	lsrs	r3, r3, #4
 8004510:	f003 030f 	and.w	r3, r3, #15
 8004514:	e005      	b.n	8004522 <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 8004516:	4b95      	ldr	r3, [pc, #596]	@ (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004518:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800451c:	0a1b      	lsrs	r3, r3, #8
 800451e:	f003 030f 	and.w	r3, r3, #15
 8004522:	4a93      	ldr	r2, [pc, #588]	@ (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8004524:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004528:	61fb      	str	r3, [r7, #28]
          break;
 800452a:	e05b      	b.n	80045e4 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800452c:	4b8f      	ldr	r3, [pc, #572]	@ (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004534:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004538:	d156      	bne.n	80045e8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800453a:	4b8c      	ldr	r3, [pc, #560]	@ (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004542:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004546:	d14f      	bne.n	80045e8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004548:	4b88      	ldr	r3, [pc, #544]	@ (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800454a:	68db      	ldr	r3, [r3, #12]
 800454c:	0a1b      	lsrs	r3, r3, #8
 800454e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004552:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004554:	69bb      	ldr	r3, [r7, #24]
 8004556:	68fa      	ldr	r2, [r7, #12]
 8004558:	fb03 f202 	mul.w	r2, r3, r2
 800455c:	4b83      	ldr	r3, [pc, #524]	@ (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800455e:	68db      	ldr	r3, [r3, #12]
 8004560:	091b      	lsrs	r3, r3, #4
 8004562:	f003 0307 	and.w	r3, r3, #7
 8004566:	3301      	adds	r3, #1
 8004568:	fbb2 f3f3 	udiv	r3, r2, r3
 800456c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800456e:	4b7f      	ldr	r3, [pc, #508]	@ (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004570:	68db      	ldr	r3, [r3, #12]
 8004572:	0d5b      	lsrs	r3, r3, #21
 8004574:	f003 0303 	and.w	r3, r3, #3
 8004578:	3301      	adds	r3, #1
 800457a:	005b      	lsls	r3, r3, #1
 800457c:	69ba      	ldr	r2, [r7, #24]
 800457e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004582:	61fb      	str	r3, [r7, #28]
          break;
 8004584:	e030      	b.n	80045e8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8004586:	4b79      	ldr	r3, [pc, #484]	@ (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800458e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004592:	d12b      	bne.n	80045ec <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8004594:	4b75      	ldr	r3, [pc, #468]	@ (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004596:	691b      	ldr	r3, [r3, #16]
 8004598:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800459c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80045a0:	d124      	bne.n	80045ec <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80045a2:	4b72      	ldr	r3, [pc, #456]	@ (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80045a4:	691b      	ldr	r3, [r3, #16]
 80045a6:	0a1b      	lsrs	r3, r3, #8
 80045a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80045ac:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80045ae:	69bb      	ldr	r3, [r7, #24]
 80045b0:	68fa      	ldr	r2, [r7, #12]
 80045b2:	fb03 f202 	mul.w	r2, r3, r2
 80045b6:	4b6d      	ldr	r3, [pc, #436]	@ (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80045b8:	68db      	ldr	r3, [r3, #12]
 80045ba:	091b      	lsrs	r3, r3, #4
 80045bc:	f003 0307 	and.w	r3, r3, #7
 80045c0:	3301      	adds	r3, #1
 80045c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80045c6:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80045c8:	4b68      	ldr	r3, [pc, #416]	@ (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80045ca:	691b      	ldr	r3, [r3, #16]
 80045cc:	0d5b      	lsrs	r3, r3, #21
 80045ce:	f003 0303 	and.w	r3, r3, #3
 80045d2:	3301      	adds	r3, #1
 80045d4:	005b      	lsls	r3, r3, #1
 80045d6:	69ba      	ldr	r2, [r7, #24]
 80045d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80045dc:	61fb      	str	r3, [r7, #28]
          break;
 80045de:	e005      	b.n	80045ec <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 80045e0:	bf00      	nop
 80045e2:	e359      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80045e4:	bf00      	nop
 80045e6:	e357      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80045e8:	bf00      	nop
 80045ea:	e355      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80045ec:	bf00      	nop
        break;
 80045ee:	e353      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80045f0:	4b5e      	ldr	r3, [pc, #376]	@ (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80045f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045f6:	f003 0303 	and.w	r3, r3, #3
 80045fa:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	2b03      	cmp	r3, #3
 8004600:	d827      	bhi.n	8004652 <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 8004602:	a201      	add	r2, pc, #4	@ (adr r2, 8004608 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8004604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004608:	08004619 	.word	0x08004619
 800460c:	08004621 	.word	0x08004621
 8004610:	08004629 	.word	0x08004629
 8004614:	0800463d 	.word	0x0800463d
          frequency = HAL_RCC_GetPCLK2Freq();
 8004618:	f7ff fa48 	bl	8003aac <HAL_RCC_GetPCLK2Freq>
 800461c:	61f8      	str	r0, [r7, #28]
          break;
 800461e:	e01d      	b.n	800465c <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 8004620:	f7ff f996 	bl	8003950 <HAL_RCC_GetSysClockFreq>
 8004624:	61f8      	str	r0, [r7, #28]
          break;
 8004626:	e019      	b.n	800465c <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004628:	4b50      	ldr	r3, [pc, #320]	@ (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004630:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004634:	d10f      	bne.n	8004656 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 8004636:	4b4f      	ldr	r3, [pc, #316]	@ (8004774 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004638:	61fb      	str	r3, [r7, #28]
          break;
 800463a:	e00c      	b.n	8004656 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800463c:	4b4b      	ldr	r3, [pc, #300]	@ (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800463e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004642:	f003 0302 	and.w	r3, r3, #2
 8004646:	2b02      	cmp	r3, #2
 8004648:	d107      	bne.n	800465a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 800464a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800464e:	61fb      	str	r3, [r7, #28]
          break;
 8004650:	e003      	b.n	800465a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 8004652:	bf00      	nop
 8004654:	e320      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004656:	bf00      	nop
 8004658:	e31e      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800465a:	bf00      	nop
        break;
 800465c:	e31c      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800465e:	4b43      	ldr	r3, [pc, #268]	@ (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004660:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004664:	f003 030c 	and.w	r3, r3, #12
 8004668:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	2b0c      	cmp	r3, #12
 800466e:	d83a      	bhi.n	80046e6 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8004670:	a201      	add	r2, pc, #4	@ (adr r2, 8004678 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 8004672:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004676:	bf00      	nop
 8004678:	080046ad 	.word	0x080046ad
 800467c:	080046e7 	.word	0x080046e7
 8004680:	080046e7 	.word	0x080046e7
 8004684:	080046e7 	.word	0x080046e7
 8004688:	080046b5 	.word	0x080046b5
 800468c:	080046e7 	.word	0x080046e7
 8004690:	080046e7 	.word	0x080046e7
 8004694:	080046e7 	.word	0x080046e7
 8004698:	080046bd 	.word	0x080046bd
 800469c:	080046e7 	.word	0x080046e7
 80046a0:	080046e7 	.word	0x080046e7
 80046a4:	080046e7 	.word	0x080046e7
 80046a8:	080046d1 	.word	0x080046d1
          frequency = HAL_RCC_GetPCLK1Freq();
 80046ac:	f7ff f9e8 	bl	8003a80 <HAL_RCC_GetPCLK1Freq>
 80046b0:	61f8      	str	r0, [r7, #28]
          break;
 80046b2:	e01d      	b.n	80046f0 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 80046b4:	f7ff f94c 	bl	8003950 <HAL_RCC_GetSysClockFreq>
 80046b8:	61f8      	str	r0, [r7, #28]
          break;
 80046ba:	e019      	b.n	80046f0 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80046bc:	4b2b      	ldr	r3, [pc, #172]	@ (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046c8:	d10f      	bne.n	80046ea <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 80046ca:	4b2a      	ldr	r3, [pc, #168]	@ (8004774 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80046cc:	61fb      	str	r3, [r7, #28]
          break;
 80046ce:	e00c      	b.n	80046ea <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80046d0:	4b26      	ldr	r3, [pc, #152]	@ (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80046d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046d6:	f003 0302 	and.w	r3, r3, #2
 80046da:	2b02      	cmp	r3, #2
 80046dc:	d107      	bne.n	80046ee <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 80046de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046e2:	61fb      	str	r3, [r7, #28]
          break;
 80046e4:	e003      	b.n	80046ee <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 80046e6:	bf00      	nop
 80046e8:	e2d6      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80046ea:	bf00      	nop
 80046ec:	e2d4      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80046ee:	bf00      	nop
        break;
 80046f0:	e2d2      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80046f2:	4b1e      	ldr	r3, [pc, #120]	@ (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80046f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046f8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80046fc:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	2b30      	cmp	r3, #48	@ 0x30
 8004702:	d021      	beq.n	8004748 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	2b30      	cmp	r3, #48	@ 0x30
 8004708:	d829      	bhi.n	800475e <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	2b20      	cmp	r3, #32
 800470e:	d011      	beq.n	8004734 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	2b20      	cmp	r3, #32
 8004714:	d823      	bhi.n	800475e <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8004716:	693b      	ldr	r3, [r7, #16]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d003      	beq.n	8004724 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	2b10      	cmp	r3, #16
 8004720:	d004      	beq.n	800472c <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 8004722:	e01c      	b.n	800475e <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004724:	f7ff f9ac 	bl	8003a80 <HAL_RCC_GetPCLK1Freq>
 8004728:	61f8      	str	r0, [r7, #28]
          break;
 800472a:	e01d      	b.n	8004768 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 800472c:	f7ff f910 	bl	8003950 <HAL_RCC_GetSysClockFreq>
 8004730:	61f8      	str	r0, [r7, #28]
          break;
 8004732:	e019      	b.n	8004768 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004734:	4b0d      	ldr	r3, [pc, #52]	@ (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800473c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004740:	d10f      	bne.n	8004762 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 8004742:	4b0c      	ldr	r3, [pc, #48]	@ (8004774 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004744:	61fb      	str	r3, [r7, #28]
          break;
 8004746:	e00c      	b.n	8004762 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004748:	4b08      	ldr	r3, [pc, #32]	@ (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800474a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800474e:	f003 0302 	and.w	r3, r3, #2
 8004752:	2b02      	cmp	r3, #2
 8004754:	d107      	bne.n	8004766 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 8004756:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800475a:	61fb      	str	r3, [r7, #28]
          break;
 800475c:	e003      	b.n	8004766 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 800475e:	bf00      	nop
 8004760:	e29a      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004762:	bf00      	nop
 8004764:	e298      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004766:	bf00      	nop
        break;
 8004768:	e296      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 800476a:	bf00      	nop
 800476c:	40021000 	.word	0x40021000
 8004770:	0800a8f4 	.word	0x0800a8f4
 8004774:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8004778:	4b9b      	ldr	r3, [pc, #620]	@ (80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800477a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800477e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004782:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	2bc0      	cmp	r3, #192	@ 0xc0
 8004788:	d021      	beq.n	80047ce <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	2bc0      	cmp	r3, #192	@ 0xc0
 800478e:	d829      	bhi.n	80047e4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	2b80      	cmp	r3, #128	@ 0x80
 8004794:	d011      	beq.n	80047ba <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	2b80      	cmp	r3, #128	@ 0x80
 800479a:	d823      	bhi.n	80047e4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800479c:	693b      	ldr	r3, [r7, #16]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d003      	beq.n	80047aa <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	2b40      	cmp	r3, #64	@ 0x40
 80047a6:	d004      	beq.n	80047b2 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 80047a8:	e01c      	b.n	80047e4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 80047aa:	f7ff f969 	bl	8003a80 <HAL_RCC_GetPCLK1Freq>
 80047ae:	61f8      	str	r0, [r7, #28]
          break;
 80047b0:	e01d      	b.n	80047ee <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 80047b2:	f7ff f8cd 	bl	8003950 <HAL_RCC_GetSysClockFreq>
 80047b6:	61f8      	str	r0, [r7, #28]
          break;
 80047b8:	e019      	b.n	80047ee <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80047ba:	4b8b      	ldr	r3, [pc, #556]	@ (80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047c6:	d10f      	bne.n	80047e8 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 80047c8:	4b88      	ldr	r3, [pc, #544]	@ (80049ec <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80047ca:	61fb      	str	r3, [r7, #28]
          break;
 80047cc:	e00c      	b.n	80047e8 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80047ce:	4b86      	ldr	r3, [pc, #536]	@ (80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80047d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047d4:	f003 0302 	and.w	r3, r3, #2
 80047d8:	2b02      	cmp	r3, #2
 80047da:	d107      	bne.n	80047ec <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 80047dc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047e0:	61fb      	str	r3, [r7, #28]
          break;
 80047e2:	e003      	b.n	80047ec <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 80047e4:	bf00      	nop
 80047e6:	e257      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80047e8:	bf00      	nop
 80047ea:	e255      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80047ec:	bf00      	nop
        break;
 80047ee:	e253      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80047f0:	4b7d      	ldr	r3, [pc, #500]	@ (80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80047f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047fa:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004802:	d025      	beq.n	8004850 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800480a:	d82c      	bhi.n	8004866 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004812:	d013      	beq.n	800483c <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8004814:	693b      	ldr	r3, [r7, #16]
 8004816:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800481a:	d824      	bhi.n	8004866 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d004      	beq.n	800482c <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004828:	d004      	beq.n	8004834 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 800482a:	e01c      	b.n	8004866 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 800482c:	f7ff f928 	bl	8003a80 <HAL_RCC_GetPCLK1Freq>
 8004830:	61f8      	str	r0, [r7, #28]
          break;
 8004832:	e01d      	b.n	8004870 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004834:	f7ff f88c 	bl	8003950 <HAL_RCC_GetSysClockFreq>
 8004838:	61f8      	str	r0, [r7, #28]
          break;
 800483a:	e019      	b.n	8004870 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800483c:	4b6a      	ldr	r3, [pc, #424]	@ (80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004844:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004848:	d10f      	bne.n	800486a <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 800484a:	4b68      	ldr	r3, [pc, #416]	@ (80049ec <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 800484c:	61fb      	str	r3, [r7, #28]
          break;
 800484e:	e00c      	b.n	800486a <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004850:	4b65      	ldr	r3, [pc, #404]	@ (80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004852:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004856:	f003 0302 	and.w	r3, r3, #2
 800485a:	2b02      	cmp	r3, #2
 800485c:	d107      	bne.n	800486e <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 800485e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004862:	61fb      	str	r3, [r7, #28]
          break;
 8004864:	e003      	b.n	800486e <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 8004866:	bf00      	nop
 8004868:	e216      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800486a:	bf00      	nop
 800486c:	e214      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800486e:	bf00      	nop
        break;
 8004870:	e212      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004872:	4b5d      	ldr	r3, [pc, #372]	@ (80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004874:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004878:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800487c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004884:	d025      	beq.n	80048d2 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800488c:	d82c      	bhi.n	80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004894:	d013      	beq.n	80048be <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8004896:	693b      	ldr	r3, [r7, #16]
 8004898:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800489c:	d824      	bhi.n	80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d004      	beq.n	80048ae <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048aa:	d004      	beq.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 80048ac:	e01c      	b.n	80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 80048ae:	f7ff f8e7 	bl	8003a80 <HAL_RCC_GetPCLK1Freq>
 80048b2:	61f8      	str	r0, [r7, #28]
          break;
 80048b4:	e01d      	b.n	80048f2 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 80048b6:	f7ff f84b 	bl	8003950 <HAL_RCC_GetSysClockFreq>
 80048ba:	61f8      	str	r0, [r7, #28]
          break;
 80048bc:	e019      	b.n	80048f2 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80048be:	4b4a      	ldr	r3, [pc, #296]	@ (80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048ca:	d10f      	bne.n	80048ec <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 80048cc:	4b47      	ldr	r3, [pc, #284]	@ (80049ec <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80048ce:	61fb      	str	r3, [r7, #28]
          break;
 80048d0:	e00c      	b.n	80048ec <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80048d2:	4b45      	ldr	r3, [pc, #276]	@ (80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80048d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048d8:	f003 0302 	and.w	r3, r3, #2
 80048dc:	2b02      	cmp	r3, #2
 80048de:	d107      	bne.n	80048f0 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 80048e0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80048e4:	61fb      	str	r3, [r7, #28]
          break;
 80048e6:	e003      	b.n	80048f0 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 80048e8:	bf00      	nop
 80048ea:	e1d5      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80048ec:	bf00      	nop
 80048ee:	e1d3      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80048f0:	bf00      	nop
        break;
 80048f2:	e1d1      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80048f4:	4b3c      	ldr	r3, [pc, #240]	@ (80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80048f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048fa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80048fe:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004900:	693b      	ldr	r3, [r7, #16]
 8004902:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004906:	d00c      	beq.n	8004922 <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800490e:	d864      	bhi.n	80049da <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004916:	d008      	beq.n	800492a <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8004918:	693b      	ldr	r3, [r7, #16]
 800491a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800491e:	d030      	beq.n	8004982 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8004920:	e05b      	b.n	80049da <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 8004922:	f7ff f815 	bl	8003950 <HAL_RCC_GetSysClockFreq>
 8004926:	61f8      	str	r0, [r7, #28]
          break;
 8004928:	e05c      	b.n	80049e4 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 800492a:	4b2f      	ldr	r3, [pc, #188]	@ (80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004932:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004936:	d152      	bne.n	80049de <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 8004938:	4b2b      	ldr	r3, [pc, #172]	@ (80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800493a:	691b      	ldr	r3, [r3, #16]
 800493c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004940:	2b00      	cmp	r3, #0
 8004942:	d04c      	beq.n	80049de <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004944:	4b28      	ldr	r3, [pc, #160]	@ (80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004946:	691b      	ldr	r3, [r3, #16]
 8004948:	0a1b      	lsrs	r3, r3, #8
 800494a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800494e:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004950:	69bb      	ldr	r3, [r7, #24]
 8004952:	68fa      	ldr	r2, [r7, #12]
 8004954:	fb03 f202 	mul.w	r2, r3, r2
 8004958:	4b23      	ldr	r3, [pc, #140]	@ (80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800495a:	68db      	ldr	r3, [r3, #12]
 800495c:	091b      	lsrs	r3, r3, #4
 800495e:	f003 0307 	and.w	r3, r3, #7
 8004962:	3301      	adds	r3, #1
 8004964:	fbb2 f3f3 	udiv	r3, r2, r3
 8004968:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 800496a:	4b1f      	ldr	r3, [pc, #124]	@ (80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800496c:	691b      	ldr	r3, [r3, #16]
 800496e:	0e5b      	lsrs	r3, r3, #25
 8004970:	f003 0303 	and.w	r3, r3, #3
 8004974:	3301      	adds	r3, #1
 8004976:	005b      	lsls	r3, r3, #1
 8004978:	69ba      	ldr	r2, [r7, #24]
 800497a:	fbb2 f3f3 	udiv	r3, r2, r3
 800497e:	61fb      	str	r3, [r7, #28]
          break;
 8004980:	e02d      	b.n	80049de <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 8004982:	4b19      	ldr	r3, [pc, #100]	@ (80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800498a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800498e:	d128      	bne.n	80049e2 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8004990:	4b15      	ldr	r3, [pc, #84]	@ (80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004992:	695b      	ldr	r3, [r3, #20]
 8004994:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004998:	2b00      	cmp	r3, #0
 800499a:	d022      	beq.n	80049e2 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800499c:	4b12      	ldr	r3, [pc, #72]	@ (80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800499e:	695b      	ldr	r3, [r3, #20]
 80049a0:	0a1b      	lsrs	r3, r3, #8
 80049a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049a6:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80049a8:	69bb      	ldr	r3, [r7, #24]
 80049aa:	68fa      	ldr	r2, [r7, #12]
 80049ac:	fb03 f202 	mul.w	r2, r3, r2
 80049b0:	4b0d      	ldr	r3, [pc, #52]	@ (80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80049b2:	68db      	ldr	r3, [r3, #12]
 80049b4:	091b      	lsrs	r3, r3, #4
 80049b6:	f003 0307 	and.w	r3, r3, #7
 80049ba:	3301      	adds	r3, #1
 80049bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80049c0:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 80049c2:	4b09      	ldr	r3, [pc, #36]	@ (80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80049c4:	695b      	ldr	r3, [r3, #20]
 80049c6:	0e5b      	lsrs	r3, r3, #25
 80049c8:	f003 0303 	and.w	r3, r3, #3
 80049cc:	3301      	adds	r3, #1
 80049ce:	005b      	lsls	r3, r3, #1
 80049d0:	69ba      	ldr	r2, [r7, #24]
 80049d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80049d6:	61fb      	str	r3, [r7, #28]
          break;
 80049d8:	e003      	b.n	80049e2 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 80049da:	bf00      	nop
 80049dc:	e15c      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80049de:	bf00      	nop
 80049e0:	e15a      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80049e2:	bf00      	nop
        break;
 80049e4:	e158      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 80049e6:	bf00      	nop
 80049e8:	40021000 	.word	0x40021000
 80049ec:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 80049f0:	4b9d      	ldr	r3, [pc, #628]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80049f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049f6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80049fa:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 80049fc:	693b      	ldr	r3, [r7, #16]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d103      	bne.n	8004a0a <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 8004a02:	f7ff f853 	bl	8003aac <HAL_RCC_GetPCLK2Freq>
 8004a06:	61f8      	str	r0, [r7, #28]
        break;
 8004a08:	e146      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 8004a0a:	f7fe ffa1 	bl	8003950 <HAL_RCC_GetSysClockFreq>
 8004a0e:	61f8      	str	r0, [r7, #28]
        break;
 8004a10:	e142      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004a12:	4b95      	ldr	r3, [pc, #596]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a18:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004a1c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004a1e:	693b      	ldr	r3, [r7, #16]
 8004a20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a24:	d013      	beq.n	8004a4e <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a2c:	d819      	bhi.n	8004a62 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d004      	beq.n	8004a3e <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a3a:	d004      	beq.n	8004a46 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 8004a3c:	e011      	b.n	8004a62 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004a3e:	f7ff f81f 	bl	8003a80 <HAL_RCC_GetPCLK1Freq>
 8004a42:	61f8      	str	r0, [r7, #28]
          break;
 8004a44:	e010      	b.n	8004a68 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 8004a46:	f7fe ff83 	bl	8003950 <HAL_RCC_GetSysClockFreq>
 8004a4a:	61f8      	str	r0, [r7, #28]
          break;
 8004a4c:	e00c      	b.n	8004a68 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004a4e:	4b86      	ldr	r3, [pc, #536]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a5a:	d104      	bne.n	8004a66 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8004a5c:	4b83      	ldr	r3, [pc, #524]	@ (8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004a5e:	61fb      	str	r3, [r7, #28]
          break;
 8004a60:	e001      	b.n	8004a66 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 8004a62:	bf00      	nop
 8004a64:	e118      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004a66:	bf00      	nop
        break;
 8004a68:	e116      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8004a6a:	4b7f      	ldr	r3, [pc, #508]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004a6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a70:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004a74:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a7c:	d013      	beq.n	8004aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a84:	d819      	bhi.n	8004aba <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d004      	beq.n	8004a96 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a92:	d004      	beq.n	8004a9e <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 8004a94:	e011      	b.n	8004aba <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004a96:	f7fe fff3 	bl	8003a80 <HAL_RCC_GetPCLK1Freq>
 8004a9a:	61f8      	str	r0, [r7, #28]
          break;
 8004a9c:	e010      	b.n	8004ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004a9e:	f7fe ff57 	bl	8003950 <HAL_RCC_GetSysClockFreq>
 8004aa2:	61f8      	str	r0, [r7, #28]
          break;
 8004aa4:	e00c      	b.n	8004ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004aa6:	4b70      	ldr	r3, [pc, #448]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004aae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ab2:	d104      	bne.n	8004abe <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 8004ab4:	4b6d      	ldr	r3, [pc, #436]	@ (8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004ab6:	61fb      	str	r3, [r7, #28]
          break;
 8004ab8:	e001      	b.n	8004abe <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 8004aba:	bf00      	nop
 8004abc:	e0ec      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004abe:	bf00      	nop
        break;
 8004ac0:	e0ea      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8004ac2:	4b69      	ldr	r3, [pc, #420]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004ac4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ac8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004acc:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ad4:	d013      	beq.n	8004afe <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004adc:	d819      	bhi.n	8004b12 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d004      	beq.n	8004aee <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8004ae4:	693b      	ldr	r3, [r7, #16]
 8004ae6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004aea:	d004      	beq.n	8004af6 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 8004aec:	e011      	b.n	8004b12 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004aee:	f7fe ffc7 	bl	8003a80 <HAL_RCC_GetPCLK1Freq>
 8004af2:	61f8      	str	r0, [r7, #28]
          break;
 8004af4:	e010      	b.n	8004b18 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 8004af6:	f7fe ff2b 	bl	8003950 <HAL_RCC_GetSysClockFreq>
 8004afa:	61f8      	str	r0, [r7, #28]
          break;
 8004afc:	e00c      	b.n	8004b18 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004afe:	4b5a      	ldr	r3, [pc, #360]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b0a:	d104      	bne.n	8004b16 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 8004b0c:	4b57      	ldr	r3, [pc, #348]	@ (8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004b0e:	61fb      	str	r3, [r7, #28]
          break;
 8004b10:	e001      	b.n	8004b16 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 8004b12:	bf00      	nop
 8004b14:	e0c0      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004b16:	bf00      	nop
        break;
 8004b18:	e0be      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8004b1a:	4b53      	ldr	r3, [pc, #332]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004b1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b20:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004b24:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004b2c:	d02c      	beq.n	8004b88 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004b34:	d833      	bhi.n	8004b9e <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004b3c:	d01a      	beq.n	8004b74 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004b44:	d82b      	bhi.n	8004b9e <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d004      	beq.n	8004b56 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8004b4c:	693b      	ldr	r3, [r7, #16]
 8004b4e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004b52:	d004      	beq.n	8004b5e <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 8004b54:	e023      	b.n	8004b9e <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004b56:	f7fe ff93 	bl	8003a80 <HAL_RCC_GetPCLK1Freq>
 8004b5a:	61f8      	str	r0, [r7, #28]
          break;
 8004b5c:	e026      	b.n	8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004b5e:	4b42      	ldr	r3, [pc, #264]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004b60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b64:	f003 0302 	and.w	r3, r3, #2
 8004b68:	2b02      	cmp	r3, #2
 8004b6a:	d11a      	bne.n	8004ba2 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8004b6c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004b70:	61fb      	str	r3, [r7, #28]
          break;
 8004b72:	e016      	b.n	8004ba2 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004b74:	4b3c      	ldr	r3, [pc, #240]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b80:	d111      	bne.n	8004ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 8004b82:	4b3a      	ldr	r3, [pc, #232]	@ (8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004b84:	61fb      	str	r3, [r7, #28]
          break;
 8004b86:	e00e      	b.n	8004ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004b88:	4b37      	ldr	r3, [pc, #220]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b8e:	f003 0302 	and.w	r3, r3, #2
 8004b92:	2b02      	cmp	r3, #2
 8004b94:	d109      	bne.n	8004baa <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 8004b96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b9a:	61fb      	str	r3, [r7, #28]
          break;
 8004b9c:	e005      	b.n	8004baa <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 8004b9e:	bf00      	nop
 8004ba0:	e07a      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004ba2:	bf00      	nop
 8004ba4:	e078      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004ba6:	bf00      	nop
 8004ba8:	e076      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004baa:	bf00      	nop
        break;
 8004bac:	e074      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8004bae:	4b2e      	ldr	r3, [pc, #184]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004bb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bb4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8004bb8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004bc0:	d02c      	beq.n	8004c1c <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8004bc2:	693b      	ldr	r3, [r7, #16]
 8004bc4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004bc8:	d833      	bhi.n	8004c32 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004bd0:	d01a      	beq.n	8004c08 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004bd8:	d82b      	bhi.n	8004c32 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d004      	beq.n	8004bea <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004be6:	d004      	beq.n	8004bf2 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 8004be8:	e023      	b.n	8004c32 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004bea:	f7fe ff49 	bl	8003a80 <HAL_RCC_GetPCLK1Freq>
 8004bee:	61f8      	str	r0, [r7, #28]
          break;
 8004bf0:	e026      	b.n	8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004bf2:	4b1d      	ldr	r3, [pc, #116]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004bf4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bf8:	f003 0302 	and.w	r3, r3, #2
 8004bfc:	2b02      	cmp	r3, #2
 8004bfe:	d11a      	bne.n	8004c36 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 8004c00:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004c04:	61fb      	str	r3, [r7, #28]
          break;
 8004c06:	e016      	b.n	8004c36 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004c08:	4b17      	ldr	r3, [pc, #92]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c14:	d111      	bne.n	8004c3a <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 8004c16:	4b15      	ldr	r3, [pc, #84]	@ (8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004c18:	61fb      	str	r3, [r7, #28]
          break;
 8004c1a:	e00e      	b.n	8004c3a <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004c1c:	4b12      	ldr	r3, [pc, #72]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004c1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c22:	f003 0302 	and.w	r3, r3, #2
 8004c26:	2b02      	cmp	r3, #2
 8004c28:	d109      	bne.n	8004c3e <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 8004c2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c2e:	61fb      	str	r3, [r7, #28]
          break;
 8004c30:	e005      	b.n	8004c3e <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 8004c32:	bf00      	nop
 8004c34:	e030      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004c36:	bf00      	nop
 8004c38:	e02e      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004c3a:	bf00      	nop
 8004c3c:	e02c      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004c3e:	bf00      	nop
        break;
 8004c40:	e02a      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8004c42:	4b09      	ldr	r3, [pc, #36]	@ (8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004c44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c48:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004c4c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004c4e:	693b      	ldr	r3, [r7, #16]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d004      	beq.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 8004c54:	693b      	ldr	r3, [r7, #16]
 8004c56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c5a:	d009      	beq.n	8004c70 <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 8004c5c:	e012      	b.n	8004c84 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004c5e:	f7fe ff0f 	bl	8003a80 <HAL_RCC_GetPCLK1Freq>
 8004c62:	61f8      	str	r0, [r7, #28]
          break;
 8004c64:	e00e      	b.n	8004c84 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 8004c66:	bf00      	nop
 8004c68:	40021000 	.word	0x40021000
 8004c6c:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004c70:	4b0c      	ldr	r3, [pc, #48]	@ (8004ca4 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c7c:	d101      	bne.n	8004c82 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 8004c7e:	4b0a      	ldr	r3, [pc, #40]	@ (8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 8004c80:	61fb      	str	r3, [r7, #28]
          break;
 8004c82:	bf00      	nop
        break;
 8004c84:	e008      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004c86:	bf00      	nop
 8004c88:	e006      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004c8a:	bf00      	nop
 8004c8c:	e004      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004c8e:	bf00      	nop
 8004c90:	e002      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004c92:	bf00      	nop
 8004c94:	e000      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004c96:	bf00      	nop
    }
  }

  return(frequency);
 8004c98:	69fb      	ldr	r3, [r7, #28]
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	3720      	adds	r7, #32
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}
 8004ca2:	bf00      	nop
 8004ca4:	40021000 	.word	0x40021000
 8004ca8:	00f42400 	.word	0x00f42400

08004cac <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b084      	sub	sp, #16
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
 8004cb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004cba:	4b75      	ldr	r3, [pc, #468]	@ (8004e90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cbc:	68db      	ldr	r3, [r3, #12]
 8004cbe:	f003 0303 	and.w	r3, r3, #3
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d018      	beq.n	8004cf8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004cc6:	4b72      	ldr	r3, [pc, #456]	@ (8004e90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004cc8:	68db      	ldr	r3, [r3, #12]
 8004cca:	f003 0203 	and.w	r2, r3, #3
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	429a      	cmp	r2, r3
 8004cd4:	d10d      	bne.n	8004cf2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
       ||
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d009      	beq.n	8004cf2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004cde:	4b6c      	ldr	r3, [pc, #432]	@ (8004e90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ce0:	68db      	ldr	r3, [r3, #12]
 8004ce2:	091b      	lsrs	r3, r3, #4
 8004ce4:	f003 0307 	and.w	r3, r3, #7
 8004ce8:	1c5a      	adds	r2, r3, #1
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	685b      	ldr	r3, [r3, #4]
       ||
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d047      	beq.n	8004d82 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	73fb      	strb	r3, [r7, #15]
 8004cf6:	e044      	b.n	8004d82 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	2b03      	cmp	r3, #3
 8004cfe:	d018      	beq.n	8004d32 <RCCEx_PLLSAI1_Config+0x86>
 8004d00:	2b03      	cmp	r3, #3
 8004d02:	d825      	bhi.n	8004d50 <RCCEx_PLLSAI1_Config+0xa4>
 8004d04:	2b01      	cmp	r3, #1
 8004d06:	d002      	beq.n	8004d0e <RCCEx_PLLSAI1_Config+0x62>
 8004d08:	2b02      	cmp	r3, #2
 8004d0a:	d009      	beq.n	8004d20 <RCCEx_PLLSAI1_Config+0x74>
 8004d0c:	e020      	b.n	8004d50 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004d0e:	4b60      	ldr	r3, [pc, #384]	@ (8004e90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f003 0302 	and.w	r3, r3, #2
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d11d      	bne.n	8004d56 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d1e:	e01a      	b.n	8004d56 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004d20:	4b5b      	ldr	r3, [pc, #364]	@ (8004e90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d116      	bne.n	8004d5a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d30:	e013      	b.n	8004d5a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004d32:	4b57      	ldr	r3, [pc, #348]	@ (8004e90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d10f      	bne.n	8004d5e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004d3e:	4b54      	ldr	r3, [pc, #336]	@ (8004e90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d109      	bne.n	8004d5e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004d4e:	e006      	b.n	8004d5e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004d50:	2301      	movs	r3, #1
 8004d52:	73fb      	strb	r3, [r7, #15]
      break;
 8004d54:	e004      	b.n	8004d60 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d56:	bf00      	nop
 8004d58:	e002      	b.n	8004d60 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d5a:	bf00      	nop
 8004d5c:	e000      	b.n	8004d60 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004d5e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004d60:	7bfb      	ldrb	r3, [r7, #15]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d10d      	bne.n	8004d82 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004d66:	4b4a      	ldr	r3, [pc, #296]	@ (8004e90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d68:	68db      	ldr	r3, [r3, #12]
 8004d6a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6819      	ldr	r1, [r3, #0]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	3b01      	subs	r3, #1
 8004d78:	011b      	lsls	r3, r3, #4
 8004d7a:	430b      	orrs	r3, r1
 8004d7c:	4944      	ldr	r1, [pc, #272]	@ (8004e90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004d82:	7bfb      	ldrb	r3, [r7, #15]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d17d      	bne.n	8004e84 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004d88:	4b41      	ldr	r3, [pc, #260]	@ (8004e90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a40      	ldr	r2, [pc, #256]	@ (8004e90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d8e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004d92:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d94:	f7fc fd6a 	bl	800186c <HAL_GetTick>
 8004d98:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004d9a:	e009      	b.n	8004db0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004d9c:	f7fc fd66 	bl	800186c <HAL_GetTick>
 8004da0:	4602      	mov	r2, r0
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	1ad3      	subs	r3, r2, r3
 8004da6:	2b02      	cmp	r3, #2
 8004da8:	d902      	bls.n	8004db0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004daa:	2303      	movs	r3, #3
 8004dac:	73fb      	strb	r3, [r7, #15]
        break;
 8004dae:	e005      	b.n	8004dbc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004db0:	4b37      	ldr	r3, [pc, #220]	@ (8004e90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d1ef      	bne.n	8004d9c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004dbc:	7bfb      	ldrb	r3, [r7, #15]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d160      	bne.n	8004e84 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d111      	bne.n	8004dec <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004dc8:	4b31      	ldr	r3, [pc, #196]	@ (8004e90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dca:	691b      	ldr	r3, [r3, #16]
 8004dcc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004dd0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004dd4:	687a      	ldr	r2, [r7, #4]
 8004dd6:	6892      	ldr	r2, [r2, #8]
 8004dd8:	0211      	lsls	r1, r2, #8
 8004dda:	687a      	ldr	r2, [r7, #4]
 8004ddc:	68d2      	ldr	r2, [r2, #12]
 8004dde:	0912      	lsrs	r2, r2, #4
 8004de0:	0452      	lsls	r2, r2, #17
 8004de2:	430a      	orrs	r2, r1
 8004de4:	492a      	ldr	r1, [pc, #168]	@ (8004e90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004de6:	4313      	orrs	r3, r2
 8004de8:	610b      	str	r3, [r1, #16]
 8004dea:	e027      	b.n	8004e3c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d112      	bne.n	8004e18 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004df2:	4b27      	ldr	r3, [pc, #156]	@ (8004e90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004df4:	691b      	ldr	r3, [r3, #16]
 8004df6:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004dfa:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004dfe:	687a      	ldr	r2, [r7, #4]
 8004e00:	6892      	ldr	r2, [r2, #8]
 8004e02:	0211      	lsls	r1, r2, #8
 8004e04:	687a      	ldr	r2, [r7, #4]
 8004e06:	6912      	ldr	r2, [r2, #16]
 8004e08:	0852      	lsrs	r2, r2, #1
 8004e0a:	3a01      	subs	r2, #1
 8004e0c:	0552      	lsls	r2, r2, #21
 8004e0e:	430a      	orrs	r2, r1
 8004e10:	491f      	ldr	r1, [pc, #124]	@ (8004e90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e12:	4313      	orrs	r3, r2
 8004e14:	610b      	str	r3, [r1, #16]
 8004e16:	e011      	b.n	8004e3c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e18:	4b1d      	ldr	r3, [pc, #116]	@ (8004e90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e1a:	691b      	ldr	r3, [r3, #16]
 8004e1c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004e20:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004e24:	687a      	ldr	r2, [r7, #4]
 8004e26:	6892      	ldr	r2, [r2, #8]
 8004e28:	0211      	lsls	r1, r2, #8
 8004e2a:	687a      	ldr	r2, [r7, #4]
 8004e2c:	6952      	ldr	r2, [r2, #20]
 8004e2e:	0852      	lsrs	r2, r2, #1
 8004e30:	3a01      	subs	r2, #1
 8004e32:	0652      	lsls	r2, r2, #25
 8004e34:	430a      	orrs	r2, r1
 8004e36:	4916      	ldr	r1, [pc, #88]	@ (8004e90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004e3c:	4b14      	ldr	r3, [pc, #80]	@ (8004e90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a13      	ldr	r2, [pc, #76]	@ (8004e90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e42:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004e46:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e48:	f7fc fd10 	bl	800186c <HAL_GetTick>
 8004e4c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004e4e:	e009      	b.n	8004e64 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004e50:	f7fc fd0c 	bl	800186c <HAL_GetTick>
 8004e54:	4602      	mov	r2, r0
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	1ad3      	subs	r3, r2, r3
 8004e5a:	2b02      	cmp	r3, #2
 8004e5c:	d902      	bls.n	8004e64 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004e5e:	2303      	movs	r3, #3
 8004e60:	73fb      	strb	r3, [r7, #15]
          break;
 8004e62:	e005      	b.n	8004e70 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004e64:	4b0a      	ldr	r3, [pc, #40]	@ (8004e90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d0ef      	beq.n	8004e50 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004e70:	7bfb      	ldrb	r3, [r7, #15]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d106      	bne.n	8004e84 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004e76:	4b06      	ldr	r3, [pc, #24]	@ (8004e90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e78:	691a      	ldr	r2, [r3, #16]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	699b      	ldr	r3, [r3, #24]
 8004e7e:	4904      	ldr	r1, [pc, #16]	@ (8004e90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e80:	4313      	orrs	r3, r2
 8004e82:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004e84:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	3710      	adds	r7, #16
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd80      	pop	{r7, pc}
 8004e8e:	bf00      	nop
 8004e90:	40021000 	.word	0x40021000

08004e94 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b084      	sub	sp, #16
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004ea2:	4b6a      	ldr	r3, [pc, #424]	@ (800504c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ea4:	68db      	ldr	r3, [r3, #12]
 8004ea6:	f003 0303 	and.w	r3, r3, #3
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d018      	beq.n	8004ee0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004eae:	4b67      	ldr	r3, [pc, #412]	@ (800504c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004eb0:	68db      	ldr	r3, [r3, #12]
 8004eb2:	f003 0203 	and.w	r2, r3, #3
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	429a      	cmp	r2, r3
 8004ebc:	d10d      	bne.n	8004eda <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
       ||
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d009      	beq.n	8004eda <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004ec6:	4b61      	ldr	r3, [pc, #388]	@ (800504c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ec8:	68db      	ldr	r3, [r3, #12]
 8004eca:	091b      	lsrs	r3, r3, #4
 8004ecc:	f003 0307 	and.w	r3, r3, #7
 8004ed0:	1c5a      	adds	r2, r3, #1
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	685b      	ldr	r3, [r3, #4]
       ||
 8004ed6:	429a      	cmp	r2, r3
 8004ed8:	d047      	beq.n	8004f6a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004eda:	2301      	movs	r3, #1
 8004edc:	73fb      	strb	r3, [r7, #15]
 8004ede:	e044      	b.n	8004f6a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	2b03      	cmp	r3, #3
 8004ee6:	d018      	beq.n	8004f1a <RCCEx_PLLSAI2_Config+0x86>
 8004ee8:	2b03      	cmp	r3, #3
 8004eea:	d825      	bhi.n	8004f38 <RCCEx_PLLSAI2_Config+0xa4>
 8004eec:	2b01      	cmp	r3, #1
 8004eee:	d002      	beq.n	8004ef6 <RCCEx_PLLSAI2_Config+0x62>
 8004ef0:	2b02      	cmp	r3, #2
 8004ef2:	d009      	beq.n	8004f08 <RCCEx_PLLSAI2_Config+0x74>
 8004ef4:	e020      	b.n	8004f38 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004ef6:	4b55      	ldr	r3, [pc, #340]	@ (800504c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f003 0302 	and.w	r3, r3, #2
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d11d      	bne.n	8004f3e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f06:	e01a      	b.n	8004f3e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004f08:	4b50      	ldr	r3, [pc, #320]	@ (800504c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d116      	bne.n	8004f42 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004f14:	2301      	movs	r3, #1
 8004f16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f18:	e013      	b.n	8004f42 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004f1a:	4b4c      	ldr	r3, [pc, #304]	@ (800504c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d10f      	bne.n	8004f46 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004f26:	4b49      	ldr	r3, [pc, #292]	@ (800504c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d109      	bne.n	8004f46 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004f36:	e006      	b.n	8004f46 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	73fb      	strb	r3, [r7, #15]
      break;
 8004f3c:	e004      	b.n	8004f48 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004f3e:	bf00      	nop
 8004f40:	e002      	b.n	8004f48 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004f42:	bf00      	nop
 8004f44:	e000      	b.n	8004f48 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004f46:	bf00      	nop
    }

    if(status == HAL_OK)
 8004f48:	7bfb      	ldrb	r3, [r7, #15]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d10d      	bne.n	8004f6a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004f4e:	4b3f      	ldr	r3, [pc, #252]	@ (800504c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f50:	68db      	ldr	r3, [r3, #12]
 8004f52:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6819      	ldr	r1, [r3, #0]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	3b01      	subs	r3, #1
 8004f60:	011b      	lsls	r3, r3, #4
 8004f62:	430b      	orrs	r3, r1
 8004f64:	4939      	ldr	r1, [pc, #228]	@ (800504c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f66:	4313      	orrs	r3, r2
 8004f68:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004f6a:	7bfb      	ldrb	r3, [r7, #15]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d167      	bne.n	8005040 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004f70:	4b36      	ldr	r3, [pc, #216]	@ (800504c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a35      	ldr	r2, [pc, #212]	@ (800504c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f7a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f7c:	f7fc fc76 	bl	800186c <HAL_GetTick>
 8004f80:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004f82:	e009      	b.n	8004f98 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004f84:	f7fc fc72 	bl	800186c <HAL_GetTick>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	68bb      	ldr	r3, [r7, #8]
 8004f8c:	1ad3      	subs	r3, r2, r3
 8004f8e:	2b02      	cmp	r3, #2
 8004f90:	d902      	bls.n	8004f98 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004f92:	2303      	movs	r3, #3
 8004f94:	73fb      	strb	r3, [r7, #15]
        break;
 8004f96:	e005      	b.n	8004fa4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004f98:	4b2c      	ldr	r3, [pc, #176]	@ (800504c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d1ef      	bne.n	8004f84 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004fa4:	7bfb      	ldrb	r3, [r7, #15]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d14a      	bne.n	8005040 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d111      	bne.n	8004fd4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004fb0:	4b26      	ldr	r3, [pc, #152]	@ (800504c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fb2:	695b      	ldr	r3, [r3, #20]
 8004fb4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004fb8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fbc:	687a      	ldr	r2, [r7, #4]
 8004fbe:	6892      	ldr	r2, [r2, #8]
 8004fc0:	0211      	lsls	r1, r2, #8
 8004fc2:	687a      	ldr	r2, [r7, #4]
 8004fc4:	68d2      	ldr	r2, [r2, #12]
 8004fc6:	0912      	lsrs	r2, r2, #4
 8004fc8:	0452      	lsls	r2, r2, #17
 8004fca:	430a      	orrs	r2, r1
 8004fcc:	491f      	ldr	r1, [pc, #124]	@ (800504c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	614b      	str	r3, [r1, #20]
 8004fd2:	e011      	b.n	8004ff8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004fd4:	4b1d      	ldr	r3, [pc, #116]	@ (800504c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fd6:	695b      	ldr	r3, [r3, #20]
 8004fd8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004fdc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004fe0:	687a      	ldr	r2, [r7, #4]
 8004fe2:	6892      	ldr	r2, [r2, #8]
 8004fe4:	0211      	lsls	r1, r2, #8
 8004fe6:	687a      	ldr	r2, [r7, #4]
 8004fe8:	6912      	ldr	r2, [r2, #16]
 8004fea:	0852      	lsrs	r2, r2, #1
 8004fec:	3a01      	subs	r2, #1
 8004fee:	0652      	lsls	r2, r2, #25
 8004ff0:	430a      	orrs	r2, r1
 8004ff2:	4916      	ldr	r1, [pc, #88]	@ (800504c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004ff8:	4b14      	ldr	r3, [pc, #80]	@ (800504c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a13      	ldr	r2, [pc, #76]	@ (800504c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ffe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005002:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005004:	f7fc fc32 	bl	800186c <HAL_GetTick>
 8005008:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800500a:	e009      	b.n	8005020 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800500c:	f7fc fc2e 	bl	800186c <HAL_GetTick>
 8005010:	4602      	mov	r2, r0
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	1ad3      	subs	r3, r2, r3
 8005016:	2b02      	cmp	r3, #2
 8005018:	d902      	bls.n	8005020 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800501a:	2303      	movs	r3, #3
 800501c:	73fb      	strb	r3, [r7, #15]
          break;
 800501e:	e005      	b.n	800502c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005020:	4b0a      	ldr	r3, [pc, #40]	@ (800504c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005028:	2b00      	cmp	r3, #0
 800502a:	d0ef      	beq.n	800500c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800502c:	7bfb      	ldrb	r3, [r7, #15]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d106      	bne.n	8005040 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005032:	4b06      	ldr	r3, [pc, #24]	@ (800504c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005034:	695a      	ldr	r2, [r3, #20]
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	695b      	ldr	r3, [r3, #20]
 800503a:	4904      	ldr	r1, [pc, #16]	@ (800504c <RCCEx_PLLSAI2_Config+0x1b8>)
 800503c:	4313      	orrs	r3, r2
 800503e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005040:	7bfb      	ldrb	r3, [r7, #15]
}
 8005042:	4618      	mov	r0, r3
 8005044:	3710      	adds	r7, #16
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}
 800504a:	bf00      	nop
 800504c:	40021000 	.word	0x40021000

08005050 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8005050:	b480      	push	{r7}
 8005052:	b089      	sub	sp, #36	@ 0x24
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
 8005058:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800505a:	2300      	movs	r3, #0
 800505c:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800505e:	2300      	movs	r3, #0
 8005060:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8005062:	2300      	movs	r3, #0
 8005064:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800506c:	d10c      	bne.n	8005088 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800506e:	4b6e      	ldr	r3, [pc, #440]	@ (8005228 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005070:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005074:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8005078:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800507a:	69bb      	ldr	r3, [r7, #24]
 800507c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005080:	d112      	bne.n	80050a8 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8005082:	4b6a      	ldr	r3, [pc, #424]	@ (800522c <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005084:	61fb      	str	r3, [r7, #28]
 8005086:	e00f      	b.n	80050a8 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800508e:	d10b      	bne.n	80050a8 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8005090:	4b65      	ldr	r3, [pc, #404]	@ (8005228 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005092:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005096:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800509a:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800509c:	69bb      	ldr	r3, [r7, #24]
 800509e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80050a2:	d101      	bne.n	80050a8 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 80050a4:	4b61      	ldr	r3, [pc, #388]	@ (800522c <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 80050a6:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 80050a8:	69fb      	ldr	r3, [r7, #28]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	f040 80b4 	bne.w	8005218 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 80050b4:	69bb      	ldr	r3, [r7, #24]
 80050b6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80050ba:	d003      	beq.n	80050c4 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 80050bc:	69bb      	ldr	r3, [r7, #24]
 80050be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80050c2:	d135      	bne.n	8005130 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80050c4:	4b58      	ldr	r3, [pc, #352]	@ (8005228 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050cc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80050d0:	f040 80a1 	bne.w	8005216 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 80050d4:	4b54      	ldr	r3, [pc, #336]	@ (8005228 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80050d6:	68db      	ldr	r3, [r3, #12]
 80050d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80050dc:	2b00      	cmp	r3, #0
 80050de:	f000 809a 	beq.w	8005216 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80050e2:	4b51      	ldr	r3, [pc, #324]	@ (8005228 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80050e4:	68db      	ldr	r3, [r3, #12]
 80050e6:	091b      	lsrs	r3, r3, #4
 80050e8:	f003 0307 	and.w	r3, r3, #7
 80050ec:	3301      	adds	r3, #1
 80050ee:	693a      	ldr	r2, [r7, #16]
 80050f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80050f4:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80050f6:	4b4c      	ldr	r3, [pc, #304]	@ (8005228 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80050f8:	68db      	ldr	r3, [r3, #12]
 80050fa:	0a1b      	lsrs	r3, r3, #8
 80050fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005100:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d10a      	bne.n	800511e <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8005108:	4b47      	ldr	r3, [pc, #284]	@ (8005228 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800510a:	68db      	ldr	r3, [r3, #12]
 800510c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005110:	2b00      	cmp	r3, #0
 8005112:	d002      	beq.n	800511a <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 8005114:	2311      	movs	r3, #17
 8005116:	617b      	str	r3, [r7, #20]
 8005118:	e001      	b.n	800511e <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 800511a:	2307      	movs	r3, #7
 800511c:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800511e:	693b      	ldr	r3, [r7, #16]
 8005120:	68fa      	ldr	r2, [r7, #12]
 8005122:	fb03 f202 	mul.w	r2, r3, r2
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	fbb2 f3f3 	udiv	r3, r2, r3
 800512c:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800512e:	e072      	b.n	8005216 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8005130:	69bb      	ldr	r3, [r7, #24]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d133      	bne.n	800519e <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8005136:	4b3c      	ldr	r3, [pc, #240]	@ (8005228 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800513e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005142:	d169      	bne.n	8005218 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8005144:	4b38      	ldr	r3, [pc, #224]	@ (8005228 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005146:	691b      	ldr	r3, [r3, #16]
 8005148:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800514c:	2b00      	cmp	r3, #0
 800514e:	d063      	beq.n	8005218 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005150:	4b35      	ldr	r3, [pc, #212]	@ (8005228 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005152:	68db      	ldr	r3, [r3, #12]
 8005154:	091b      	lsrs	r3, r3, #4
 8005156:	f003 0307 	and.w	r3, r3, #7
 800515a:	3301      	adds	r3, #1
 800515c:	693a      	ldr	r2, [r7, #16]
 800515e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005162:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005164:	4b30      	ldr	r3, [pc, #192]	@ (8005228 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005166:	691b      	ldr	r3, [r3, #16]
 8005168:	0a1b      	lsrs	r3, r3, #8
 800516a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800516e:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d10a      	bne.n	800518c <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8005176:	4b2c      	ldr	r3, [pc, #176]	@ (8005228 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005178:	691b      	ldr	r3, [r3, #16]
 800517a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800517e:	2b00      	cmp	r3, #0
 8005180:	d002      	beq.n	8005188 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 8005182:	2311      	movs	r3, #17
 8005184:	617b      	str	r3, [r7, #20]
 8005186:	e001      	b.n	800518c <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8005188:	2307      	movs	r3, #7
 800518a:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	68fa      	ldr	r2, [r7, #12]
 8005190:	fb03 f202 	mul.w	r2, r3, r2
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	fbb2 f3f3 	udiv	r3, r2, r3
 800519a:	61fb      	str	r3, [r7, #28]
 800519c:	e03c      	b.n	8005218 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800519e:	69bb      	ldr	r3, [r7, #24]
 80051a0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80051a4:	d003      	beq.n	80051ae <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 80051a6:	69bb      	ldr	r3, [r7, #24]
 80051a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80051ac:	d134      	bne.n	8005218 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 80051ae:	4b1e      	ldr	r3, [pc, #120]	@ (8005228 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80051b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051ba:	d12d      	bne.n	8005218 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 80051bc:	4b1a      	ldr	r3, [pc, #104]	@ (8005228 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80051be:	695b      	ldr	r3, [r3, #20]
 80051c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d027      	beq.n	8005218 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80051c8:	4b17      	ldr	r3, [pc, #92]	@ (8005228 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80051ca:	68db      	ldr	r3, [r3, #12]
 80051cc:	091b      	lsrs	r3, r3, #4
 80051ce:	f003 0307 	and.w	r3, r3, #7
 80051d2:	3301      	adds	r3, #1
 80051d4:	693a      	ldr	r2, [r7, #16]
 80051d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80051da:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80051dc:	4b12      	ldr	r3, [pc, #72]	@ (8005228 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80051de:	695b      	ldr	r3, [r3, #20]
 80051e0:	0a1b      	lsrs	r3, r3, #8
 80051e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051e6:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 80051e8:	697b      	ldr	r3, [r7, #20]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d10a      	bne.n	8005204 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 80051ee:	4b0e      	ldr	r3, [pc, #56]	@ (8005228 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80051f0:	695b      	ldr	r3, [r3, #20]
 80051f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d002      	beq.n	8005200 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 80051fa:	2311      	movs	r3, #17
 80051fc:	617b      	str	r3, [r7, #20]
 80051fe:	e001      	b.n	8005204 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 8005200:	2307      	movs	r3, #7
 8005202:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	68fa      	ldr	r2, [r7, #12]
 8005208:	fb03 f202 	mul.w	r2, r3, r2
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005212:	61fb      	str	r3, [r7, #28]
 8005214:	e000      	b.n	8005218 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005216:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8005218:	69fb      	ldr	r3, [r7, #28]
}
 800521a:	4618      	mov	r0, r3
 800521c:	3724      	adds	r7, #36	@ 0x24
 800521e:	46bd      	mov	sp, r7
 8005220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005224:	4770      	bx	lr
 8005226:	bf00      	nop
 8005228:	40021000 	.word	0x40021000
 800522c:	001fff68 	.word	0x001fff68

08005230 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b086      	sub	sp, #24
 8005234:	af00      	add	r7, sp, #0
 8005236:	60f8      	str	r0, [r7, #12]
 8005238:	60b9      	str	r1, [r7, #8]
 800523a:	607a      	str	r2, [r7, #4]
 800523c:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800523e:	68bb      	ldr	r3, [r7, #8]
 8005240:	2b02      	cmp	r3, #2
 8005242:	d904      	bls.n	800524e <HAL_SAI_InitProtocol+0x1e>
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	3b03      	subs	r3, #3
 8005248:	2b01      	cmp	r3, #1
 800524a:	d812      	bhi.n	8005272 <HAL_SAI_InitProtocol+0x42>
 800524c:	e008      	b.n	8005260 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	687a      	ldr	r2, [r7, #4]
 8005252:	68b9      	ldr	r1, [r7, #8]
 8005254:	68f8      	ldr	r0, [r7, #12]
 8005256:	f000 fcf5 	bl	8005c44 <SAI_InitI2S>
 800525a:	4603      	mov	r3, r0
 800525c:	75fb      	strb	r3, [r7, #23]
      break;
 800525e:	e00b      	b.n	8005278 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	687a      	ldr	r2, [r7, #4]
 8005264:	68b9      	ldr	r1, [r7, #8]
 8005266:	68f8      	ldr	r0, [r7, #12]
 8005268:	f000 fd9e 	bl	8005da8 <SAI_InitPCM>
 800526c:	4603      	mov	r3, r0
 800526e:	75fb      	strb	r3, [r7, #23]
      break;
 8005270:	e002      	b.n	8005278 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	75fb      	strb	r3, [r7, #23]
      break;
 8005276:	bf00      	nop
  }

  if (status == HAL_OK)
 8005278:	7dfb      	ldrb	r3, [r7, #23]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d104      	bne.n	8005288 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 800527e:	68f8      	ldr	r0, [r7, #12]
 8005280:	f000 f808 	bl	8005294 <HAL_SAI_Init>
 8005284:	4603      	mov	r3, r0
 8005286:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005288:	7dfb      	ldrb	r3, [r7, #23]
}
 800528a:	4618      	mov	r0, r3
 800528c:	3718      	adds	r7, #24
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}
	...

08005294 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b088      	sub	sp, #32
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d101      	bne.n	80052a6 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	e155      	b.n	8005552 <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80052ac:	b2db      	uxtb	r3, r3
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d106      	bne.n	80052c0 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2200      	movs	r2, #0
 80052b6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80052ba:	6878      	ldr	r0, [r7, #4]
 80052bc:	f7fb fef4 	bl	80010a8 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 80052c0:	6878      	ldr	r0, [r7, #4]
 80052c2:	f000 fe2b 	bl	8005f1c <SAI_Disable>
 80052c6:	4603      	mov	r3, r0
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d001      	beq.n	80052d0 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 80052cc:	2301      	movs	r3, #1
 80052ce:	e140      	b.n	8005552 <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2202      	movs	r2, #2
 80052d4:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	68db      	ldr	r3, [r3, #12]
 80052dc:	2b02      	cmp	r3, #2
 80052de:	d00c      	beq.n	80052fa <HAL_SAI_Init+0x66>
 80052e0:	2b02      	cmp	r3, #2
 80052e2:	d80d      	bhi.n	8005300 <HAL_SAI_Init+0x6c>
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d002      	beq.n	80052ee <HAL_SAI_Init+0x5a>
 80052e8:	2b01      	cmp	r3, #1
 80052ea:	d003      	beq.n	80052f4 <HAL_SAI_Init+0x60>
 80052ec:	e008      	b.n	8005300 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80052ee:	2300      	movs	r3, #0
 80052f0:	61fb      	str	r3, [r7, #28]
      break;
 80052f2:	e008      	b.n	8005306 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80052f4:	2310      	movs	r3, #16
 80052f6:	61fb      	str	r3, [r7, #28]
      break;
 80052f8:	e005      	b.n	8005306 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80052fa:	2320      	movs	r3, #32
 80052fc:	61fb      	str	r3, [r7, #28]
      break;
 80052fe:	e002      	b.n	8005306 <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 8005300:	2300      	movs	r3, #0
 8005302:	61fb      	str	r3, [r7, #28]
      break;
 8005304:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	689b      	ldr	r3, [r3, #8]
 800530a:	2b03      	cmp	r3, #3
 800530c:	d81d      	bhi.n	800534a <HAL_SAI_Init+0xb6>
 800530e:	a201      	add	r2, pc, #4	@ (adr r2, 8005314 <HAL_SAI_Init+0x80>)
 8005310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005314:	08005325 	.word	0x08005325
 8005318:	0800532b 	.word	0x0800532b
 800531c:	08005333 	.word	0x08005333
 8005320:	0800533b 	.word	0x0800533b
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8005324:	2300      	movs	r3, #0
 8005326:	617b      	str	r3, [r7, #20]
      break;
 8005328:	e012      	b.n	8005350 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800532a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800532e:	617b      	str	r3, [r7, #20]
      break;
 8005330:	e00e      	b.n	8005350 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005332:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005336:	617b      	str	r3, [r7, #20]
      break;
 8005338:	e00a      	b.n	8005350 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800533a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800533e:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8005340:	69fb      	ldr	r3, [r7, #28]
 8005342:	f043 0301 	orr.w	r3, r3, #1
 8005346:	61fb      	str	r3, [r7, #28]
      break;
 8005348:	e002      	b.n	8005350 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 800534a:	2300      	movs	r3, #0
 800534c:	617b      	str	r3, [r7, #20]
      break;
 800534e:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4a81      	ldr	r2, [pc, #516]	@ (800555c <HAL_SAI_Init+0x2c8>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d004      	beq.n	8005364 <HAL_SAI_Init+0xd0>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a80      	ldr	r2, [pc, #512]	@ (8005560 <HAL_SAI_Init+0x2cc>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d103      	bne.n	800536c <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8005364:	4a7f      	ldr	r2, [pc, #508]	@ (8005564 <HAL_SAI_Init+0x2d0>)
 8005366:	69fb      	ldr	r3, [r7, #28]
 8005368:	6013      	str	r3, [r2, #0]
 800536a:	e002      	b.n	8005372 <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800536c:	4a7e      	ldr	r2, [pc, #504]	@ (8005568 <HAL_SAI_Init+0x2d4>)
 800536e:	69fb      	ldr	r3, [r7, #28]
 8005370:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	69db      	ldr	r3, [r3, #28]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d041      	beq.n	80053fe <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4a77      	ldr	r2, [pc, #476]	@ (800555c <HAL_SAI_Init+0x2c8>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d004      	beq.n	800538e <HAL_SAI_Init+0xfa>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	4a75      	ldr	r2, [pc, #468]	@ (8005560 <HAL_SAI_Init+0x2cc>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d105      	bne.n	800539a <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800538e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8005392:	f7fe ff1d 	bl	80041d0 <HAL_RCCEx_GetPeriphCLKFreq>
 8005396:	6138      	str	r0, [r7, #16]
 8005398:	e004      	b.n	80053a4 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800539a:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800539e:	f7fe ff17 	bl	80041d0 <HAL_RCCEx_GetPeriphCLKFreq>
 80053a2:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 80053a4:	693a      	ldr	r2, [r7, #16]
 80053a6:	4613      	mov	r3, r2
 80053a8:	009b      	lsls	r3, r3, #2
 80053aa:	4413      	add	r3, r2
 80053ac:	005b      	lsls	r3, r3, #1
 80053ae:	461a      	mov	r2, r3
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	69db      	ldr	r3, [r3, #28]
 80053b4:	025b      	lsls	r3, r3, #9
 80053b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80053ba:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	4a6b      	ldr	r2, [pc, #428]	@ (800556c <HAL_SAI_Init+0x2d8>)
 80053c0:	fba2 2303 	umull	r2, r3, r2, r3
 80053c4:	08da      	lsrs	r2, r3, #3
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 80053ca:	68f9      	ldr	r1, [r7, #12]
 80053cc:	4b67      	ldr	r3, [pc, #412]	@ (800556c <HAL_SAI_Init+0x2d8>)
 80053ce:	fba3 2301 	umull	r2, r3, r3, r1
 80053d2:	08da      	lsrs	r2, r3, #3
 80053d4:	4613      	mov	r3, r2
 80053d6:	009b      	lsls	r3, r3, #2
 80053d8:	4413      	add	r3, r2
 80053da:	005b      	lsls	r3, r3, #1
 80053dc:	1aca      	subs	r2, r1, r3
 80053de:	2a08      	cmp	r2, #8
 80053e0:	d904      	bls.n	80053ec <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6a1b      	ldr	r3, [r3, #32]
 80053e6:	1c5a      	adds	r2, r3, #1
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053f0:	2b04      	cmp	r3, #4
 80053f2:	d104      	bne.n	80053fe <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6a1b      	ldr	r3, [r3, #32]
 80053f8:	085a      	lsrs	r2, r3, #1
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	2b00      	cmp	r3, #0
 8005404:	d003      	beq.n	800540e <HAL_SAI_Init+0x17a>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	2b02      	cmp	r3, #2
 800540c:	d109      	bne.n	8005422 <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005412:	2b01      	cmp	r3, #1
 8005414:	d101      	bne.n	800541a <HAL_SAI_Init+0x186>
 8005416:	2300      	movs	r3, #0
 8005418:	e001      	b.n	800541e <HAL_SAI_Init+0x18a>
 800541a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800541e:	61bb      	str	r3, [r7, #24]
 8005420:	e008      	b.n	8005434 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005426:	2b01      	cmp	r3, #1
 8005428:	d102      	bne.n	8005430 <HAL_SAI_Init+0x19c>
 800542a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800542e:	e000      	b.n	8005432 <HAL_SAI_Init+0x19e>
 8005430:	2300      	movs	r3, #0
 8005432:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	6819      	ldr	r1, [r3, #0]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	4b4c      	ldr	r3, [pc, #304]	@ (8005570 <HAL_SAI_Init+0x2dc>)
 8005440:	400b      	ands	r3, r1
 8005442:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	6819      	ldr	r1, [r3, #0]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	685a      	ldr	r2, [r3, #4]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005452:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005458:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800545e:	431a      	orrs	r2, r3
 8005460:	69bb      	ldr	r3, [r7, #24]
 8005462:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8005464:	697b      	ldr	r3, [r7, #20]
 8005466:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 800546c:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	691b      	ldr	r3, [r3, #16]
 8005472:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005478:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6a1b      	ldr	r3, [r3, #32]
 800547e:	051b      	lsls	r3, r3, #20
 8005480:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	430a      	orrs	r2, r1
 8005488:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	687a      	ldr	r2, [r7, #4]
 8005492:	6812      	ldr	r2, [r2, #0]
 8005494:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8005498:	f023 030f 	bic.w	r3, r3, #15
 800549c:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	6859      	ldr	r1, [r3, #4]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	699a      	ldr	r2, [r3, #24]
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054ac:	431a      	orrs	r2, r3
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054b2:	431a      	orrs	r2, r3
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	430a      	orrs	r2, r1
 80054ba:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	6899      	ldr	r1, [r3, #8]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	4b2b      	ldr	r3, [pc, #172]	@ (8005574 <HAL_SAI_Init+0x2e0>)
 80054c8:	400b      	ands	r3, r1
 80054ca:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	6899      	ldr	r1, [r3, #8]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054d6:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80054dc:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 80054e2:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 80054e8:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054ee:	3b01      	subs	r3, #1
 80054f0:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80054f2:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	430a      	orrs	r2, r1
 80054fa:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	68d9      	ldr	r1, [r3, #12]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681a      	ldr	r2, [r3, #0]
 8005506:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800550a:	400b      	ands	r3, r1
 800550c:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	68d9      	ldr	r1, [r3, #12]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800551c:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005522:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005524:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800552a:	3b01      	subs	r3, #1
 800552c:	021b      	lsls	r3, r3, #8
 800552e:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	430a      	orrs	r2, r1
 8005536:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2200      	movs	r2, #0
 800553c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2201      	movs	r2, #1
 8005544:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2200      	movs	r2, #0
 800554c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8005550:	2300      	movs	r3, #0
}
 8005552:	4618      	mov	r0, r3
 8005554:	3720      	adds	r7, #32
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}
 800555a:	bf00      	nop
 800555c:	40015404 	.word	0x40015404
 8005560:	40015424 	.word	0x40015424
 8005564:	40015400 	.word	0x40015400
 8005568:	40015800 	.word	0x40015800
 800556c:	cccccccd 	.word	0xcccccccd
 8005570:	ff05c010 	.word	0xff05c010
 8005574:	fff88000 	.word	0xfff88000

08005578 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b084      	sub	sp, #16
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005580:	2300      	movs	r3, #0
 8005582:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800558a:	2b01      	cmp	r3, #1
 800558c:	d101      	bne.n	8005592 <HAL_SAI_Abort+0x1a>
 800558e:	2302      	movs	r3, #2
 8005590:	e053      	b.n	800563a <HAL_SAI_Abort+0xc2>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2201      	movs	r2, #1
 8005596:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800559a:	6878      	ldr	r0, [r7, #4]
 800559c:	f000 fcbe 	bl	8005f1c <SAI_Disable>
 80055a0:	4603      	mov	r3, r0
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d001      	beq.n	80055aa <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80055b8:	d125      	bne.n	8005606 <HAL_SAI_Abort+0x8e>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	681a      	ldr	r2, [r3, #0]
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80055c8:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX) && (hsai->hdmatx != NULL))
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80055d0:	b2db      	uxtb	r3, r3
 80055d2:	2b12      	cmp	r3, #18
 80055d4:	d108      	bne.n	80055e8 <HAL_SAI_Abort+0x70>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d004      	beq.n	80055e8 <HAL_SAI_Abort+0x70>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmatx);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80055e2:	4618      	mov	r0, r3
 80055e4:	f7fc fb6c 	bl	8001cc0 <HAL_DMA_Abort>
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80055ee:	b2db      	uxtb	r3, r3
 80055f0:	2b22      	cmp	r3, #34	@ 0x22
 80055f2:	d108      	bne.n	8005606 <HAL_SAI_Abort+0x8e>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d004      	beq.n	8005606 <HAL_SAI_Abort+0x8e>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmarx);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005600:	4618      	mov	r0, r3
 8005602:	f7fc fb5d 	bl	8001cc0 <HAL_DMA_Abort>
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	2200      	movs	r2, #0
 800560c:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f04f 32ff 	mov.w	r2, #4294967295
 8005616:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	685a      	ldr	r2, [r3, #4]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f042 0208 	orr.w	r2, r2, #8
 8005626:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2201      	movs	r2, #1
 800562c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2200      	movs	r2, #0
 8005634:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return status;
 8005638:	7bfb      	ldrb	r3, [r7, #15]
}
 800563a:	4618      	mov	r0, r3
 800563c:	3710      	adds	r7, #16
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}
	...

08005644 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b086      	sub	sp, #24
 8005648:	af00      	add	r7, sp, #0
 800564a:	60f8      	str	r0, [r7, #12]
 800564c:	60b9      	str	r1, [r7, #8]
 800564e:	4613      	mov	r3, r2
 8005650:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8005652:	f7fc f90b 	bl	800186c <HAL_GetTick>
 8005656:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d002      	beq.n	8005664 <HAL_SAI_Transmit_DMA+0x20>
 800565e:	88fb      	ldrh	r3, [r7, #6]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d101      	bne.n	8005668 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8005664:	2301      	movs	r3, #1
 8005666:	e093      	b.n	8005790 <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800566e:	b2db      	uxtb	r3, r3
 8005670:	2b01      	cmp	r3, #1
 8005672:	f040 808c 	bne.w	800578e <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800567c:	2b01      	cmp	r3, #1
 800567e:	d101      	bne.n	8005684 <HAL_SAI_Transmit_DMA+0x40>
 8005680:	2302      	movs	r3, #2
 8005682:	e085      	b.n	8005790 <HAL_SAI_Transmit_DMA+0x14c>
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2201      	movs	r2, #1
 8005688:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	68ba      	ldr	r2, [r7, #8]
 8005690:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	88fa      	ldrh	r2, [r7, #6]
 8005696:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	88fa      	ldrh	r2, [r7, #6]
 800569e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2200      	movs	r2, #0
 80056a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2212      	movs	r2, #18
 80056ae:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056b6:	4a38      	ldr	r2, [pc, #224]	@ (8005798 <HAL_SAI_Transmit_DMA+0x154>)
 80056b8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056be:	4a37      	ldr	r2, [pc, #220]	@ (800579c <HAL_SAI_Transmit_DMA+0x158>)
 80056c0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056c6:	4a36      	ldr	r2, [pc, #216]	@ (80057a0 <HAL_SAI_Transmit_DMA+0x15c>)
 80056c8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056ce:	2200      	movs	r2, #0
 80056d0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80056da:	4619      	mov	r1, r3
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	331c      	adds	r3, #28
 80056e2:	461a      	mov	r2, r3
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80056ea:	f7fc fa89 	bl	8001c00 <HAL_DMA_Start_IT>
 80056ee:	4603      	mov	r3, r0
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d005      	beq.n	8005700 <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2200      	movs	r2, #0
 80056f8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 80056fc:	2301      	movs	r3, #1
 80056fe:	e047      	b.n	8005790 <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005700:	2100      	movs	r1, #0
 8005702:	68f8      	ldr	r0, [r7, #12]
 8005704:	f000 fbd2 	bl	8005eac <SAI_InterruptFlag>
 8005708:	4601      	mov	r1, r0
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	691a      	ldr	r2, [r3, #16]
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	430a      	orrs	r2, r1
 8005716:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	681a      	ldr	r2, [r3, #0]
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8005726:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8005728:	e015      	b.n	8005756 <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 800572a:	f7fc f89f 	bl	800186c <HAL_GetTick>
 800572e:	4602      	mov	r2, r0
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	1ad3      	subs	r3, r2, r3
 8005734:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005738:	d90d      	bls.n	8005756 <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005740:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2200      	movs	r2, #0
 800574e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005752:	2303      	movs	r3, #3
 8005754:	e01c      	b.n	8005790 <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	695b      	ldr	r3, [r3, #20]
 800575c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8005760:	2b00      	cmp	r3, #0
 8005762:	d0e2      	beq.n	800572a <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800576e:	2b00      	cmp	r3, #0
 8005770:	d107      	bne.n	8005782 <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	681a      	ldr	r2, [r3, #0]
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005780:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2200      	movs	r2, #0
 8005786:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800578a:	2300      	movs	r3, #0
 800578c:	e000      	b.n	8005790 <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 800578e:	2302      	movs	r3, #2
  }
}
 8005790:	4618      	mov	r0, r3
 8005792:	3718      	adds	r7, #24
 8005794:	46bd      	mov	sp, r7
 8005796:	bd80      	pop	{r7, pc}
 8005798:	08005fef 	.word	0x08005fef
 800579c:	08005f91 	.word	0x08005f91
 80057a0:	08006085 	.word	0x08006085

080057a4 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b084      	sub	sp, #16
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	60f8      	str	r0, [r7, #12]
 80057ac:	60b9      	str	r1, [r7, #8]
 80057ae:	4613      	mov	r3, r2
 80057b0:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d002      	beq.n	80057be <HAL_SAI_Receive_DMA+0x1a>
 80057b8:	88fb      	ldrh	r3, [r7, #6]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d101      	bne.n	80057c2 <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 80057be:	2301      	movs	r3, #1
 80057c0:	e074      	b.n	80058ac <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80057c8:	b2db      	uxtb	r3, r3
 80057ca:	2b01      	cmp	r3, #1
 80057cc:	d16d      	bne.n	80058aa <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80057d4:	2b01      	cmp	r3, #1
 80057d6:	d101      	bne.n	80057dc <HAL_SAI_Receive_DMA+0x38>
 80057d8:	2302      	movs	r3, #2
 80057da:	e067      	b.n	80058ac <HAL_SAI_Receive_DMA+0x108>
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2201      	movs	r2, #1
 80057e0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	68ba      	ldr	r2, [r7, #8]
 80057e8:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	88fa      	ldrh	r2, [r7, #6]
 80057ee:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	88fa      	ldrh	r2, [r7, #6]
 80057f6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	2200      	movs	r2, #0
 80057fe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2222      	movs	r2, #34	@ 0x22
 8005806:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800580e:	4a29      	ldr	r2, [pc, #164]	@ (80058b4 <HAL_SAI_Receive_DMA+0x110>)
 8005810:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005816:	4a28      	ldr	r2, [pc, #160]	@ (80058b8 <HAL_SAI_Receive_DMA+0x114>)
 8005818:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800581e:	4a27      	ldr	r2, [pc, #156]	@ (80058bc <HAL_SAI_Receive_DMA+0x118>)
 8005820:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005826:	2200      	movs	r2, #0
 8005828:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	331c      	adds	r3, #28
 8005834:	4619      	mov	r1, r3
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800583a:	461a      	mov	r2, r3
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005842:	f7fc f9dd 	bl	8001c00 <HAL_DMA_Start_IT>
 8005846:	4603      	mov	r3, r0
 8005848:	2b00      	cmp	r3, #0
 800584a:	d005      	beq.n	8005858 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	2200      	movs	r2, #0
 8005850:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8005854:	2301      	movs	r3, #1
 8005856:	e029      	b.n	80058ac <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005858:	2100      	movs	r1, #0
 800585a:	68f8      	ldr	r0, [r7, #12]
 800585c:	f000 fb26 	bl	8005eac <SAI_InterruptFlag>
 8005860:	4601      	mov	r1, r0
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	691a      	ldr	r2, [r3, #16]
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	430a      	orrs	r2, r1
 800586e:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	681a      	ldr	r2, [r3, #0]
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800587e:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800588a:	2b00      	cmp	r3, #0
 800588c:	d107      	bne.n	800589e <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	681a      	ldr	r2, [r3, #0]
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800589c:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2200      	movs	r2, #0
 80058a2:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80058a6:	2300      	movs	r3, #0
 80058a8:	e000      	b.n	80058ac <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 80058aa:	2302      	movs	r3, #2
  }
}
 80058ac:	4618      	mov	r0, r3
 80058ae:	3710      	adds	r7, #16
 80058b0:	46bd      	mov	sp, r7
 80058b2:	bd80      	pop	{r7, pc}
 80058b4:	08006069 	.word	0x08006069
 80058b8:	0800600b 	.word	0x0800600b
 80058bc:	08006085 	.word	0x08006085

080058c0 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b086      	sub	sp, #24
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80058ce:	b2db      	uxtb	r3, r3
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	f000 8192 	beq.w	8005bfa <HAL_SAI_IRQHandler+0x33a>
  {
    uint32_t itflags = hsai->Instance->SR;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	695b      	ldr	r3, [r3, #20]
 80058dc:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	691b      	ldr	r3, [r3, #16]
 80058e4:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred -----------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 80058ee:	697b      	ldr	r3, [r7, #20]
 80058f0:	f003 0308 	and.w	r3, r3, #8
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d009      	beq.n	800590c <HAL_SAI_IRQHandler+0x4c>
 80058f8:	693b      	ldr	r3, [r7, #16]
 80058fa:	f003 0308 	and.w	r3, r3, #8
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d004      	beq.n	800590c <HAL_SAI_IRQHandler+0x4c>
    {
      hsai->InterruptServiceRoutine(hsai);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005906:	6878      	ldr	r0, [r7, #4]
 8005908:	4798      	blx	r3
 800590a:	e176      	b.n	8005bfa <HAL_SAI_IRQHandler+0x33a>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 800590c:	697b      	ldr	r3, [r7, #20]
 800590e:	f003 0301 	and.w	r3, r3, #1
 8005912:	2b00      	cmp	r3, #0
 8005914:	d01e      	beq.n	8005954 <HAL_SAI_IRQHandler+0x94>
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	f003 0301 	and.w	r3, r3, #1
 800591c:	2b00      	cmp	r3, #0
 800591e:	d019      	beq.n	8005954 <HAL_SAI_IRQHandler+0x94>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	2201      	movs	r2, #1
 8005926:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800592e:	b2db      	uxtb	r3, r3
 8005930:	2b22      	cmp	r3, #34	@ 0x22
 8005932:	d101      	bne.n	8005938 <HAL_SAI_IRQHandler+0x78>
 8005934:	2301      	movs	r3, #1
 8005936:	e000      	b.n	800593a <HAL_SAI_IRQHandler+0x7a>
 8005938:	2302      	movs	r3, #2
 800593a:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	431a      	orrs	r2, r3
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800594c:	6878      	ldr	r0, [r7, #4]
 800594e:	f000 f96f 	bl	8005c30 <HAL_SAI_ErrorCallback>
 8005952:	e152      	b.n	8005bfa <HAL_SAI_IRQHandler+0x33a>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 8005954:	697b      	ldr	r3, [r7, #20]
 8005956:	f003 0302 	and.w	r3, r3, #2
 800595a:	2b00      	cmp	r3, #0
 800595c:	d011      	beq.n	8005982 <HAL_SAI_IRQHandler+0xc2>
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	f003 0302 	and.w	r3, r3, #2
 8005964:	2b00      	cmp	r3, #0
 8005966:	d00c      	beq.n	8005982 <HAL_SAI_IRQHandler+0xc2>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	2202      	movs	r2, #2
 800596e:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005974:	2b00      	cmp	r3, #0
 8005976:	f000 8140 	beq.w	8005bfa <HAL_SAI_IRQHandler+0x33a>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800597e:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 8005980:	e13b      	b.n	8005bfa <HAL_SAI_IRQHandler+0x33a>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	f003 0320 	and.w	r3, r3, #32
 8005988:	2b00      	cmp	r3, #0
 800598a:	d055      	beq.n	8005a38 <HAL_SAI_IRQHandler+0x178>
 800598c:	693b      	ldr	r3, [r7, #16]
 800598e:	f003 0320 	and.w	r3, r3, #32
 8005992:	2b00      	cmp	r3, #0
 8005994:	d050      	beq.n	8005a38 <HAL_SAI_IRQHandler+0x178>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	2220      	movs	r2, #32
 800599c:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059a4:	f043 0204 	orr.w	r2, r3, #4
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d038      	beq.n	8005a2a <HAL_SAI_IRQHandler+0x16a>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d016      	beq.n	80059ee <HAL_SAI_IRQHandler+0x12e>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059c4:	4a8f      	ldr	r2, [pc, #572]	@ (8005c04 <HAL_SAI_IRQHandler+0x344>)
 80059c6:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059cc:	4618      	mov	r0, r3
 80059ce:	f7fc f9b5 	bl	8001d3c <HAL_DMA_Abort_IT>
 80059d2:	4603      	mov	r3, r0
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d00a      	beq.n	80059ee <HAL_SAI_IRQHandler+0x12e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059de:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80059e8:	6878      	ldr	r0, [r7, #4]
 80059ea:	f000 f921 	bl	8005c30 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	f000 80fc 	beq.w	8005bf0 <HAL_SAI_IRQHandler+0x330>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059fc:	4a81      	ldr	r2, [pc, #516]	@ (8005c04 <HAL_SAI_IRQHandler+0x344>)
 80059fe:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a04:	4618      	mov	r0, r3
 8005a06:	f7fc f999 	bl	8001d3c <HAL_DMA_Abort_IT>
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	f000 80ef 	beq.w	8005bf0 <HAL_SAI_IRQHandler+0x330>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a18:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f000 f904 	bl	8005c30 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005a28:	e0e2      	b.n	8005bf0 <HAL_SAI_IRQHandler+0x330>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f7ff fda4 	bl	8005578 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005a30:	6878      	ldr	r0, [r7, #4]
 8005a32:	f000 f8fd 	bl	8005c30 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005a36:	e0db      	b.n	8005bf0 <HAL_SAI_IRQHandler+0x330>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 8005a38:	697b      	ldr	r3, [r7, #20]
 8005a3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d055      	beq.n	8005aee <HAL_SAI_IRQHandler+0x22e>
 8005a42:	693b      	ldr	r3, [r7, #16]
 8005a44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d050      	beq.n	8005aee <HAL_SAI_IRQHandler+0x22e>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	2240      	movs	r2, #64	@ 0x40
 8005a52:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a5a:	f043 0208 	orr.w	r2, r3, #8
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d038      	beq.n	8005ae0 <HAL_SAI_IRQHandler+0x220>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d016      	beq.n	8005aa4 <HAL_SAI_IRQHandler+0x1e4>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a7a:	4a62      	ldr	r2, [pc, #392]	@ (8005c04 <HAL_SAI_IRQHandler+0x344>)
 8005a7c:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a82:	4618      	mov	r0, r3
 8005a84:	f7fc f95a 	bl	8001d3c <HAL_DMA_Abort_IT>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d00a      	beq.n	8005aa4 <HAL_SAI_IRQHandler+0x1e4>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a94:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005a9e:	6878      	ldr	r0, [r7, #4]
 8005aa0:	f000 f8c6 	bl	8005c30 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	f000 80a3 	beq.w	8005bf4 <HAL_SAI_IRQHandler+0x334>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ab2:	4a54      	ldr	r2, [pc, #336]	@ (8005c04 <HAL_SAI_IRQHandler+0x344>)
 8005ab4:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aba:	4618      	mov	r0, r3
 8005abc:	f7fc f93e 	bl	8001d3c <HAL_DMA_Abort_IT>
 8005ac0:	4603      	mov	r3, r0
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	f000 8096 	beq.w	8005bf4 <HAL_SAI_IRQHandler+0x334>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ace:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005ad8:	6878      	ldr	r0, [r7, #4]
 8005ada:	f000 f8a9 	bl	8005c30 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005ade:	e089      	b.n	8005bf4 <HAL_SAI_IRQHandler+0x334>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 8005ae0:	6878      	ldr	r0, [r7, #4]
 8005ae2:	f7ff fd49 	bl	8005578 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005ae6:	6878      	ldr	r0, [r7, #4]
 8005ae8:	f000 f8a2 	bl	8005c30 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005aec:	e082      	b.n	8005bf4 <HAL_SAI_IRQHandler+0x334>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	f003 0304 	and.w	r3, r3, #4
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d061      	beq.n	8005bbc <HAL_SAI_IRQHandler+0x2fc>
 8005af8:	693b      	ldr	r3, [r7, #16]
 8005afa:	f003 0304 	and.w	r3, r3, #4
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d05c      	beq.n	8005bbc <HAL_SAI_IRQHandler+0x2fc>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	2204      	movs	r2, #4
 8005b08:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b10:	f043 0220 	orr.w	r2, r3, #32
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d036      	beq.n	8005b92 <HAL_SAI_IRQHandler+0x2d2>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d016      	beq.n	8005b5a <HAL_SAI_IRQHandler+0x29a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b30:	4a34      	ldr	r2, [pc, #208]	@ (8005c04 <HAL_SAI_IRQHandler+0x344>)
 8005b32:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b38:	4618      	mov	r0, r3
 8005b3a:	f7fc f8ff 	bl	8001d3c <HAL_DMA_Abort_IT>
 8005b3e:	4603      	mov	r3, r0
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d00a      	beq.n	8005b5a <HAL_SAI_IRQHandler+0x29a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b4a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005b54:	6878      	ldr	r0, [r7, #4]
 8005b56:	f000 f86b 	bl	8005c30 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d04a      	beq.n	8005bf8 <HAL_SAI_IRQHandler+0x338>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b66:	4a27      	ldr	r2, [pc, #156]	@ (8005c04 <HAL_SAI_IRQHandler+0x344>)
 8005b68:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b6e:	4618      	mov	r0, r3
 8005b70:	f7fc f8e4 	bl	8001d3c <HAL_DMA_Abort_IT>
 8005b74:	4603      	mov	r3, r0
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d03e      	beq.n	8005bf8 <HAL_SAI_IRQHandler+0x338>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b80:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005b8a:	6878      	ldr	r0, [r7, #4]
 8005b8c:	f000 f850 	bl	8005c30 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005b90:	e032      	b.n	8005bf8 <HAL_SAI_IRQHandler+0x338>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	2200      	movs	r2, #0
 8005b98:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f04f 32ff 	mov.w	r2, #4294967295
 8005ba2:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005bb4:	6878      	ldr	r0, [r7, #4]
 8005bb6:	f000 f83b 	bl	8005c30 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005bba:	e01d      	b.n	8005bf8 <HAL_SAI_IRQHandler+0x338>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	f003 0310 	and.w	r3, r3, #16
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d019      	beq.n	8005bfa <HAL_SAI_IRQHandler+0x33a>
 8005bc6:	693b      	ldr	r3, [r7, #16]
 8005bc8:	f003 0310 	and.w	r3, r3, #16
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d014      	beq.n	8005bfa <HAL_SAI_IRQHandler+0x33a>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	2210      	movs	r2, #16
 8005bd6:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bde:	f043 0210 	orr.w	r2, r3, #16
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f000 f821 	bl	8005c30 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 8005bee:	e004      	b.n	8005bfa <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005bf0:	bf00      	nop
 8005bf2:	e002      	b.n	8005bfa <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005bf4:	bf00      	nop
 8005bf6:	e000      	b.n	8005bfa <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005bf8:	bf00      	nop
}
 8005bfa:	bf00      	nop
 8005bfc:	3718      	adds	r7, #24
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bd80      	pop	{r7, pc}
 8005c02:	bf00      	nop
 8005c04:	080060d7 	.word	0x080060d7

08005c08 <HAL_SAI_RxCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005c08:	b480      	push	{r7}
 8005c0a:	b083      	sub	sp, #12
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_RxCpltCallback could be implemented in the user file
   */
}
 8005c10:	bf00      	nop
 8005c12:	370c      	adds	r7, #12
 8005c14:	46bd      	mov	sp, r7
 8005c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1a:	4770      	bx	lr

08005c1c <HAL_SAI_RxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b083      	sub	sp, #12
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005c24:	bf00      	nop
 8005c26:	370c      	adds	r7, #12
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2e:	4770      	bx	lr

08005c30 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b083      	sub	sp, #12
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8005c38:	bf00      	nop
 8005c3a:	370c      	adds	r7, #12
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c42:	4770      	bx	lr

08005c44 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005c44:	b480      	push	{r7}
 8005c46:	b087      	sub	sp, #28
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	60f8      	str	r0, [r7, #12]
 8005c4c:	60b9      	str	r1, [r7, #8]
 8005c4e:	607a      	str	r2, [r7, #4]
 8005c50:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c52:	2300      	movs	r3, #0
 8005c54:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d003      	beq.n	8005c72 <SAI_InitI2S+0x2e>
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	2b02      	cmp	r3, #2
 8005c70:	d103      	bne.n	8005c7a <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2200      	movs	r2, #0
 8005c76:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005c78:	e002      	b.n	8005c80 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	2201      	movs	r2, #1
 8005c7e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005c86:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005c8e:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2200      	movs	r2, #0
 8005c94:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	683a      	ldr	r2, [r7, #0]
 8005c9a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	f003 0301 	and.w	r3, r3, #1
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d001      	beq.n	8005caa <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	e077      	b.n	8005d9a <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d107      	bne.n	8005cc0 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005cbc:	651a      	str	r2, [r3, #80]	@ 0x50
 8005cbe:	e006      	b.n	8005cce <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005cc6:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2b03      	cmp	r3, #3
 8005cd2:	d84f      	bhi.n	8005d74 <SAI_InitI2S+0x130>
 8005cd4:	a201      	add	r2, pc, #4	@ (adr r2, 8005cdc <SAI_InitI2S+0x98>)
 8005cd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cda:	bf00      	nop
 8005cdc:	08005ced 	.word	0x08005ced
 8005ce0:	08005d0f 	.word	0x08005d0f
 8005ce4:	08005d31 	.word	0x08005d31
 8005ce8:	08005d53 	.word	0x08005d53
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2280      	movs	r2, #128	@ 0x80
 8005cf0:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	085b      	lsrs	r3, r3, #1
 8005cf6:	015a      	lsls	r2, r3, #5
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	085b      	lsrs	r3, r3, #1
 8005d00:	011a      	lsls	r2, r3, #4
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2240      	movs	r2, #64	@ 0x40
 8005d0a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005d0c:	e035      	b.n	8005d7a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2280      	movs	r2, #128	@ 0x80
 8005d12:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	085b      	lsrs	r3, r3, #1
 8005d18:	019a      	lsls	r2, r3, #6
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	085b      	lsrs	r3, r3, #1
 8005d22:	015a      	lsls	r2, r3, #5
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	2280      	movs	r2, #128	@ 0x80
 8005d2c:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005d2e:	e024      	b.n	8005d7a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	22c0      	movs	r2, #192	@ 0xc0
 8005d34:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	085b      	lsrs	r3, r3, #1
 8005d3a:	019a      	lsls	r2, r3, #6
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	085b      	lsrs	r3, r3, #1
 8005d44:	015a      	lsls	r2, r3, #5
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	2280      	movs	r2, #128	@ 0x80
 8005d4e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005d50:	e013      	b.n	8005d7a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	22e0      	movs	r2, #224	@ 0xe0
 8005d56:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	085b      	lsrs	r3, r3, #1
 8005d5c:	019a      	lsls	r2, r3, #6
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	085b      	lsrs	r3, r3, #1
 8005d66:	015a      	lsls	r2, r3, #5
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2280      	movs	r2, #128	@ 0x80
 8005d70:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005d72:	e002      	b.n	8005d7a <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8005d74:	2301      	movs	r3, #1
 8005d76:	75fb      	strb	r3, [r7, #23]
      break;
 8005d78:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	2b02      	cmp	r3, #2
 8005d7e:	d10b      	bne.n	8005d98 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2b01      	cmp	r3, #1
 8005d84:	d102      	bne.n	8005d8c <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	2210      	movs	r2, #16
 8005d8a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2b02      	cmp	r3, #2
 8005d90:	d102      	bne.n	8005d98 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	2208      	movs	r2, #8
 8005d96:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 8005d98:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	371c      	adds	r7, #28
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da4:	4770      	bx	lr
 8005da6:	bf00      	nop

08005da8 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b087      	sub	sp, #28
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	60f8      	str	r0, [r7, #12]
 8005db0:	60b9      	str	r1, [r7, #8]
 8005db2:	607a      	str	r2, [r7, #4]
 8005db4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005db6:	2300      	movs	r3, #0
 8005db8:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d003      	beq.n	8005dd6 <SAI_InitPCM+0x2e>
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	2b02      	cmp	r3, #2
 8005dd4:	d103      	bne.n	8005dde <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	2201      	movs	r2, #1
 8005dda:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005ddc:	e002      	b.n	8005de4 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	2200      	movs	r2, #0
 8005de2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2200      	movs	r2, #0
 8005de8:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005df0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005df8:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	683a      	ldr	r2, [r7, #0]
 8005e04:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005e0c:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 8005e0e:	68bb      	ldr	r3, [r7, #8]
 8005e10:	2b04      	cmp	r3, #4
 8005e12:	d103      	bne.n	8005e1c <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2201      	movs	r2, #1
 8005e18:	645a      	str	r2, [r3, #68]	@ 0x44
 8005e1a:	e002      	b.n	8005e22 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	220d      	movs	r2, #13
 8005e20:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2b03      	cmp	r3, #3
 8005e26:	d837      	bhi.n	8005e98 <SAI_InitPCM+0xf0>
 8005e28:	a201      	add	r2, pc, #4	@ (adr r2, 8005e30 <SAI_InitPCM+0x88>)
 8005e2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e2e:	bf00      	nop
 8005e30:	08005e41 	.word	0x08005e41
 8005e34:	08005e57 	.word	0x08005e57
 8005e38:	08005e6d 	.word	0x08005e6d
 8005e3c:	08005e83 	.word	0x08005e83
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	2280      	movs	r2, #128	@ 0x80
 8005e44:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	011a      	lsls	r2, r3, #4
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	2240      	movs	r2, #64	@ 0x40
 8005e52:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005e54:	e023      	b.n	8005e9e <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	2280      	movs	r2, #128	@ 0x80
 8005e5a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	015a      	lsls	r2, r3, #5
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	2280      	movs	r2, #128	@ 0x80
 8005e68:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005e6a:	e018      	b.n	8005e9e <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	22c0      	movs	r2, #192	@ 0xc0
 8005e70:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	015a      	lsls	r2, r3, #5
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2280      	movs	r2, #128	@ 0x80
 8005e7e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005e80:	e00d      	b.n	8005e9e <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	22e0      	movs	r2, #224	@ 0xe0
 8005e86:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	015a      	lsls	r2, r3, #5
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2280      	movs	r2, #128	@ 0x80
 8005e94:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005e96:	e002      	b.n	8005e9e <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 8005e98:	2301      	movs	r3, #1
 8005e9a:	75fb      	strb	r3, [r7, #23]
      break;
 8005e9c:	bf00      	nop
  }

  return status;
 8005e9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	371c      	adds	r7, #28
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eaa:	4770      	bx	lr

08005eac <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 8005eac:	b480      	push	{r7}
 8005eae:	b085      	sub	sp, #20
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
 8005eb4:	460b      	mov	r3, r1
 8005eb6:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8005eb8:	2301      	movs	r3, #1
 8005eba:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8005ebc:	78fb      	ldrb	r3, [r7, #3]
 8005ebe:	2b01      	cmp	r3, #1
 8005ec0:	d103      	bne.n	8005eca <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	f043 0308 	orr.w	r3, r3, #8
 8005ec8:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ece:	2b08      	cmp	r3, #8
 8005ed0:	d10b      	bne.n	8005eea <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8005ed6:	2b03      	cmp	r3, #3
 8005ed8:	d003      	beq.n	8005ee2 <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	2b01      	cmp	r3, #1
 8005ee0:	d103      	bne.n	8005eea <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	f043 0310 	orr.w	r3, r3, #16
 8005ee8:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	2b03      	cmp	r3, #3
 8005ef0:	d003      	beq.n	8005efa <SAI_InterruptFlag+0x4e>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	2b02      	cmp	r3, #2
 8005ef8:	d104      	bne.n	8005f04 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8005f00:	60fb      	str	r3, [r7, #12]
 8005f02:	e003      	b.n	8005f0c <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	f043 0304 	orr.w	r3, r3, #4
 8005f0a:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	3714      	adds	r7, #20
 8005f12:	46bd      	mov	sp, r7
 8005f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f18:	4770      	bx	lr
	...

08005f1c <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b085      	sub	sp, #20
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8005f24:	4b18      	ldr	r3, [pc, #96]	@ (8005f88 <SAI_Disable+0x6c>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4a18      	ldr	r2, [pc, #96]	@ (8005f8c <SAI_Disable+0x70>)
 8005f2a:	fba2 2303 	umull	r2, r3, r2, r3
 8005f2e:	0b1b      	lsrs	r3, r3, #12
 8005f30:	009b      	lsls	r3, r3, #2
 8005f32:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8005f34:	2300      	movs	r3, #0
 8005f36:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	681a      	ldr	r2, [r3, #0]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005f46:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d10a      	bne.n	8005f64 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f54:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8005f5e:	2303      	movs	r3, #3
 8005f60:	72fb      	strb	r3, [r7, #11]
      break;
 8005f62:	e009      	b.n	8005f78 <SAI_Disable+0x5c>
    }
    count--;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	3b01      	subs	r3, #1
 8005f68:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d1e7      	bne.n	8005f48 <SAI_Disable+0x2c>

  return status;
 8005f78:	7afb      	ldrb	r3, [r7, #11]
}
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	3714      	adds	r7, #20
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f84:	4770      	bx	lr
 8005f86:	bf00      	nop
 8005f88:	20000004 	.word	0x20000004
 8005f8c:	95cbec1b 	.word	0x95cbec1b

08005f90 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b084      	sub	sp, #16
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f9c:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	69db      	ldr	r3, [r3, #28]
 8005fa2:	2b20      	cmp	r3, #32
 8005fa4:	d01c      	beq.n	8005fe0 <SAI_DMATxCplt+0x50>
  {
    hsai->XferCount = 0;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	681a      	ldr	r2, [r3, #0]
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8005fbc:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005fbe:	2100      	movs	r1, #0
 8005fc0:	68f8      	ldr	r0, [r7, #12]
 8005fc2:	f7ff ff73 	bl	8005eac <SAI_InterruptFlag>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	43d9      	mvns	r1, r3
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	691a      	ldr	r2, [r3, #16]
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	400a      	ands	r2, r1
 8005fd6:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	2201      	movs	r2, #1
 8005fdc:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 8005fe0:	68f8      	ldr	r0, [r7, #12]
 8005fe2:	f7fa febf 	bl	8000d64 <HAL_SAI_TxCpltCallback>
#endif
}
 8005fe6:	bf00      	nop
 8005fe8:	3710      	adds	r7, #16
 8005fea:	46bd      	mov	sp, r7
 8005fec:	bd80      	pop	{r7, pc}

08005fee <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005fee:	b580      	push	{r7, lr}
 8005ff0:	b084      	sub	sp, #16
 8005ff2:	af00      	add	r7, sp, #0
 8005ff4:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ffa:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 8005ffc:	68f8      	ldr	r0, [r7, #12]
 8005ffe:	f7fa fe49 	bl	8000c94 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 8006002:	bf00      	nop
 8006004:	3710      	adds	r7, #16
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}

0800600a <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800600a:	b580      	push	{r7, lr}
 800600c:	b084      	sub	sp, #16
 800600e:	af00      	add	r7, sp, #0
 8006010:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006016:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	69db      	ldr	r3, [r3, #28]
 800601c:	2b20      	cmp	r3, #32
 800601e:	d01c      	beq.n	800605a <SAI_DMARxCplt+0x50>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	681a      	ldr	r2, [r3, #0]
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800602e:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	2200      	movs	r2, #0
 8006034:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8006038:	2100      	movs	r1, #0
 800603a:	68f8      	ldr	r0, [r7, #12]
 800603c:	f7ff ff36 	bl	8005eac <SAI_InterruptFlag>
 8006040:	4603      	mov	r3, r0
 8006042:	43d9      	mvns	r1, r3
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	691a      	ldr	r2, [r3, #16]
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	400a      	ands	r2, r1
 8006050:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	2201      	movs	r2, #1
 8006056:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 800605a:	68f8      	ldr	r0, [r7, #12]
 800605c:	f7ff fdd4 	bl	8005c08 <HAL_SAI_RxCpltCallback>
#endif
}
 8006060:	bf00      	nop
 8006062:	3710      	adds	r7, #16
 8006064:	46bd      	mov	sp, r7
 8006066:	bd80      	pop	{r7, pc}

08006068 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b084      	sub	sp, #16
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006074:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 8006076:	68f8      	ldr	r0, [r7, #12]
 8006078:	f7ff fdd0 	bl	8005c1c <HAL_SAI_RxHalfCpltCallback>
#endif
}
 800607c:	bf00      	nop
 800607e:	3710      	adds	r7, #16
 8006080:	46bd      	mov	sp, r7
 8006082:	bd80      	pop	{r7, pc}

08006084 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b084      	sub	sp, #16
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006090:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006098:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	681a      	ldr	r2, [r3, #0]
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80060b0:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
  (void) SAI_Disable(hsai);
 80060b2:	68f8      	ldr	r0, [r7, #12]
 80060b4:	f7ff ff32 	bl	8005f1c <SAI_Disable>

  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	2201      	movs	r2, #1
 80060bc:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	2200      	movs	r2, #0
 80060c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 80060c8:	68f8      	ldr	r0, [r7, #12]
 80060ca:	f7ff fdb1 	bl	8005c30 <HAL_SAI_ErrorCallback>
#endif
}
 80060ce:	bf00      	nop
 80060d0:	3710      	adds	r7, #16
 80060d2:	46bd      	mov	sp, r7
 80060d4:	bd80      	pop	{r7, pc}

080060d6 <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80060d6:	b580      	push	{r7, lr}
 80060d8:	b084      	sub	sp, #16
 80060da:	af00      	add	r7, sp, #0
 80060dc:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060e2:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	681a      	ldr	r2, [r3, #0]
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80060f2:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	2200      	movs	r2, #0
 80060fa:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f04f 32ff 	mov.w	r2, #4294967295
 8006104:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800610c:	2b20      	cmp	r3, #32
 800610e:	d00a      	beq.n	8006126 <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 8006110:	68f8      	ldr	r0, [r7, #12]
 8006112:	f7ff ff03 	bl	8005f1c <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	685a      	ldr	r2, [r3, #4]
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f042 0208 	orr.w	r2, r2, #8
 8006124:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2201      	movs	r2, #1
 800612a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	2200      	movs	r2, #0
 8006132:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8006136:	68f8      	ldr	r0, [r7, #12]
 8006138:	f7ff fd7a 	bl	8005c30 <HAL_SAI_ErrorCallback>
#endif
}
 800613c:	bf00      	nop
 800613e:	3710      	adds	r7, #16
 8006140:	46bd      	mov	sp, r7
 8006142:	bd80      	pop	{r7, pc}

08006144 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b084      	sub	sp, #16
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d101      	bne.n	8006156 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006152:	2301      	movs	r3, #1
 8006154:	e095      	b.n	8006282 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800615a:	2b00      	cmp	r3, #0
 800615c:	d108      	bne.n	8006170 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006166:	d009      	beq.n	800617c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2200      	movs	r2, #0
 800616c:	61da      	str	r2, [r3, #28]
 800616e:	e005      	b.n	800617c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2200      	movs	r2, #0
 8006174:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2200      	movs	r2, #0
 800617a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2200      	movs	r2, #0
 8006180:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006188:	b2db      	uxtb	r3, r3
 800618a:	2b00      	cmp	r3, #0
 800618c:	d106      	bne.n	800619c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2200      	movs	r2, #0
 8006192:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f7fb f874 	bl	8001284 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2202      	movs	r2, #2
 80061a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80061b2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	68db      	ldr	r3, [r3, #12]
 80061b8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80061bc:	d902      	bls.n	80061c4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80061be:	2300      	movs	r3, #0
 80061c0:	60fb      	str	r3, [r7, #12]
 80061c2:	e002      	b.n	80061ca <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80061c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80061c8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	68db      	ldr	r3, [r3, #12]
 80061ce:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80061d2:	d007      	beq.n	80061e4 <HAL_SPI_Init+0xa0>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	68db      	ldr	r3, [r3, #12]
 80061d8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80061dc:	d002      	beq.n	80061e4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2200      	movs	r2, #0
 80061e2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	685b      	ldr	r3, [r3, #4]
 80061e8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	689b      	ldr	r3, [r3, #8]
 80061f0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80061f4:	431a      	orrs	r2, r3
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	691b      	ldr	r3, [r3, #16]
 80061fa:	f003 0302 	and.w	r3, r3, #2
 80061fe:	431a      	orrs	r2, r3
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	695b      	ldr	r3, [r3, #20]
 8006204:	f003 0301 	and.w	r3, r3, #1
 8006208:	431a      	orrs	r2, r3
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	699b      	ldr	r3, [r3, #24]
 800620e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006212:	431a      	orrs	r2, r3
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	69db      	ldr	r3, [r3, #28]
 8006218:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800621c:	431a      	orrs	r2, r3
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6a1b      	ldr	r3, [r3, #32]
 8006222:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006226:	ea42 0103 	orr.w	r1, r2, r3
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800622e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	430a      	orrs	r2, r1
 8006238:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	699b      	ldr	r3, [r3, #24]
 800623e:	0c1b      	lsrs	r3, r3, #16
 8006240:	f003 0204 	and.w	r2, r3, #4
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006248:	f003 0310 	and.w	r3, r3, #16
 800624c:	431a      	orrs	r2, r3
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006252:	f003 0308 	and.w	r3, r3, #8
 8006256:	431a      	orrs	r2, r3
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	68db      	ldr	r3, [r3, #12]
 800625c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006260:	ea42 0103 	orr.w	r1, r2, r3
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	430a      	orrs	r2, r1
 8006270:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2200      	movs	r2, #0
 8006276:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2201      	movs	r2, #1
 800627c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006280:	2300      	movs	r3, #0
}
 8006282:	4618      	mov	r0, r3
 8006284:	3710      	adds	r7, #16
 8006286:	46bd      	mov	sp, r7
 8006288:	bd80      	pop	{r7, pc}

0800628a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800628a:	b580      	push	{r7, lr}
 800628c:	b088      	sub	sp, #32
 800628e:	af00      	add	r7, sp, #0
 8006290:	60f8      	str	r0, [r7, #12]
 8006292:	60b9      	str	r1, [r7, #8]
 8006294:	603b      	str	r3, [r7, #0]
 8006296:	4613      	mov	r3, r2
 8006298:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800629a:	f7fb fae7 	bl	800186c <HAL_GetTick>
 800629e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80062a0:	88fb      	ldrh	r3, [r7, #6]
 80062a2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80062aa:	b2db      	uxtb	r3, r3
 80062ac:	2b01      	cmp	r3, #1
 80062ae:	d001      	beq.n	80062b4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80062b0:	2302      	movs	r3, #2
 80062b2:	e15c      	b.n	800656e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80062b4:	68bb      	ldr	r3, [r7, #8]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d002      	beq.n	80062c0 <HAL_SPI_Transmit+0x36>
 80062ba:	88fb      	ldrh	r3, [r7, #6]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d101      	bne.n	80062c4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80062c0:	2301      	movs	r3, #1
 80062c2:	e154      	b.n	800656e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80062ca:	2b01      	cmp	r3, #1
 80062cc:	d101      	bne.n	80062d2 <HAL_SPI_Transmit+0x48>
 80062ce:	2302      	movs	r3, #2
 80062d0:	e14d      	b.n	800656e <HAL_SPI_Transmit+0x2e4>
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	2201      	movs	r2, #1
 80062d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2203      	movs	r2, #3
 80062de:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	2200      	movs	r2, #0
 80062e6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	68ba      	ldr	r2, [r7, #8]
 80062ec:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	88fa      	ldrh	r2, [r7, #6]
 80062f2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	88fa      	ldrh	r2, [r7, #6]
 80062f8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	2200      	movs	r2, #0
 80062fe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	2200      	movs	r2, #0
 8006304:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	2200      	movs	r2, #0
 800630c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	2200      	movs	r2, #0
 8006314:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	2200      	movs	r2, #0
 800631a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	689b      	ldr	r3, [r3, #8]
 8006320:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006324:	d10f      	bne.n	8006346 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	681a      	ldr	r2, [r3, #0]
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006334:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	681a      	ldr	r2, [r3, #0]
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006344:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006350:	2b40      	cmp	r3, #64	@ 0x40
 8006352:	d007      	beq.n	8006364 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	681a      	ldr	r2, [r3, #0]
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006362:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	68db      	ldr	r3, [r3, #12]
 8006368:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800636c:	d952      	bls.n	8006414 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d002      	beq.n	800637c <HAL_SPI_Transmit+0xf2>
 8006376:	8b7b      	ldrh	r3, [r7, #26]
 8006378:	2b01      	cmp	r3, #1
 800637a:	d145      	bne.n	8006408 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006380:	881a      	ldrh	r2, [r3, #0]
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800638c:	1c9a      	adds	r2, r3, #2
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006396:	b29b      	uxth	r3, r3
 8006398:	3b01      	subs	r3, #1
 800639a:	b29a      	uxth	r2, r3
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80063a0:	e032      	b.n	8006408 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	689b      	ldr	r3, [r3, #8]
 80063a8:	f003 0302 	and.w	r3, r3, #2
 80063ac:	2b02      	cmp	r3, #2
 80063ae:	d112      	bne.n	80063d6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063b4:	881a      	ldrh	r2, [r3, #0]
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063c0:	1c9a      	adds	r2, r3, #2
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063ca:	b29b      	uxth	r3, r3
 80063cc:	3b01      	subs	r3, #1
 80063ce:	b29a      	uxth	r2, r3
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80063d4:	e018      	b.n	8006408 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80063d6:	f7fb fa49 	bl	800186c <HAL_GetTick>
 80063da:	4602      	mov	r2, r0
 80063dc:	69fb      	ldr	r3, [r7, #28]
 80063de:	1ad3      	subs	r3, r2, r3
 80063e0:	683a      	ldr	r2, [r7, #0]
 80063e2:	429a      	cmp	r2, r3
 80063e4:	d803      	bhi.n	80063ee <HAL_SPI_Transmit+0x164>
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063ec:	d102      	bne.n	80063f4 <HAL_SPI_Transmit+0x16a>
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d109      	bne.n	8006408 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	2201      	movs	r2, #1
 80063f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	2200      	movs	r2, #0
 8006400:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006404:	2303      	movs	r3, #3
 8006406:	e0b2      	b.n	800656e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800640c:	b29b      	uxth	r3, r3
 800640e:	2b00      	cmp	r3, #0
 8006410:	d1c7      	bne.n	80063a2 <HAL_SPI_Transmit+0x118>
 8006412:	e083      	b.n	800651c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	685b      	ldr	r3, [r3, #4]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d002      	beq.n	8006422 <HAL_SPI_Transmit+0x198>
 800641c:	8b7b      	ldrh	r3, [r7, #26]
 800641e:	2b01      	cmp	r3, #1
 8006420:	d177      	bne.n	8006512 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006426:	b29b      	uxth	r3, r3
 8006428:	2b01      	cmp	r3, #1
 800642a:	d912      	bls.n	8006452 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006430:	881a      	ldrh	r2, [r3, #0]
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800643c:	1c9a      	adds	r2, r3, #2
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006446:	b29b      	uxth	r3, r3
 8006448:	3b02      	subs	r3, #2
 800644a:	b29a      	uxth	r2, r3
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006450:	e05f      	b.n	8006512 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	330c      	adds	r3, #12
 800645c:	7812      	ldrb	r2, [r2, #0]
 800645e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006464:	1c5a      	adds	r2, r3, #1
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800646e:	b29b      	uxth	r3, r3
 8006470:	3b01      	subs	r3, #1
 8006472:	b29a      	uxth	r2, r3
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006478:	e04b      	b.n	8006512 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	689b      	ldr	r3, [r3, #8]
 8006480:	f003 0302 	and.w	r3, r3, #2
 8006484:	2b02      	cmp	r3, #2
 8006486:	d12b      	bne.n	80064e0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800648c:	b29b      	uxth	r3, r3
 800648e:	2b01      	cmp	r3, #1
 8006490:	d912      	bls.n	80064b8 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006496:	881a      	ldrh	r2, [r3, #0]
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064a2:	1c9a      	adds	r2, r3, #2
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064ac:	b29b      	uxth	r3, r3
 80064ae:	3b02      	subs	r3, #2
 80064b0:	b29a      	uxth	r2, r3
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80064b6:	e02c      	b.n	8006512 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	330c      	adds	r3, #12
 80064c2:	7812      	ldrb	r2, [r2, #0]
 80064c4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064ca:	1c5a      	adds	r2, r3, #1
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064d4:	b29b      	uxth	r3, r3
 80064d6:	3b01      	subs	r3, #1
 80064d8:	b29a      	uxth	r2, r3
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80064de:	e018      	b.n	8006512 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064e0:	f7fb f9c4 	bl	800186c <HAL_GetTick>
 80064e4:	4602      	mov	r2, r0
 80064e6:	69fb      	ldr	r3, [r7, #28]
 80064e8:	1ad3      	subs	r3, r2, r3
 80064ea:	683a      	ldr	r2, [r7, #0]
 80064ec:	429a      	cmp	r2, r3
 80064ee:	d803      	bhi.n	80064f8 <HAL_SPI_Transmit+0x26e>
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064f6:	d102      	bne.n	80064fe <HAL_SPI_Transmit+0x274>
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d109      	bne.n	8006512 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	2201      	movs	r2, #1
 8006502:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	2200      	movs	r2, #0
 800650a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800650e:	2303      	movs	r3, #3
 8006510:	e02d      	b.n	800656e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006516:	b29b      	uxth	r3, r3
 8006518:	2b00      	cmp	r3, #0
 800651a:	d1ae      	bne.n	800647a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800651c:	69fa      	ldr	r2, [r7, #28]
 800651e:	6839      	ldr	r1, [r7, #0]
 8006520:	68f8      	ldr	r0, [r7, #12]
 8006522:	f000 f947 	bl	80067b4 <SPI_EndRxTxTransaction>
 8006526:	4603      	mov	r3, r0
 8006528:	2b00      	cmp	r3, #0
 800652a:	d002      	beq.n	8006532 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	2220      	movs	r2, #32
 8006530:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	689b      	ldr	r3, [r3, #8]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d10a      	bne.n	8006550 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800653a:	2300      	movs	r3, #0
 800653c:	617b      	str	r3, [r7, #20]
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	68db      	ldr	r3, [r3, #12]
 8006544:	617b      	str	r3, [r7, #20]
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	689b      	ldr	r3, [r3, #8]
 800654c:	617b      	str	r3, [r7, #20]
 800654e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	2201      	movs	r2, #1
 8006554:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	2200      	movs	r2, #0
 800655c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006564:	2b00      	cmp	r3, #0
 8006566:	d001      	beq.n	800656c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8006568:	2301      	movs	r3, #1
 800656a:	e000      	b.n	800656e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800656c:	2300      	movs	r3, #0
  }
}
 800656e:	4618      	mov	r0, r3
 8006570:	3720      	adds	r7, #32
 8006572:	46bd      	mov	sp, r7
 8006574:	bd80      	pop	{r7, pc}
	...

08006578 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b088      	sub	sp, #32
 800657c:	af00      	add	r7, sp, #0
 800657e:	60f8      	str	r0, [r7, #12]
 8006580:	60b9      	str	r1, [r7, #8]
 8006582:	603b      	str	r3, [r7, #0]
 8006584:	4613      	mov	r3, r2
 8006586:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006588:	f7fb f970 	bl	800186c <HAL_GetTick>
 800658c:	4602      	mov	r2, r0
 800658e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006590:	1a9b      	subs	r3, r3, r2
 8006592:	683a      	ldr	r2, [r7, #0]
 8006594:	4413      	add	r3, r2
 8006596:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006598:	f7fb f968 	bl	800186c <HAL_GetTick>
 800659c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800659e:	4b39      	ldr	r3, [pc, #228]	@ (8006684 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	015b      	lsls	r3, r3, #5
 80065a4:	0d1b      	lsrs	r3, r3, #20
 80065a6:	69fa      	ldr	r2, [r7, #28]
 80065a8:	fb02 f303 	mul.w	r3, r2, r3
 80065ac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80065ae:	e054      	b.n	800665a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065b6:	d050      	beq.n	800665a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80065b8:	f7fb f958 	bl	800186c <HAL_GetTick>
 80065bc:	4602      	mov	r2, r0
 80065be:	69bb      	ldr	r3, [r7, #24]
 80065c0:	1ad3      	subs	r3, r2, r3
 80065c2:	69fa      	ldr	r2, [r7, #28]
 80065c4:	429a      	cmp	r2, r3
 80065c6:	d902      	bls.n	80065ce <SPI_WaitFlagStateUntilTimeout+0x56>
 80065c8:	69fb      	ldr	r3, [r7, #28]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d13d      	bne.n	800664a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	685a      	ldr	r2, [r3, #4]
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80065dc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80065e6:	d111      	bne.n	800660c <SPI_WaitFlagStateUntilTimeout+0x94>
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	689b      	ldr	r3, [r3, #8]
 80065ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065f0:	d004      	beq.n	80065fc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	689b      	ldr	r3, [r3, #8]
 80065f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065fa:	d107      	bne.n	800660c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	681a      	ldr	r2, [r3, #0]
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800660a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006610:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006614:	d10f      	bne.n	8006636 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	681a      	ldr	r2, [r3, #0]
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006624:	601a      	str	r2, [r3, #0]
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	681a      	ldr	r2, [r3, #0]
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006634:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	2201      	movs	r2, #1
 800663a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	2200      	movs	r2, #0
 8006642:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006646:	2303      	movs	r3, #3
 8006648:	e017      	b.n	800667a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800664a:	697b      	ldr	r3, [r7, #20]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d101      	bne.n	8006654 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006650:	2300      	movs	r3, #0
 8006652:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	3b01      	subs	r3, #1
 8006658:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	689a      	ldr	r2, [r3, #8]
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	4013      	ands	r3, r2
 8006664:	68ba      	ldr	r2, [r7, #8]
 8006666:	429a      	cmp	r2, r3
 8006668:	bf0c      	ite	eq
 800666a:	2301      	moveq	r3, #1
 800666c:	2300      	movne	r3, #0
 800666e:	b2db      	uxtb	r3, r3
 8006670:	461a      	mov	r2, r3
 8006672:	79fb      	ldrb	r3, [r7, #7]
 8006674:	429a      	cmp	r2, r3
 8006676:	d19b      	bne.n	80065b0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006678:	2300      	movs	r3, #0
}
 800667a:	4618      	mov	r0, r3
 800667c:	3720      	adds	r7, #32
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}
 8006682:	bf00      	nop
 8006684:	20000004 	.word	0x20000004

08006688 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b08a      	sub	sp, #40	@ 0x28
 800668c:	af00      	add	r7, sp, #0
 800668e:	60f8      	str	r0, [r7, #12]
 8006690:	60b9      	str	r1, [r7, #8]
 8006692:	607a      	str	r2, [r7, #4]
 8006694:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006696:	2300      	movs	r3, #0
 8006698:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800669a:	f7fb f8e7 	bl	800186c <HAL_GetTick>
 800669e:	4602      	mov	r2, r0
 80066a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066a2:	1a9b      	subs	r3, r3, r2
 80066a4:	683a      	ldr	r2, [r7, #0]
 80066a6:	4413      	add	r3, r2
 80066a8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80066aa:	f7fb f8df 	bl	800186c <HAL_GetTick>
 80066ae:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	330c      	adds	r3, #12
 80066b6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80066b8:	4b3d      	ldr	r3, [pc, #244]	@ (80067b0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80066ba:	681a      	ldr	r2, [r3, #0]
 80066bc:	4613      	mov	r3, r2
 80066be:	009b      	lsls	r3, r3, #2
 80066c0:	4413      	add	r3, r2
 80066c2:	00da      	lsls	r2, r3, #3
 80066c4:	1ad3      	subs	r3, r2, r3
 80066c6:	0d1b      	lsrs	r3, r3, #20
 80066c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066ca:	fb02 f303 	mul.w	r3, r2, r3
 80066ce:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80066d0:	e060      	b.n	8006794 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80066d8:	d107      	bne.n	80066ea <SPI_WaitFifoStateUntilTimeout+0x62>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d104      	bne.n	80066ea <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80066e0:	69fb      	ldr	r3, [r7, #28]
 80066e2:	781b      	ldrb	r3, [r3, #0]
 80066e4:	b2db      	uxtb	r3, r3
 80066e6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80066e8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066f0:	d050      	beq.n	8006794 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80066f2:	f7fb f8bb 	bl	800186c <HAL_GetTick>
 80066f6:	4602      	mov	r2, r0
 80066f8:	6a3b      	ldr	r3, [r7, #32]
 80066fa:	1ad3      	subs	r3, r2, r3
 80066fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066fe:	429a      	cmp	r2, r3
 8006700:	d902      	bls.n	8006708 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006704:	2b00      	cmp	r3, #0
 8006706:	d13d      	bne.n	8006784 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	685a      	ldr	r2, [r3, #4]
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006716:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006720:	d111      	bne.n	8006746 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	689b      	ldr	r3, [r3, #8]
 8006726:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800672a:	d004      	beq.n	8006736 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	689b      	ldr	r3, [r3, #8]
 8006730:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006734:	d107      	bne.n	8006746 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	681a      	ldr	r2, [r3, #0]
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006744:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800674a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800674e:	d10f      	bne.n	8006770 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	681a      	ldr	r2, [r3, #0]
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800675e:	601a      	str	r2, [r3, #0]
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	681a      	ldr	r2, [r3, #0]
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800676e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	2201      	movs	r2, #1
 8006774:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2200      	movs	r2, #0
 800677c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006780:	2303      	movs	r3, #3
 8006782:	e010      	b.n	80067a6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006784:	69bb      	ldr	r3, [r7, #24]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d101      	bne.n	800678e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800678a:	2300      	movs	r3, #0
 800678c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800678e:	69bb      	ldr	r3, [r7, #24]
 8006790:	3b01      	subs	r3, #1
 8006792:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	689a      	ldr	r2, [r3, #8]
 800679a:	68bb      	ldr	r3, [r7, #8]
 800679c:	4013      	ands	r3, r2
 800679e:	687a      	ldr	r2, [r7, #4]
 80067a0:	429a      	cmp	r2, r3
 80067a2:	d196      	bne.n	80066d2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80067a4:	2300      	movs	r3, #0
}
 80067a6:	4618      	mov	r0, r3
 80067a8:	3728      	adds	r7, #40	@ 0x28
 80067aa:	46bd      	mov	sp, r7
 80067ac:	bd80      	pop	{r7, pc}
 80067ae:	bf00      	nop
 80067b0:	20000004 	.word	0x20000004

080067b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b086      	sub	sp, #24
 80067b8:	af02      	add	r7, sp, #8
 80067ba:	60f8      	str	r0, [r7, #12]
 80067bc:	60b9      	str	r1, [r7, #8]
 80067be:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	9300      	str	r3, [sp, #0]
 80067c4:	68bb      	ldr	r3, [r7, #8]
 80067c6:	2200      	movs	r2, #0
 80067c8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80067cc:	68f8      	ldr	r0, [r7, #12]
 80067ce:	f7ff ff5b 	bl	8006688 <SPI_WaitFifoStateUntilTimeout>
 80067d2:	4603      	mov	r3, r0
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d007      	beq.n	80067e8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067dc:	f043 0220 	orr.w	r2, r3, #32
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80067e4:	2303      	movs	r3, #3
 80067e6:	e027      	b.n	8006838 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	9300      	str	r3, [sp, #0]
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	2200      	movs	r2, #0
 80067f0:	2180      	movs	r1, #128	@ 0x80
 80067f2:	68f8      	ldr	r0, [r7, #12]
 80067f4:	f7ff fec0 	bl	8006578 <SPI_WaitFlagStateUntilTimeout>
 80067f8:	4603      	mov	r3, r0
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d007      	beq.n	800680e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006802:	f043 0220 	orr.w	r2, r3, #32
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800680a:	2303      	movs	r3, #3
 800680c:	e014      	b.n	8006838 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	9300      	str	r3, [sp, #0]
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	2200      	movs	r2, #0
 8006816:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800681a:	68f8      	ldr	r0, [r7, #12]
 800681c:	f7ff ff34 	bl	8006688 <SPI_WaitFifoStateUntilTimeout>
 8006820:	4603      	mov	r3, r0
 8006822:	2b00      	cmp	r3, #0
 8006824:	d007      	beq.n	8006836 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800682a:	f043 0220 	orr.w	r2, r3, #32
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006832:	2303      	movs	r3, #3
 8006834:	e000      	b.n	8006838 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006836:	2300      	movs	r3, #0
}
 8006838:	4618      	mov	r0, r3
 800683a:	3710      	adds	r7, #16
 800683c:	46bd      	mov	sp, r7
 800683e:	bd80      	pop	{r7, pc}

08006840 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b082      	sub	sp, #8
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d101      	bne.n	8006852 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800684e:	2301      	movs	r3, #1
 8006850:	e049      	b.n	80068e6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006858:	b2db      	uxtb	r3, r3
 800685a:	2b00      	cmp	r3, #0
 800685c:	d106      	bne.n	800686c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2200      	movs	r2, #0
 8006862:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f000 f841 	bl	80068ee <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2202      	movs	r2, #2
 8006870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681a      	ldr	r2, [r3, #0]
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	3304      	adds	r3, #4
 800687c:	4619      	mov	r1, r3
 800687e:	4610      	mov	r0, r2
 8006880:	f000 f9e0 	bl	8006c44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2201      	movs	r2, #1
 8006888:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2201      	movs	r2, #1
 8006890:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2201      	movs	r2, #1
 8006898:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2201      	movs	r2, #1
 80068a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2201      	movs	r2, #1
 80068a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2201      	movs	r2, #1
 80068b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2201      	movs	r2, #1
 80068b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2201      	movs	r2, #1
 80068c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2201      	movs	r2, #1
 80068c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2201      	movs	r2, #1
 80068d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2201      	movs	r2, #1
 80068d8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2201      	movs	r2, #1
 80068e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80068e4:	2300      	movs	r3, #0
}
 80068e6:	4618      	mov	r0, r3
 80068e8:	3708      	adds	r7, #8
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd80      	pop	{r7, pc}

080068ee <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80068ee:	b480      	push	{r7}
 80068f0:	b083      	sub	sp, #12
 80068f2:	af00      	add	r7, sp, #0
 80068f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80068f6:	bf00      	nop
 80068f8:	370c      	adds	r7, #12
 80068fa:	46bd      	mov	sp, r7
 80068fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006900:	4770      	bx	lr
	...

08006904 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006904:	b480      	push	{r7}
 8006906:	b085      	sub	sp, #20
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006912:	b2db      	uxtb	r3, r3
 8006914:	2b01      	cmp	r3, #1
 8006916:	d001      	beq.n	800691c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006918:	2301      	movs	r3, #1
 800691a:	e04f      	b.n	80069bc <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2202      	movs	r2, #2
 8006920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	68da      	ldr	r2, [r3, #12]
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f042 0201 	orr.w	r2, r2, #1
 8006932:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	4a23      	ldr	r2, [pc, #140]	@ (80069c8 <HAL_TIM_Base_Start_IT+0xc4>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d01d      	beq.n	800697a <HAL_TIM_Base_Start_IT+0x76>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006946:	d018      	beq.n	800697a <HAL_TIM_Base_Start_IT+0x76>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4a1f      	ldr	r2, [pc, #124]	@ (80069cc <HAL_TIM_Base_Start_IT+0xc8>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d013      	beq.n	800697a <HAL_TIM_Base_Start_IT+0x76>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	4a1e      	ldr	r2, [pc, #120]	@ (80069d0 <HAL_TIM_Base_Start_IT+0xcc>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d00e      	beq.n	800697a <HAL_TIM_Base_Start_IT+0x76>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4a1c      	ldr	r2, [pc, #112]	@ (80069d4 <HAL_TIM_Base_Start_IT+0xd0>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d009      	beq.n	800697a <HAL_TIM_Base_Start_IT+0x76>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	4a1b      	ldr	r2, [pc, #108]	@ (80069d8 <HAL_TIM_Base_Start_IT+0xd4>)
 800696c:	4293      	cmp	r3, r2
 800696e:	d004      	beq.n	800697a <HAL_TIM_Base_Start_IT+0x76>
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	4a19      	ldr	r2, [pc, #100]	@ (80069dc <HAL_TIM_Base_Start_IT+0xd8>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d115      	bne.n	80069a6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	689a      	ldr	r2, [r3, #8]
 8006980:	4b17      	ldr	r3, [pc, #92]	@ (80069e0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006982:	4013      	ands	r3, r2
 8006984:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	2b06      	cmp	r3, #6
 800698a:	d015      	beq.n	80069b8 <HAL_TIM_Base_Start_IT+0xb4>
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006992:	d011      	beq.n	80069b8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	681a      	ldr	r2, [r3, #0]
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f042 0201 	orr.w	r2, r2, #1
 80069a2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069a4:	e008      	b.n	80069b8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	681a      	ldr	r2, [r3, #0]
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f042 0201 	orr.w	r2, r2, #1
 80069b4:	601a      	str	r2, [r3, #0]
 80069b6:	e000      	b.n	80069ba <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069b8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80069ba:	2300      	movs	r3, #0
}
 80069bc:	4618      	mov	r0, r3
 80069be:	3714      	adds	r7, #20
 80069c0:	46bd      	mov	sp, r7
 80069c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c6:	4770      	bx	lr
 80069c8:	40012c00 	.word	0x40012c00
 80069cc:	40000400 	.word	0x40000400
 80069d0:	40000800 	.word	0x40000800
 80069d4:	40000c00 	.word	0x40000c00
 80069d8:	40013400 	.word	0x40013400
 80069dc:	40014000 	.word	0x40014000
 80069e0:	00010007 	.word	0x00010007

080069e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b084      	sub	sp, #16
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	68db      	ldr	r3, [r3, #12]
 80069f2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	691b      	ldr	r3, [r3, #16]
 80069fa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80069fc:	68bb      	ldr	r3, [r7, #8]
 80069fe:	f003 0302 	and.w	r3, r3, #2
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d020      	beq.n	8006a48 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	f003 0302 	and.w	r3, r3, #2
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d01b      	beq.n	8006a48 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f06f 0202 	mvn.w	r2, #2
 8006a18:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2201      	movs	r2, #1
 8006a1e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	699b      	ldr	r3, [r3, #24]
 8006a26:	f003 0303 	and.w	r3, r3, #3
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d003      	beq.n	8006a36 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	f000 f8e9 	bl	8006c06 <HAL_TIM_IC_CaptureCallback>
 8006a34:	e005      	b.n	8006a42 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a36:	6878      	ldr	r0, [r7, #4]
 8006a38:	f000 f8db 	bl	8006bf2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a3c:	6878      	ldr	r0, [r7, #4]
 8006a3e:	f000 f8ec 	bl	8006c1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2200      	movs	r2, #0
 8006a46:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	f003 0304 	and.w	r3, r3, #4
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d020      	beq.n	8006a94 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	f003 0304 	and.w	r3, r3, #4
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d01b      	beq.n	8006a94 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f06f 0204 	mvn.w	r2, #4
 8006a64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2202      	movs	r2, #2
 8006a6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	699b      	ldr	r3, [r3, #24]
 8006a72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d003      	beq.n	8006a82 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a7a:	6878      	ldr	r0, [r7, #4]
 8006a7c:	f000 f8c3 	bl	8006c06 <HAL_TIM_IC_CaptureCallback>
 8006a80:	e005      	b.n	8006a8e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a82:	6878      	ldr	r0, [r7, #4]
 8006a84:	f000 f8b5 	bl	8006bf2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a88:	6878      	ldr	r0, [r7, #4]
 8006a8a:	f000 f8c6 	bl	8006c1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2200      	movs	r2, #0
 8006a92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	f003 0308 	and.w	r3, r3, #8
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d020      	beq.n	8006ae0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	f003 0308 	and.w	r3, r3, #8
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d01b      	beq.n	8006ae0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f06f 0208 	mvn.w	r2, #8
 8006ab0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2204      	movs	r2, #4
 8006ab6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	69db      	ldr	r3, [r3, #28]
 8006abe:	f003 0303 	and.w	r3, r3, #3
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d003      	beq.n	8006ace <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ac6:	6878      	ldr	r0, [r7, #4]
 8006ac8:	f000 f89d 	bl	8006c06 <HAL_TIM_IC_CaptureCallback>
 8006acc:	e005      	b.n	8006ada <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	f000 f88f 	bl	8006bf2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ad4:	6878      	ldr	r0, [r7, #4]
 8006ad6:	f000 f8a0 	bl	8006c1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2200      	movs	r2, #0
 8006ade:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	f003 0310 	and.w	r3, r3, #16
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d020      	beq.n	8006b2c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	f003 0310 	and.w	r3, r3, #16
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d01b      	beq.n	8006b2c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f06f 0210 	mvn.w	r2, #16
 8006afc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2208      	movs	r2, #8
 8006b02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	69db      	ldr	r3, [r3, #28]
 8006b0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d003      	beq.n	8006b1a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b12:	6878      	ldr	r0, [r7, #4]
 8006b14:	f000 f877 	bl	8006c06 <HAL_TIM_IC_CaptureCallback>
 8006b18:	e005      	b.n	8006b26 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b1a:	6878      	ldr	r0, [r7, #4]
 8006b1c:	f000 f869 	bl	8006bf2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	f000 f87a 	bl	8006c1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	f003 0301 	and.w	r3, r3, #1
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d00c      	beq.n	8006b50 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	f003 0301 	and.w	r3, r3, #1
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d007      	beq.n	8006b50 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f06f 0201 	mvn.w	r2, #1
 8006b48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f7fa fa34 	bl	8000fb8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d104      	bne.n	8006b64 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006b5a:	68bb      	ldr	r3, [r7, #8]
 8006b5c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d00c      	beq.n	8006b7e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d007      	beq.n	8006b7e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006b76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006b78:	6878      	ldr	r0, [r7, #4]
 8006b7a:	f000 f913 	bl	8006da4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006b7e:	68bb      	ldr	r3, [r7, #8]
 8006b80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d00c      	beq.n	8006ba2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d007      	beq.n	8006ba2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006b9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006b9c:	6878      	ldr	r0, [r7, #4]
 8006b9e:	f000 f90b 	bl	8006db8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d00c      	beq.n	8006bc6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d007      	beq.n	8006bc6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006bbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006bc0:	6878      	ldr	r0, [r7, #4]
 8006bc2:	f000 f834 	bl	8006c2e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	f003 0320 	and.w	r3, r3, #32
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d00c      	beq.n	8006bea <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	f003 0320 	and.w	r3, r3, #32
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d007      	beq.n	8006bea <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f06f 0220 	mvn.w	r2, #32
 8006be2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006be4:	6878      	ldr	r0, [r7, #4]
 8006be6:	f000 f8d3 	bl	8006d90 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006bea:	bf00      	nop
 8006bec:	3710      	adds	r7, #16
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}

08006bf2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006bf2:	b480      	push	{r7}
 8006bf4:	b083      	sub	sp, #12
 8006bf6:	af00      	add	r7, sp, #0
 8006bf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006bfa:	bf00      	nop
 8006bfc:	370c      	adds	r7, #12
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c04:	4770      	bx	lr

08006c06 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006c06:	b480      	push	{r7}
 8006c08:	b083      	sub	sp, #12
 8006c0a:	af00      	add	r7, sp, #0
 8006c0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006c0e:	bf00      	nop
 8006c10:	370c      	adds	r7, #12
 8006c12:	46bd      	mov	sp, r7
 8006c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c18:	4770      	bx	lr

08006c1a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006c1a:	b480      	push	{r7}
 8006c1c:	b083      	sub	sp, #12
 8006c1e:	af00      	add	r7, sp, #0
 8006c20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006c22:	bf00      	nop
 8006c24:	370c      	adds	r7, #12
 8006c26:	46bd      	mov	sp, r7
 8006c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2c:	4770      	bx	lr

08006c2e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006c2e:	b480      	push	{r7}
 8006c30:	b083      	sub	sp, #12
 8006c32:	af00      	add	r7, sp, #0
 8006c34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006c36:	bf00      	nop
 8006c38:	370c      	adds	r7, #12
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c40:	4770      	bx	lr
	...

08006c44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b085      	sub	sp, #20
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
 8006c4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	4a46      	ldr	r2, [pc, #280]	@ (8006d70 <TIM_Base_SetConfig+0x12c>)
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d013      	beq.n	8006c84 <TIM_Base_SetConfig+0x40>
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c62:	d00f      	beq.n	8006c84 <TIM_Base_SetConfig+0x40>
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	4a43      	ldr	r2, [pc, #268]	@ (8006d74 <TIM_Base_SetConfig+0x130>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d00b      	beq.n	8006c84 <TIM_Base_SetConfig+0x40>
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	4a42      	ldr	r2, [pc, #264]	@ (8006d78 <TIM_Base_SetConfig+0x134>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d007      	beq.n	8006c84 <TIM_Base_SetConfig+0x40>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	4a41      	ldr	r2, [pc, #260]	@ (8006d7c <TIM_Base_SetConfig+0x138>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d003      	beq.n	8006c84 <TIM_Base_SetConfig+0x40>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	4a40      	ldr	r2, [pc, #256]	@ (8006d80 <TIM_Base_SetConfig+0x13c>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d108      	bne.n	8006c96 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	68fa      	ldr	r2, [r7, #12]
 8006c92:	4313      	orrs	r3, r2
 8006c94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	4a35      	ldr	r2, [pc, #212]	@ (8006d70 <TIM_Base_SetConfig+0x12c>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d01f      	beq.n	8006cde <TIM_Base_SetConfig+0x9a>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ca4:	d01b      	beq.n	8006cde <TIM_Base_SetConfig+0x9a>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	4a32      	ldr	r2, [pc, #200]	@ (8006d74 <TIM_Base_SetConfig+0x130>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d017      	beq.n	8006cde <TIM_Base_SetConfig+0x9a>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	4a31      	ldr	r2, [pc, #196]	@ (8006d78 <TIM_Base_SetConfig+0x134>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d013      	beq.n	8006cde <TIM_Base_SetConfig+0x9a>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	4a30      	ldr	r2, [pc, #192]	@ (8006d7c <TIM_Base_SetConfig+0x138>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d00f      	beq.n	8006cde <TIM_Base_SetConfig+0x9a>
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	4a2f      	ldr	r2, [pc, #188]	@ (8006d80 <TIM_Base_SetConfig+0x13c>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d00b      	beq.n	8006cde <TIM_Base_SetConfig+0x9a>
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	4a2e      	ldr	r2, [pc, #184]	@ (8006d84 <TIM_Base_SetConfig+0x140>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d007      	beq.n	8006cde <TIM_Base_SetConfig+0x9a>
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	4a2d      	ldr	r2, [pc, #180]	@ (8006d88 <TIM_Base_SetConfig+0x144>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d003      	beq.n	8006cde <TIM_Base_SetConfig+0x9a>
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	4a2c      	ldr	r2, [pc, #176]	@ (8006d8c <TIM_Base_SetConfig+0x148>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d108      	bne.n	8006cf0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ce4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	68db      	ldr	r3, [r3, #12]
 8006cea:	68fa      	ldr	r2, [r7, #12]
 8006cec:	4313      	orrs	r3, r2
 8006cee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	695b      	ldr	r3, [r3, #20]
 8006cfa:	4313      	orrs	r3, r2
 8006cfc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	68fa      	ldr	r2, [r7, #12]
 8006d02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	689a      	ldr	r2, [r3, #8]
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	681a      	ldr	r2, [r3, #0]
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	4a16      	ldr	r2, [pc, #88]	@ (8006d70 <TIM_Base_SetConfig+0x12c>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d00f      	beq.n	8006d3c <TIM_Base_SetConfig+0xf8>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	4a18      	ldr	r2, [pc, #96]	@ (8006d80 <TIM_Base_SetConfig+0x13c>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d00b      	beq.n	8006d3c <TIM_Base_SetConfig+0xf8>
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	4a17      	ldr	r2, [pc, #92]	@ (8006d84 <TIM_Base_SetConfig+0x140>)
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d007      	beq.n	8006d3c <TIM_Base_SetConfig+0xf8>
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	4a16      	ldr	r2, [pc, #88]	@ (8006d88 <TIM_Base_SetConfig+0x144>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d003      	beq.n	8006d3c <TIM_Base_SetConfig+0xf8>
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	4a15      	ldr	r2, [pc, #84]	@ (8006d8c <TIM_Base_SetConfig+0x148>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d103      	bne.n	8006d44 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006d3c:	683b      	ldr	r3, [r7, #0]
 8006d3e:	691a      	ldr	r2, [r3, #16]
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2201      	movs	r2, #1
 8006d48:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	691b      	ldr	r3, [r3, #16]
 8006d4e:	f003 0301 	and.w	r3, r3, #1
 8006d52:	2b01      	cmp	r3, #1
 8006d54:	d105      	bne.n	8006d62 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	691b      	ldr	r3, [r3, #16]
 8006d5a:	f023 0201 	bic.w	r2, r3, #1
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	611a      	str	r2, [r3, #16]
  }
}
 8006d62:	bf00      	nop
 8006d64:	3714      	adds	r7, #20
 8006d66:	46bd      	mov	sp, r7
 8006d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6c:	4770      	bx	lr
 8006d6e:	bf00      	nop
 8006d70:	40012c00 	.word	0x40012c00
 8006d74:	40000400 	.word	0x40000400
 8006d78:	40000800 	.word	0x40000800
 8006d7c:	40000c00 	.word	0x40000c00
 8006d80:	40013400 	.word	0x40013400
 8006d84:	40014000 	.word	0x40014000
 8006d88:	40014400 	.word	0x40014400
 8006d8c:	40014800 	.word	0x40014800

08006d90 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006d90:	b480      	push	{r7}
 8006d92:	b083      	sub	sp, #12
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006d98:	bf00      	nop
 8006d9a:	370c      	adds	r7, #12
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da2:	4770      	bx	lr

08006da4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006da4:	b480      	push	{r7}
 8006da6:	b083      	sub	sp, #12
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006dac:	bf00      	nop
 8006dae:	370c      	adds	r7, #12
 8006db0:	46bd      	mov	sp, r7
 8006db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db6:	4770      	bx	lr

08006db8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b083      	sub	sp, #12
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006dc0:	bf00      	nop
 8006dc2:	370c      	adds	r7, #12
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dca:	4770      	bx	lr

08006dcc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b082      	sub	sp, #8
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d101      	bne.n	8006dde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006dda:	2301      	movs	r3, #1
 8006ddc:	e040      	b.n	8006e60 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d106      	bne.n	8006df4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2200      	movs	r2, #0
 8006dea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006dee:	6878      	ldr	r0, [r7, #4]
 8006df0:	f7fa fc7a 	bl	80016e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2224      	movs	r2, #36	@ 0x24
 8006df8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	681a      	ldr	r2, [r3, #0]
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f022 0201 	bic.w	r2, r2, #1
 8006e08:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d002      	beq.n	8006e18 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006e12:	6878      	ldr	r0, [r7, #4]
 8006e14:	f000 fe90 	bl	8007b38 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	f000 fbd5 	bl	80075c8 <UART_SetConfig>
 8006e1e:	4603      	mov	r3, r0
 8006e20:	2b01      	cmp	r3, #1
 8006e22:	d101      	bne.n	8006e28 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006e24:	2301      	movs	r3, #1
 8006e26:	e01b      	b.n	8006e60 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	685a      	ldr	r2, [r3, #4]
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006e36:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	689a      	ldr	r2, [r3, #8]
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006e46:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	681a      	ldr	r2, [r3, #0]
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f042 0201 	orr.w	r2, r2, #1
 8006e56:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006e58:	6878      	ldr	r0, [r7, #4]
 8006e5a:	f000 ff0f 	bl	8007c7c <UART_CheckIdleState>
 8006e5e:	4603      	mov	r3, r0
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	3708      	adds	r7, #8
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bd80      	pop	{r7, pc}

08006e68 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b08a      	sub	sp, #40	@ 0x28
 8006e6c:	af02      	add	r7, sp, #8
 8006e6e:	60f8      	str	r0, [r7, #12]
 8006e70:	60b9      	str	r1, [r7, #8]
 8006e72:	603b      	str	r3, [r7, #0]
 8006e74:	4613      	mov	r3, r2
 8006e76:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006e7c:	2b20      	cmp	r3, #32
 8006e7e:	d177      	bne.n	8006f70 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d002      	beq.n	8006e8c <HAL_UART_Transmit+0x24>
 8006e86:	88fb      	ldrh	r3, [r7, #6]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d101      	bne.n	8006e90 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	e070      	b.n	8006f72 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	2200      	movs	r2, #0
 8006e94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	2221      	movs	r2, #33	@ 0x21
 8006e9c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006e9e:	f7fa fce5 	bl	800186c <HAL_GetTick>
 8006ea2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	88fa      	ldrh	r2, [r7, #6]
 8006ea8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	88fa      	ldrh	r2, [r7, #6]
 8006eb0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	689b      	ldr	r3, [r3, #8]
 8006eb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ebc:	d108      	bne.n	8006ed0 <HAL_UART_Transmit+0x68>
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	691b      	ldr	r3, [r3, #16]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d104      	bne.n	8006ed0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	61bb      	str	r3, [r7, #24]
 8006ece:	e003      	b.n	8006ed8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006ed8:	e02f      	b.n	8006f3a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	9300      	str	r3, [sp, #0]
 8006ede:	697b      	ldr	r3, [r7, #20]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	2180      	movs	r1, #128	@ 0x80
 8006ee4:	68f8      	ldr	r0, [r7, #12]
 8006ee6:	f000 ff71 	bl	8007dcc <UART_WaitOnFlagUntilTimeout>
 8006eea:	4603      	mov	r3, r0
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d004      	beq.n	8006efa <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	2220      	movs	r2, #32
 8006ef4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006ef6:	2303      	movs	r3, #3
 8006ef8:	e03b      	b.n	8006f72 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006efa:	69fb      	ldr	r3, [r7, #28]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d10b      	bne.n	8006f18 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006f00:	69bb      	ldr	r3, [r7, #24]
 8006f02:	881a      	ldrh	r2, [r3, #0]
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f0c:	b292      	uxth	r2, r2
 8006f0e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006f10:	69bb      	ldr	r3, [r7, #24]
 8006f12:	3302      	adds	r3, #2
 8006f14:	61bb      	str	r3, [r7, #24]
 8006f16:	e007      	b.n	8006f28 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006f18:	69fb      	ldr	r3, [r7, #28]
 8006f1a:	781a      	ldrb	r2, [r3, #0]
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006f22:	69fb      	ldr	r3, [r7, #28]
 8006f24:	3301      	adds	r3, #1
 8006f26:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006f2e:	b29b      	uxth	r3, r3
 8006f30:	3b01      	subs	r3, #1
 8006f32:	b29a      	uxth	r2, r3
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006f40:	b29b      	uxth	r3, r3
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d1c9      	bne.n	8006eda <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	9300      	str	r3, [sp, #0]
 8006f4a:	697b      	ldr	r3, [r7, #20]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	2140      	movs	r1, #64	@ 0x40
 8006f50:	68f8      	ldr	r0, [r7, #12]
 8006f52:	f000 ff3b 	bl	8007dcc <UART_WaitOnFlagUntilTimeout>
 8006f56:	4603      	mov	r3, r0
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d004      	beq.n	8006f66 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	2220      	movs	r2, #32
 8006f60:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006f62:	2303      	movs	r3, #3
 8006f64:	e005      	b.n	8006f72 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	2220      	movs	r2, #32
 8006f6a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	e000      	b.n	8006f72 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006f70:	2302      	movs	r3, #2
  }
}
 8006f72:	4618      	mov	r0, r3
 8006f74:	3720      	adds	r7, #32
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bd80      	pop	{r7, pc}
	...

08006f7c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b0ba      	sub	sp, #232	@ 0xe8
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	69db      	ldr	r3, [r3, #28]
 8006f8a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	689b      	ldr	r3, [r3, #8]
 8006f9e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006fa2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006fa6:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006faa:	4013      	ands	r3, r2
 8006fac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006fb0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d115      	bne.n	8006fe4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006fb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fbc:	f003 0320 	and.w	r3, r3, #32
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d00f      	beq.n	8006fe4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006fc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fc8:	f003 0320 	and.w	r3, r3, #32
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d009      	beq.n	8006fe4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	f000 82ca 	beq.w	800756e <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006fde:	6878      	ldr	r0, [r7, #4]
 8006fe0:	4798      	blx	r3
      }
      return;
 8006fe2:	e2c4      	b.n	800756e <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8006fe4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	f000 8117 	beq.w	800721c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006fee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ff2:	f003 0301 	and.w	r3, r3, #1
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d106      	bne.n	8007008 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006ffa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006ffe:	4b85      	ldr	r3, [pc, #532]	@ (8007214 <HAL_UART_IRQHandler+0x298>)
 8007000:	4013      	ands	r3, r2
 8007002:	2b00      	cmp	r3, #0
 8007004:	f000 810a 	beq.w	800721c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007008:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800700c:	f003 0301 	and.w	r3, r3, #1
 8007010:	2b00      	cmp	r3, #0
 8007012:	d011      	beq.n	8007038 <HAL_UART_IRQHandler+0xbc>
 8007014:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007018:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800701c:	2b00      	cmp	r3, #0
 800701e:	d00b      	beq.n	8007038 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	2201      	movs	r2, #1
 8007026:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800702e:	f043 0201 	orr.w	r2, r3, #1
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007038:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800703c:	f003 0302 	and.w	r3, r3, #2
 8007040:	2b00      	cmp	r3, #0
 8007042:	d011      	beq.n	8007068 <HAL_UART_IRQHandler+0xec>
 8007044:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007048:	f003 0301 	and.w	r3, r3, #1
 800704c:	2b00      	cmp	r3, #0
 800704e:	d00b      	beq.n	8007068 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	2202      	movs	r2, #2
 8007056:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800705e:	f043 0204 	orr.w	r2, r3, #4
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007068:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800706c:	f003 0304 	and.w	r3, r3, #4
 8007070:	2b00      	cmp	r3, #0
 8007072:	d011      	beq.n	8007098 <HAL_UART_IRQHandler+0x11c>
 8007074:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007078:	f003 0301 	and.w	r3, r3, #1
 800707c:	2b00      	cmp	r3, #0
 800707e:	d00b      	beq.n	8007098 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	2204      	movs	r2, #4
 8007086:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800708e:	f043 0202 	orr.w	r2, r3, #2
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007098:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800709c:	f003 0308 	and.w	r3, r3, #8
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d017      	beq.n	80070d4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80070a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070a8:	f003 0320 	and.w	r3, r3, #32
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d105      	bne.n	80070bc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80070b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80070b4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d00b      	beq.n	80070d4 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	2208      	movs	r2, #8
 80070c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80070ca:	f043 0208 	orr.w	r2, r3, #8
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80070d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d012      	beq.n	8007106 <HAL_UART_IRQHandler+0x18a>
 80070e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070e4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d00c      	beq.n	8007106 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80070f4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80070fc:	f043 0220 	orr.w	r2, r3, #32
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800710c:	2b00      	cmp	r3, #0
 800710e:	f000 8230 	beq.w	8007572 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007112:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007116:	f003 0320 	and.w	r3, r3, #32
 800711a:	2b00      	cmp	r3, #0
 800711c:	d00d      	beq.n	800713a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800711e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007122:	f003 0320 	and.w	r3, r3, #32
 8007126:	2b00      	cmp	r3, #0
 8007128:	d007      	beq.n	800713a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800712e:	2b00      	cmp	r3, #0
 8007130:	d003      	beq.n	800713a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007136:	6878      	ldr	r0, [r7, #4]
 8007138:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007140:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	689b      	ldr	r3, [r3, #8]
 800714a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800714e:	2b40      	cmp	r3, #64	@ 0x40
 8007150:	d005      	beq.n	800715e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007152:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007156:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800715a:	2b00      	cmp	r3, #0
 800715c:	d04f      	beq.n	80071fe <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800715e:	6878      	ldr	r0, [r7, #4]
 8007160:	f000 fea1 	bl	8007ea6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	689b      	ldr	r3, [r3, #8]
 800716a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800716e:	2b40      	cmp	r3, #64	@ 0x40
 8007170:	d141      	bne.n	80071f6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	3308      	adds	r3, #8
 8007178:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800717c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007180:	e853 3f00 	ldrex	r3, [r3]
 8007184:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007188:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800718c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007190:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	3308      	adds	r3, #8
 800719a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800719e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80071a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071a6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80071aa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80071ae:	e841 2300 	strex	r3, r2, [r1]
 80071b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80071b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d1d9      	bne.n	8007172 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d013      	beq.n	80071ee <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071ca:	4a13      	ldr	r2, [pc, #76]	@ (8007218 <HAL_UART_IRQHandler+0x29c>)
 80071cc:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071d2:	4618      	mov	r0, r3
 80071d4:	f7fa fdb2 	bl	8001d3c <HAL_DMA_Abort_IT>
 80071d8:	4603      	mov	r3, r0
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d017      	beq.n	800720e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071e4:	687a      	ldr	r2, [r7, #4]
 80071e6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80071e8:	4610      	mov	r0, r2
 80071ea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071ec:	e00f      	b.n	800720e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f000 f9d4 	bl	800759c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071f4:	e00b      	b.n	800720e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80071f6:	6878      	ldr	r0, [r7, #4]
 80071f8:	f000 f9d0 	bl	800759c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071fc:	e007      	b.n	800720e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	f000 f9cc 	bl	800759c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2200      	movs	r2, #0
 8007208:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800720c:	e1b1      	b.n	8007572 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800720e:	bf00      	nop
    return;
 8007210:	e1af      	b.n	8007572 <HAL_UART_IRQHandler+0x5f6>
 8007212:	bf00      	nop
 8007214:	04000120 	.word	0x04000120
 8007218:	08007f6f 	.word	0x08007f6f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007220:	2b01      	cmp	r3, #1
 8007222:	f040 816a 	bne.w	80074fa <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007226:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800722a:	f003 0310 	and.w	r3, r3, #16
 800722e:	2b00      	cmp	r3, #0
 8007230:	f000 8163 	beq.w	80074fa <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007234:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007238:	f003 0310 	and.w	r3, r3, #16
 800723c:	2b00      	cmp	r3, #0
 800723e:	f000 815c 	beq.w	80074fa <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	2210      	movs	r2, #16
 8007248:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	689b      	ldr	r3, [r3, #8]
 8007250:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007254:	2b40      	cmp	r3, #64	@ 0x40
 8007256:	f040 80d4 	bne.w	8007402 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	685b      	ldr	r3, [r3, #4]
 8007262:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007266:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800726a:	2b00      	cmp	r3, #0
 800726c:	f000 80ad 	beq.w	80073ca <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007276:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800727a:	429a      	cmp	r2, r3
 800727c:	f080 80a5 	bcs.w	80073ca <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007286:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f003 0320 	and.w	r3, r3, #32
 8007296:	2b00      	cmp	r3, #0
 8007298:	f040 8086 	bne.w	80073a8 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80072a8:	e853 3f00 	ldrex	r3, [r3]
 80072ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80072b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80072b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80072b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	461a      	mov	r2, r3
 80072c2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80072c6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80072ca:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ce:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80072d2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80072d6:	e841 2300 	strex	r3, r2, [r1]
 80072da:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80072de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d1da      	bne.n	800729c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	3308      	adds	r3, #8
 80072ec:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80072f0:	e853 3f00 	ldrex	r3, [r3]
 80072f4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80072f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80072f8:	f023 0301 	bic.w	r3, r3, #1
 80072fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	3308      	adds	r3, #8
 8007306:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800730a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800730e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007310:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007312:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007316:	e841 2300 	strex	r3, r2, [r1]
 800731a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800731c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800731e:	2b00      	cmp	r3, #0
 8007320:	d1e1      	bne.n	80072e6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	3308      	adds	r3, #8
 8007328:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800732a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800732c:	e853 3f00 	ldrex	r3, [r3]
 8007330:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007332:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007334:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007338:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	3308      	adds	r3, #8
 8007342:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007346:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007348:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800734a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800734c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800734e:	e841 2300 	strex	r3, r2, [r1]
 8007352:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007354:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007356:	2b00      	cmp	r3, #0
 8007358:	d1e3      	bne.n	8007322 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2220      	movs	r2, #32
 800735e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2200      	movs	r2, #0
 8007366:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800736e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007370:	e853 3f00 	ldrex	r3, [r3]
 8007374:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007376:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007378:	f023 0310 	bic.w	r3, r3, #16
 800737c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	461a      	mov	r2, r3
 8007386:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800738a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800738c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800738e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007390:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007392:	e841 2300 	strex	r3, r2, [r1]
 8007396:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007398:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800739a:	2b00      	cmp	r3, #0
 800739c:	d1e4      	bne.n	8007368 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073a2:	4618      	mov	r0, r3
 80073a4:	f7fa fc8c 	bl	8001cc0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2202      	movs	r2, #2
 80073ac:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80073ba:	b29b      	uxth	r3, r3
 80073bc:	1ad3      	subs	r3, r2, r3
 80073be:	b29b      	uxth	r3, r3
 80073c0:	4619      	mov	r1, r3
 80073c2:	6878      	ldr	r0, [r7, #4]
 80073c4:	f000 f8f4 	bl	80075b0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80073c8:	e0d5      	b.n	8007576 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80073d0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80073d4:	429a      	cmp	r2, r3
 80073d6:	f040 80ce 	bne.w	8007576 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f003 0320 	and.w	r3, r3, #32
 80073e6:	2b20      	cmp	r3, #32
 80073e8:	f040 80c5 	bne.w	8007576 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2202      	movs	r2, #2
 80073f0:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80073f8:	4619      	mov	r1, r3
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f000 f8d8 	bl	80075b0 <HAL_UARTEx_RxEventCallback>
      return;
 8007400:	e0b9      	b.n	8007576 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800740e:	b29b      	uxth	r3, r3
 8007410:	1ad3      	subs	r3, r2, r3
 8007412:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800741c:	b29b      	uxth	r3, r3
 800741e:	2b00      	cmp	r3, #0
 8007420:	f000 80ab 	beq.w	800757a <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8007424:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007428:	2b00      	cmp	r3, #0
 800742a:	f000 80a6 	beq.w	800757a <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007434:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007436:	e853 3f00 	ldrex	r3, [r3]
 800743a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800743c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800743e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007442:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	461a      	mov	r2, r3
 800744c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007450:	647b      	str	r3, [r7, #68]	@ 0x44
 8007452:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007454:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007456:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007458:	e841 2300 	strex	r3, r2, [r1]
 800745c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800745e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007460:	2b00      	cmp	r3, #0
 8007462:	d1e4      	bne.n	800742e <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	3308      	adds	r3, #8
 800746a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800746c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800746e:	e853 3f00 	ldrex	r3, [r3]
 8007472:	623b      	str	r3, [r7, #32]
   return(result);
 8007474:	6a3b      	ldr	r3, [r7, #32]
 8007476:	f023 0301 	bic.w	r3, r3, #1
 800747a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	3308      	adds	r3, #8
 8007484:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007488:	633a      	str	r2, [r7, #48]	@ 0x30
 800748a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800748c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800748e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007490:	e841 2300 	strex	r3, r2, [r1]
 8007494:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007498:	2b00      	cmp	r3, #0
 800749a:	d1e3      	bne.n	8007464 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2220      	movs	r2, #32
 80074a0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2200      	movs	r2, #0
 80074a8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2200      	movs	r2, #0
 80074ae:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074b6:	693b      	ldr	r3, [r7, #16]
 80074b8:	e853 3f00 	ldrex	r3, [r3]
 80074bc:	60fb      	str	r3, [r7, #12]
   return(result);
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	f023 0310 	bic.w	r3, r3, #16
 80074c4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	461a      	mov	r2, r3
 80074ce:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80074d2:	61fb      	str	r3, [r7, #28]
 80074d4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074d6:	69b9      	ldr	r1, [r7, #24]
 80074d8:	69fa      	ldr	r2, [r7, #28]
 80074da:	e841 2300 	strex	r3, r2, [r1]
 80074de:	617b      	str	r3, [r7, #20]
   return(result);
 80074e0:	697b      	ldr	r3, [r7, #20]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d1e4      	bne.n	80074b0 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2202      	movs	r2, #2
 80074ea:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80074ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80074f0:	4619      	mov	r1, r3
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f000 f85c 	bl	80075b0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80074f8:	e03f      	b.n	800757a <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80074fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007502:	2b00      	cmp	r3, #0
 8007504:	d00e      	beq.n	8007524 <HAL_UART_IRQHandler+0x5a8>
 8007506:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800750a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800750e:	2b00      	cmp	r3, #0
 8007510:	d008      	beq.n	8007524 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800751a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800751c:	6878      	ldr	r0, [r7, #4]
 800751e:	f000 fd66 	bl	8007fee <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007522:	e02d      	b.n	8007580 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007524:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007528:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800752c:	2b00      	cmp	r3, #0
 800752e:	d00e      	beq.n	800754e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007530:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007534:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007538:	2b00      	cmp	r3, #0
 800753a:	d008      	beq.n	800754e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007540:	2b00      	cmp	r3, #0
 8007542:	d01c      	beq.n	800757e <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007548:	6878      	ldr	r0, [r7, #4]
 800754a:	4798      	blx	r3
    }
    return;
 800754c:	e017      	b.n	800757e <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800754e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007552:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007556:	2b00      	cmp	r3, #0
 8007558:	d012      	beq.n	8007580 <HAL_UART_IRQHandler+0x604>
 800755a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800755e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007562:	2b00      	cmp	r3, #0
 8007564:	d00c      	beq.n	8007580 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f000 fd17 	bl	8007f9a <UART_EndTransmit_IT>
    return;
 800756c:	e008      	b.n	8007580 <HAL_UART_IRQHandler+0x604>
      return;
 800756e:	bf00      	nop
 8007570:	e006      	b.n	8007580 <HAL_UART_IRQHandler+0x604>
    return;
 8007572:	bf00      	nop
 8007574:	e004      	b.n	8007580 <HAL_UART_IRQHandler+0x604>
      return;
 8007576:	bf00      	nop
 8007578:	e002      	b.n	8007580 <HAL_UART_IRQHandler+0x604>
      return;
 800757a:	bf00      	nop
 800757c:	e000      	b.n	8007580 <HAL_UART_IRQHandler+0x604>
    return;
 800757e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8007580:	37e8      	adds	r7, #232	@ 0xe8
 8007582:	46bd      	mov	sp, r7
 8007584:	bd80      	pop	{r7, pc}
 8007586:	bf00      	nop

08007588 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007588:	b480      	push	{r7}
 800758a:	b083      	sub	sp, #12
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007590:	bf00      	nop
 8007592:	370c      	adds	r7, #12
 8007594:	46bd      	mov	sp, r7
 8007596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759a:	4770      	bx	lr

0800759c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800759c:	b480      	push	{r7}
 800759e:	b083      	sub	sp, #12
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80075a4:	bf00      	nop
 80075a6:	370c      	adds	r7, #12
 80075a8:	46bd      	mov	sp, r7
 80075aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ae:	4770      	bx	lr

080075b0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b083      	sub	sp, #12
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
 80075b8:	460b      	mov	r3, r1
 80075ba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80075bc:	bf00      	nop
 80075be:	370c      	adds	r7, #12
 80075c0:	46bd      	mov	sp, r7
 80075c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c6:	4770      	bx	lr

080075c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80075c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80075cc:	b08a      	sub	sp, #40	@ 0x28
 80075ce:	af00      	add	r7, sp, #0
 80075d0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80075d2:	2300      	movs	r3, #0
 80075d4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	689a      	ldr	r2, [r3, #8]
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	691b      	ldr	r3, [r3, #16]
 80075e0:	431a      	orrs	r2, r3
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	695b      	ldr	r3, [r3, #20]
 80075e6:	431a      	orrs	r2, r3
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	69db      	ldr	r3, [r3, #28]
 80075ec:	4313      	orrs	r3, r2
 80075ee:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	681a      	ldr	r2, [r3, #0]
 80075f6:	4ba4      	ldr	r3, [pc, #656]	@ (8007888 <UART_SetConfig+0x2c0>)
 80075f8:	4013      	ands	r3, r2
 80075fa:	68fa      	ldr	r2, [r7, #12]
 80075fc:	6812      	ldr	r2, [r2, #0]
 80075fe:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007600:	430b      	orrs	r3, r1
 8007602:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	685b      	ldr	r3, [r3, #4]
 800760a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	68da      	ldr	r2, [r3, #12]
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	430a      	orrs	r2, r1
 8007618:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	699b      	ldr	r3, [r3, #24]
 800761e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	4a99      	ldr	r2, [pc, #612]	@ (800788c <UART_SetConfig+0x2c4>)
 8007626:	4293      	cmp	r3, r2
 8007628:	d004      	beq.n	8007634 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	6a1b      	ldr	r3, [r3, #32]
 800762e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007630:	4313      	orrs	r3, r2
 8007632:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	689b      	ldr	r3, [r3, #8]
 800763a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007644:	430a      	orrs	r2, r1
 8007646:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	4a90      	ldr	r2, [pc, #576]	@ (8007890 <UART_SetConfig+0x2c8>)
 800764e:	4293      	cmp	r3, r2
 8007650:	d126      	bne.n	80076a0 <UART_SetConfig+0xd8>
 8007652:	4b90      	ldr	r3, [pc, #576]	@ (8007894 <UART_SetConfig+0x2cc>)
 8007654:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007658:	f003 0303 	and.w	r3, r3, #3
 800765c:	2b03      	cmp	r3, #3
 800765e:	d81b      	bhi.n	8007698 <UART_SetConfig+0xd0>
 8007660:	a201      	add	r2, pc, #4	@ (adr r2, 8007668 <UART_SetConfig+0xa0>)
 8007662:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007666:	bf00      	nop
 8007668:	08007679 	.word	0x08007679
 800766c:	08007689 	.word	0x08007689
 8007670:	08007681 	.word	0x08007681
 8007674:	08007691 	.word	0x08007691
 8007678:	2301      	movs	r3, #1
 800767a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800767e:	e116      	b.n	80078ae <UART_SetConfig+0x2e6>
 8007680:	2302      	movs	r3, #2
 8007682:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007686:	e112      	b.n	80078ae <UART_SetConfig+0x2e6>
 8007688:	2304      	movs	r3, #4
 800768a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800768e:	e10e      	b.n	80078ae <UART_SetConfig+0x2e6>
 8007690:	2308      	movs	r3, #8
 8007692:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007696:	e10a      	b.n	80078ae <UART_SetConfig+0x2e6>
 8007698:	2310      	movs	r3, #16
 800769a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800769e:	e106      	b.n	80078ae <UART_SetConfig+0x2e6>
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	4a7c      	ldr	r2, [pc, #496]	@ (8007898 <UART_SetConfig+0x2d0>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d138      	bne.n	800771c <UART_SetConfig+0x154>
 80076aa:	4b7a      	ldr	r3, [pc, #488]	@ (8007894 <UART_SetConfig+0x2cc>)
 80076ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076b0:	f003 030c 	and.w	r3, r3, #12
 80076b4:	2b0c      	cmp	r3, #12
 80076b6:	d82d      	bhi.n	8007714 <UART_SetConfig+0x14c>
 80076b8:	a201      	add	r2, pc, #4	@ (adr r2, 80076c0 <UART_SetConfig+0xf8>)
 80076ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076be:	bf00      	nop
 80076c0:	080076f5 	.word	0x080076f5
 80076c4:	08007715 	.word	0x08007715
 80076c8:	08007715 	.word	0x08007715
 80076cc:	08007715 	.word	0x08007715
 80076d0:	08007705 	.word	0x08007705
 80076d4:	08007715 	.word	0x08007715
 80076d8:	08007715 	.word	0x08007715
 80076dc:	08007715 	.word	0x08007715
 80076e0:	080076fd 	.word	0x080076fd
 80076e4:	08007715 	.word	0x08007715
 80076e8:	08007715 	.word	0x08007715
 80076ec:	08007715 	.word	0x08007715
 80076f0:	0800770d 	.word	0x0800770d
 80076f4:	2300      	movs	r3, #0
 80076f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076fa:	e0d8      	b.n	80078ae <UART_SetConfig+0x2e6>
 80076fc:	2302      	movs	r3, #2
 80076fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007702:	e0d4      	b.n	80078ae <UART_SetConfig+0x2e6>
 8007704:	2304      	movs	r3, #4
 8007706:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800770a:	e0d0      	b.n	80078ae <UART_SetConfig+0x2e6>
 800770c:	2308      	movs	r3, #8
 800770e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007712:	e0cc      	b.n	80078ae <UART_SetConfig+0x2e6>
 8007714:	2310      	movs	r3, #16
 8007716:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800771a:	e0c8      	b.n	80078ae <UART_SetConfig+0x2e6>
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	4a5e      	ldr	r2, [pc, #376]	@ (800789c <UART_SetConfig+0x2d4>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d125      	bne.n	8007772 <UART_SetConfig+0x1aa>
 8007726:	4b5b      	ldr	r3, [pc, #364]	@ (8007894 <UART_SetConfig+0x2cc>)
 8007728:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800772c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007730:	2b30      	cmp	r3, #48	@ 0x30
 8007732:	d016      	beq.n	8007762 <UART_SetConfig+0x19a>
 8007734:	2b30      	cmp	r3, #48	@ 0x30
 8007736:	d818      	bhi.n	800776a <UART_SetConfig+0x1a2>
 8007738:	2b20      	cmp	r3, #32
 800773a:	d00a      	beq.n	8007752 <UART_SetConfig+0x18a>
 800773c:	2b20      	cmp	r3, #32
 800773e:	d814      	bhi.n	800776a <UART_SetConfig+0x1a2>
 8007740:	2b00      	cmp	r3, #0
 8007742:	d002      	beq.n	800774a <UART_SetConfig+0x182>
 8007744:	2b10      	cmp	r3, #16
 8007746:	d008      	beq.n	800775a <UART_SetConfig+0x192>
 8007748:	e00f      	b.n	800776a <UART_SetConfig+0x1a2>
 800774a:	2300      	movs	r3, #0
 800774c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007750:	e0ad      	b.n	80078ae <UART_SetConfig+0x2e6>
 8007752:	2302      	movs	r3, #2
 8007754:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007758:	e0a9      	b.n	80078ae <UART_SetConfig+0x2e6>
 800775a:	2304      	movs	r3, #4
 800775c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007760:	e0a5      	b.n	80078ae <UART_SetConfig+0x2e6>
 8007762:	2308      	movs	r3, #8
 8007764:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007768:	e0a1      	b.n	80078ae <UART_SetConfig+0x2e6>
 800776a:	2310      	movs	r3, #16
 800776c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007770:	e09d      	b.n	80078ae <UART_SetConfig+0x2e6>
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	4a4a      	ldr	r2, [pc, #296]	@ (80078a0 <UART_SetConfig+0x2d8>)
 8007778:	4293      	cmp	r3, r2
 800777a:	d125      	bne.n	80077c8 <UART_SetConfig+0x200>
 800777c:	4b45      	ldr	r3, [pc, #276]	@ (8007894 <UART_SetConfig+0x2cc>)
 800777e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007782:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007786:	2bc0      	cmp	r3, #192	@ 0xc0
 8007788:	d016      	beq.n	80077b8 <UART_SetConfig+0x1f0>
 800778a:	2bc0      	cmp	r3, #192	@ 0xc0
 800778c:	d818      	bhi.n	80077c0 <UART_SetConfig+0x1f8>
 800778e:	2b80      	cmp	r3, #128	@ 0x80
 8007790:	d00a      	beq.n	80077a8 <UART_SetConfig+0x1e0>
 8007792:	2b80      	cmp	r3, #128	@ 0x80
 8007794:	d814      	bhi.n	80077c0 <UART_SetConfig+0x1f8>
 8007796:	2b00      	cmp	r3, #0
 8007798:	d002      	beq.n	80077a0 <UART_SetConfig+0x1d8>
 800779a:	2b40      	cmp	r3, #64	@ 0x40
 800779c:	d008      	beq.n	80077b0 <UART_SetConfig+0x1e8>
 800779e:	e00f      	b.n	80077c0 <UART_SetConfig+0x1f8>
 80077a0:	2300      	movs	r3, #0
 80077a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077a6:	e082      	b.n	80078ae <UART_SetConfig+0x2e6>
 80077a8:	2302      	movs	r3, #2
 80077aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077ae:	e07e      	b.n	80078ae <UART_SetConfig+0x2e6>
 80077b0:	2304      	movs	r3, #4
 80077b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077b6:	e07a      	b.n	80078ae <UART_SetConfig+0x2e6>
 80077b8:	2308      	movs	r3, #8
 80077ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077be:	e076      	b.n	80078ae <UART_SetConfig+0x2e6>
 80077c0:	2310      	movs	r3, #16
 80077c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077c6:	e072      	b.n	80078ae <UART_SetConfig+0x2e6>
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	4a35      	ldr	r2, [pc, #212]	@ (80078a4 <UART_SetConfig+0x2dc>)
 80077ce:	4293      	cmp	r3, r2
 80077d0:	d12a      	bne.n	8007828 <UART_SetConfig+0x260>
 80077d2:	4b30      	ldr	r3, [pc, #192]	@ (8007894 <UART_SetConfig+0x2cc>)
 80077d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077d8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80077dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80077e0:	d01a      	beq.n	8007818 <UART_SetConfig+0x250>
 80077e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80077e6:	d81b      	bhi.n	8007820 <UART_SetConfig+0x258>
 80077e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80077ec:	d00c      	beq.n	8007808 <UART_SetConfig+0x240>
 80077ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80077f2:	d815      	bhi.n	8007820 <UART_SetConfig+0x258>
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d003      	beq.n	8007800 <UART_SetConfig+0x238>
 80077f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80077fc:	d008      	beq.n	8007810 <UART_SetConfig+0x248>
 80077fe:	e00f      	b.n	8007820 <UART_SetConfig+0x258>
 8007800:	2300      	movs	r3, #0
 8007802:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007806:	e052      	b.n	80078ae <UART_SetConfig+0x2e6>
 8007808:	2302      	movs	r3, #2
 800780a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800780e:	e04e      	b.n	80078ae <UART_SetConfig+0x2e6>
 8007810:	2304      	movs	r3, #4
 8007812:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007816:	e04a      	b.n	80078ae <UART_SetConfig+0x2e6>
 8007818:	2308      	movs	r3, #8
 800781a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800781e:	e046      	b.n	80078ae <UART_SetConfig+0x2e6>
 8007820:	2310      	movs	r3, #16
 8007822:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007826:	e042      	b.n	80078ae <UART_SetConfig+0x2e6>
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	4a17      	ldr	r2, [pc, #92]	@ (800788c <UART_SetConfig+0x2c4>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d13a      	bne.n	80078a8 <UART_SetConfig+0x2e0>
 8007832:	4b18      	ldr	r3, [pc, #96]	@ (8007894 <UART_SetConfig+0x2cc>)
 8007834:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007838:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800783c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007840:	d01a      	beq.n	8007878 <UART_SetConfig+0x2b0>
 8007842:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007846:	d81b      	bhi.n	8007880 <UART_SetConfig+0x2b8>
 8007848:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800784c:	d00c      	beq.n	8007868 <UART_SetConfig+0x2a0>
 800784e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007852:	d815      	bhi.n	8007880 <UART_SetConfig+0x2b8>
 8007854:	2b00      	cmp	r3, #0
 8007856:	d003      	beq.n	8007860 <UART_SetConfig+0x298>
 8007858:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800785c:	d008      	beq.n	8007870 <UART_SetConfig+0x2a8>
 800785e:	e00f      	b.n	8007880 <UART_SetConfig+0x2b8>
 8007860:	2300      	movs	r3, #0
 8007862:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007866:	e022      	b.n	80078ae <UART_SetConfig+0x2e6>
 8007868:	2302      	movs	r3, #2
 800786a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800786e:	e01e      	b.n	80078ae <UART_SetConfig+0x2e6>
 8007870:	2304      	movs	r3, #4
 8007872:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007876:	e01a      	b.n	80078ae <UART_SetConfig+0x2e6>
 8007878:	2308      	movs	r3, #8
 800787a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800787e:	e016      	b.n	80078ae <UART_SetConfig+0x2e6>
 8007880:	2310      	movs	r3, #16
 8007882:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007886:	e012      	b.n	80078ae <UART_SetConfig+0x2e6>
 8007888:	efff69f3 	.word	0xefff69f3
 800788c:	40008000 	.word	0x40008000
 8007890:	40013800 	.word	0x40013800
 8007894:	40021000 	.word	0x40021000
 8007898:	40004400 	.word	0x40004400
 800789c:	40004800 	.word	0x40004800
 80078a0:	40004c00 	.word	0x40004c00
 80078a4:	40005000 	.word	0x40005000
 80078a8:	2310      	movs	r3, #16
 80078aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	4a9f      	ldr	r2, [pc, #636]	@ (8007b30 <UART_SetConfig+0x568>)
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d17a      	bne.n	80079ae <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80078b8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80078bc:	2b08      	cmp	r3, #8
 80078be:	d824      	bhi.n	800790a <UART_SetConfig+0x342>
 80078c0:	a201      	add	r2, pc, #4	@ (adr r2, 80078c8 <UART_SetConfig+0x300>)
 80078c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078c6:	bf00      	nop
 80078c8:	080078ed 	.word	0x080078ed
 80078cc:	0800790b 	.word	0x0800790b
 80078d0:	080078f5 	.word	0x080078f5
 80078d4:	0800790b 	.word	0x0800790b
 80078d8:	080078fb 	.word	0x080078fb
 80078dc:	0800790b 	.word	0x0800790b
 80078e0:	0800790b 	.word	0x0800790b
 80078e4:	0800790b 	.word	0x0800790b
 80078e8:	08007903 	.word	0x08007903
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80078ec:	f7fc f8c8 	bl	8003a80 <HAL_RCC_GetPCLK1Freq>
 80078f0:	61f8      	str	r0, [r7, #28]
        break;
 80078f2:	e010      	b.n	8007916 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80078f4:	4b8f      	ldr	r3, [pc, #572]	@ (8007b34 <UART_SetConfig+0x56c>)
 80078f6:	61fb      	str	r3, [r7, #28]
        break;
 80078f8:	e00d      	b.n	8007916 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80078fa:	f7fc f829 	bl	8003950 <HAL_RCC_GetSysClockFreq>
 80078fe:	61f8      	str	r0, [r7, #28]
        break;
 8007900:	e009      	b.n	8007916 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007902:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007906:	61fb      	str	r3, [r7, #28]
        break;
 8007908:	e005      	b.n	8007916 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800790a:	2300      	movs	r3, #0
 800790c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800790e:	2301      	movs	r3, #1
 8007910:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007914:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007916:	69fb      	ldr	r3, [r7, #28]
 8007918:	2b00      	cmp	r3, #0
 800791a:	f000 80fb 	beq.w	8007b14 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	685a      	ldr	r2, [r3, #4]
 8007922:	4613      	mov	r3, r2
 8007924:	005b      	lsls	r3, r3, #1
 8007926:	4413      	add	r3, r2
 8007928:	69fa      	ldr	r2, [r7, #28]
 800792a:	429a      	cmp	r2, r3
 800792c:	d305      	bcc.n	800793a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	685b      	ldr	r3, [r3, #4]
 8007932:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007934:	69fa      	ldr	r2, [r7, #28]
 8007936:	429a      	cmp	r2, r3
 8007938:	d903      	bls.n	8007942 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800793a:	2301      	movs	r3, #1
 800793c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007940:	e0e8      	b.n	8007b14 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007942:	69fb      	ldr	r3, [r7, #28]
 8007944:	2200      	movs	r2, #0
 8007946:	461c      	mov	r4, r3
 8007948:	4615      	mov	r5, r2
 800794a:	f04f 0200 	mov.w	r2, #0
 800794e:	f04f 0300 	mov.w	r3, #0
 8007952:	022b      	lsls	r3, r5, #8
 8007954:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007958:	0222      	lsls	r2, r4, #8
 800795a:	68f9      	ldr	r1, [r7, #12]
 800795c:	6849      	ldr	r1, [r1, #4]
 800795e:	0849      	lsrs	r1, r1, #1
 8007960:	2000      	movs	r0, #0
 8007962:	4688      	mov	r8, r1
 8007964:	4681      	mov	r9, r0
 8007966:	eb12 0a08 	adds.w	sl, r2, r8
 800796a:	eb43 0b09 	adc.w	fp, r3, r9
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	685b      	ldr	r3, [r3, #4]
 8007972:	2200      	movs	r2, #0
 8007974:	603b      	str	r3, [r7, #0]
 8007976:	607a      	str	r2, [r7, #4]
 8007978:	e9d7 2300 	ldrd	r2, r3, [r7]
 800797c:	4650      	mov	r0, sl
 800797e:	4659      	mov	r1, fp
 8007980:	f7f8 fc76 	bl	8000270 <__aeabi_uldivmod>
 8007984:	4602      	mov	r2, r0
 8007986:	460b      	mov	r3, r1
 8007988:	4613      	mov	r3, r2
 800798a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800798c:	69bb      	ldr	r3, [r7, #24]
 800798e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007992:	d308      	bcc.n	80079a6 <UART_SetConfig+0x3de>
 8007994:	69bb      	ldr	r3, [r7, #24]
 8007996:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800799a:	d204      	bcs.n	80079a6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	69ba      	ldr	r2, [r7, #24]
 80079a2:	60da      	str	r2, [r3, #12]
 80079a4:	e0b6      	b.n	8007b14 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80079a6:	2301      	movs	r3, #1
 80079a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80079ac:	e0b2      	b.n	8007b14 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	69db      	ldr	r3, [r3, #28]
 80079b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80079b6:	d15e      	bne.n	8007a76 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80079b8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80079bc:	2b08      	cmp	r3, #8
 80079be:	d828      	bhi.n	8007a12 <UART_SetConfig+0x44a>
 80079c0:	a201      	add	r2, pc, #4	@ (adr r2, 80079c8 <UART_SetConfig+0x400>)
 80079c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079c6:	bf00      	nop
 80079c8:	080079ed 	.word	0x080079ed
 80079cc:	080079f5 	.word	0x080079f5
 80079d0:	080079fd 	.word	0x080079fd
 80079d4:	08007a13 	.word	0x08007a13
 80079d8:	08007a03 	.word	0x08007a03
 80079dc:	08007a13 	.word	0x08007a13
 80079e0:	08007a13 	.word	0x08007a13
 80079e4:	08007a13 	.word	0x08007a13
 80079e8:	08007a0b 	.word	0x08007a0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80079ec:	f7fc f848 	bl	8003a80 <HAL_RCC_GetPCLK1Freq>
 80079f0:	61f8      	str	r0, [r7, #28]
        break;
 80079f2:	e014      	b.n	8007a1e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80079f4:	f7fc f85a 	bl	8003aac <HAL_RCC_GetPCLK2Freq>
 80079f8:	61f8      	str	r0, [r7, #28]
        break;
 80079fa:	e010      	b.n	8007a1e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80079fc:	4b4d      	ldr	r3, [pc, #308]	@ (8007b34 <UART_SetConfig+0x56c>)
 80079fe:	61fb      	str	r3, [r7, #28]
        break;
 8007a00:	e00d      	b.n	8007a1e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a02:	f7fb ffa5 	bl	8003950 <HAL_RCC_GetSysClockFreq>
 8007a06:	61f8      	str	r0, [r7, #28]
        break;
 8007a08:	e009      	b.n	8007a1e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a0e:	61fb      	str	r3, [r7, #28]
        break;
 8007a10:	e005      	b.n	8007a1e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007a12:	2300      	movs	r3, #0
 8007a14:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007a16:	2301      	movs	r3, #1
 8007a18:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007a1c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007a1e:	69fb      	ldr	r3, [r7, #28]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d077      	beq.n	8007b14 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007a24:	69fb      	ldr	r3, [r7, #28]
 8007a26:	005a      	lsls	r2, r3, #1
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	685b      	ldr	r3, [r3, #4]
 8007a2c:	085b      	lsrs	r3, r3, #1
 8007a2e:	441a      	add	r2, r3
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	685b      	ldr	r3, [r3, #4]
 8007a34:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a38:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a3a:	69bb      	ldr	r3, [r7, #24]
 8007a3c:	2b0f      	cmp	r3, #15
 8007a3e:	d916      	bls.n	8007a6e <UART_SetConfig+0x4a6>
 8007a40:	69bb      	ldr	r3, [r7, #24]
 8007a42:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a46:	d212      	bcs.n	8007a6e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007a48:	69bb      	ldr	r3, [r7, #24]
 8007a4a:	b29b      	uxth	r3, r3
 8007a4c:	f023 030f 	bic.w	r3, r3, #15
 8007a50:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007a52:	69bb      	ldr	r3, [r7, #24]
 8007a54:	085b      	lsrs	r3, r3, #1
 8007a56:	b29b      	uxth	r3, r3
 8007a58:	f003 0307 	and.w	r3, r3, #7
 8007a5c:	b29a      	uxth	r2, r3
 8007a5e:	8afb      	ldrh	r3, [r7, #22]
 8007a60:	4313      	orrs	r3, r2
 8007a62:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	8afa      	ldrh	r2, [r7, #22]
 8007a6a:	60da      	str	r2, [r3, #12]
 8007a6c:	e052      	b.n	8007b14 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007a6e:	2301      	movs	r3, #1
 8007a70:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007a74:	e04e      	b.n	8007b14 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007a76:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007a7a:	2b08      	cmp	r3, #8
 8007a7c:	d827      	bhi.n	8007ace <UART_SetConfig+0x506>
 8007a7e:	a201      	add	r2, pc, #4	@ (adr r2, 8007a84 <UART_SetConfig+0x4bc>)
 8007a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a84:	08007aa9 	.word	0x08007aa9
 8007a88:	08007ab1 	.word	0x08007ab1
 8007a8c:	08007ab9 	.word	0x08007ab9
 8007a90:	08007acf 	.word	0x08007acf
 8007a94:	08007abf 	.word	0x08007abf
 8007a98:	08007acf 	.word	0x08007acf
 8007a9c:	08007acf 	.word	0x08007acf
 8007aa0:	08007acf 	.word	0x08007acf
 8007aa4:	08007ac7 	.word	0x08007ac7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007aa8:	f7fb ffea 	bl	8003a80 <HAL_RCC_GetPCLK1Freq>
 8007aac:	61f8      	str	r0, [r7, #28]
        break;
 8007aae:	e014      	b.n	8007ada <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007ab0:	f7fb fffc 	bl	8003aac <HAL_RCC_GetPCLK2Freq>
 8007ab4:	61f8      	str	r0, [r7, #28]
        break;
 8007ab6:	e010      	b.n	8007ada <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ab8:	4b1e      	ldr	r3, [pc, #120]	@ (8007b34 <UART_SetConfig+0x56c>)
 8007aba:	61fb      	str	r3, [r7, #28]
        break;
 8007abc:	e00d      	b.n	8007ada <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007abe:	f7fb ff47 	bl	8003950 <HAL_RCC_GetSysClockFreq>
 8007ac2:	61f8      	str	r0, [r7, #28]
        break;
 8007ac4:	e009      	b.n	8007ada <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007ac6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007aca:	61fb      	str	r3, [r7, #28]
        break;
 8007acc:	e005      	b.n	8007ada <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007ace:	2300      	movs	r3, #0
 8007ad0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007ad8:	bf00      	nop
    }

    if (pclk != 0U)
 8007ada:	69fb      	ldr	r3, [r7, #28]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d019      	beq.n	8007b14 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	685b      	ldr	r3, [r3, #4]
 8007ae4:	085a      	lsrs	r2, r3, #1
 8007ae6:	69fb      	ldr	r3, [r7, #28]
 8007ae8:	441a      	add	r2, r3
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	685b      	ldr	r3, [r3, #4]
 8007aee:	fbb2 f3f3 	udiv	r3, r2, r3
 8007af2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007af4:	69bb      	ldr	r3, [r7, #24]
 8007af6:	2b0f      	cmp	r3, #15
 8007af8:	d909      	bls.n	8007b0e <UART_SetConfig+0x546>
 8007afa:	69bb      	ldr	r3, [r7, #24]
 8007afc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b00:	d205      	bcs.n	8007b0e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007b02:	69bb      	ldr	r3, [r7, #24]
 8007b04:	b29a      	uxth	r2, r3
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	60da      	str	r2, [r3, #12]
 8007b0c:	e002      	b.n	8007b14 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007b0e:	2301      	movs	r3, #1
 8007b10:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	2200      	movs	r2, #0
 8007b18:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007b20:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007b24:	4618      	mov	r0, r3
 8007b26:	3728      	adds	r7, #40	@ 0x28
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007b2e:	bf00      	nop
 8007b30:	40008000 	.word	0x40008000
 8007b34:	00f42400 	.word	0x00f42400

08007b38 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007b38:	b480      	push	{r7}
 8007b3a:	b083      	sub	sp, #12
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b44:	f003 0308 	and.w	r3, r3, #8
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d00a      	beq.n	8007b62 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	685b      	ldr	r3, [r3, #4]
 8007b52:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	430a      	orrs	r2, r1
 8007b60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b66:	f003 0301 	and.w	r3, r3, #1
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d00a      	beq.n	8007b84 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	685b      	ldr	r3, [r3, #4]
 8007b74:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	430a      	orrs	r2, r1
 8007b82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b88:	f003 0302 	and.w	r3, r3, #2
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d00a      	beq.n	8007ba6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	685b      	ldr	r3, [r3, #4]
 8007b96:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	430a      	orrs	r2, r1
 8007ba4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007baa:	f003 0304 	and.w	r3, r3, #4
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d00a      	beq.n	8007bc8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	685b      	ldr	r3, [r3, #4]
 8007bb8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	430a      	orrs	r2, r1
 8007bc6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bcc:	f003 0310 	and.w	r3, r3, #16
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d00a      	beq.n	8007bea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	689b      	ldr	r3, [r3, #8]
 8007bda:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	430a      	orrs	r2, r1
 8007be8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bee:	f003 0320 	and.w	r3, r3, #32
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d00a      	beq.n	8007c0c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	689b      	ldr	r3, [r3, #8]
 8007bfc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	430a      	orrs	r2, r1
 8007c0a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d01a      	beq.n	8007c4e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	685b      	ldr	r3, [r3, #4]
 8007c1e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	430a      	orrs	r2, r1
 8007c2c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007c36:	d10a      	bne.n	8007c4e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	685b      	ldr	r3, [r3, #4]
 8007c3e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	430a      	orrs	r2, r1
 8007c4c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d00a      	beq.n	8007c70 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	685b      	ldr	r3, [r3, #4]
 8007c60:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	430a      	orrs	r2, r1
 8007c6e:	605a      	str	r2, [r3, #4]
  }
}
 8007c70:	bf00      	nop
 8007c72:	370c      	adds	r7, #12
 8007c74:	46bd      	mov	sp, r7
 8007c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7a:	4770      	bx	lr

08007c7c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b098      	sub	sp, #96	@ 0x60
 8007c80:	af02      	add	r7, sp, #8
 8007c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2200      	movs	r2, #0
 8007c88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007c8c:	f7f9 fdee 	bl	800186c <HAL_GetTick>
 8007c90:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f003 0308 	and.w	r3, r3, #8
 8007c9c:	2b08      	cmp	r3, #8
 8007c9e:	d12e      	bne.n	8007cfe <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ca0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007ca4:	9300      	str	r3, [sp, #0]
 8007ca6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007ca8:	2200      	movs	r2, #0
 8007caa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007cae:	6878      	ldr	r0, [r7, #4]
 8007cb0:	f000 f88c 	bl	8007dcc <UART_WaitOnFlagUntilTimeout>
 8007cb4:	4603      	mov	r3, r0
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d021      	beq.n	8007cfe <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cc2:	e853 3f00 	ldrex	r3, [r3]
 8007cc6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007cc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007cce:	653b      	str	r3, [r7, #80]	@ 0x50
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	461a      	mov	r2, r3
 8007cd6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007cd8:	647b      	str	r3, [r7, #68]	@ 0x44
 8007cda:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cdc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007cde:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007ce0:	e841 2300 	strex	r3, r2, [r1]
 8007ce4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007ce6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d1e6      	bne.n	8007cba <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2220      	movs	r2, #32
 8007cf0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007cfa:	2303      	movs	r3, #3
 8007cfc:	e062      	b.n	8007dc4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f003 0304 	and.w	r3, r3, #4
 8007d08:	2b04      	cmp	r3, #4
 8007d0a:	d149      	bne.n	8007da0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d0c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007d10:	9300      	str	r3, [sp, #0]
 8007d12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d14:	2200      	movs	r2, #0
 8007d16:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007d1a:	6878      	ldr	r0, [r7, #4]
 8007d1c:	f000 f856 	bl	8007dcc <UART_WaitOnFlagUntilTimeout>
 8007d20:	4603      	mov	r3, r0
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d03c      	beq.n	8007da0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d2e:	e853 3f00 	ldrex	r3, [r3]
 8007d32:	623b      	str	r3, [r7, #32]
   return(result);
 8007d34:	6a3b      	ldr	r3, [r7, #32]
 8007d36:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007d3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	461a      	mov	r2, r3
 8007d42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d44:	633b      	str	r3, [r7, #48]	@ 0x30
 8007d46:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d48:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007d4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d4c:	e841 2300 	strex	r3, r2, [r1]
 8007d50:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007d52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d1e6      	bne.n	8007d26 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	3308      	adds	r3, #8
 8007d5e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d60:	693b      	ldr	r3, [r7, #16]
 8007d62:	e853 3f00 	ldrex	r3, [r3]
 8007d66:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	f023 0301 	bic.w	r3, r3, #1
 8007d6e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	3308      	adds	r3, #8
 8007d76:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007d78:	61fa      	str	r2, [r7, #28]
 8007d7a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d7c:	69b9      	ldr	r1, [r7, #24]
 8007d7e:	69fa      	ldr	r2, [r7, #28]
 8007d80:	e841 2300 	strex	r3, r2, [r1]
 8007d84:	617b      	str	r3, [r7, #20]
   return(result);
 8007d86:	697b      	ldr	r3, [r7, #20]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d1e5      	bne.n	8007d58 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2220      	movs	r2, #32
 8007d90:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2200      	movs	r2, #0
 8007d98:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007d9c:	2303      	movs	r3, #3
 8007d9e:	e011      	b.n	8007dc4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2220      	movs	r2, #32
 8007da4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2220      	movs	r2, #32
 8007daa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	2200      	movs	r2, #0
 8007db2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	2200      	movs	r2, #0
 8007db8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007dc2:	2300      	movs	r3, #0
}
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	3758      	adds	r7, #88	@ 0x58
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	bd80      	pop	{r7, pc}

08007dcc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b084      	sub	sp, #16
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	60f8      	str	r0, [r7, #12]
 8007dd4:	60b9      	str	r1, [r7, #8]
 8007dd6:	603b      	str	r3, [r7, #0]
 8007dd8:	4613      	mov	r3, r2
 8007dda:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ddc:	e04f      	b.n	8007e7e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007dde:	69bb      	ldr	r3, [r7, #24]
 8007de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007de4:	d04b      	beq.n	8007e7e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007de6:	f7f9 fd41 	bl	800186c <HAL_GetTick>
 8007dea:	4602      	mov	r2, r0
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	1ad3      	subs	r3, r2, r3
 8007df0:	69ba      	ldr	r2, [r7, #24]
 8007df2:	429a      	cmp	r2, r3
 8007df4:	d302      	bcc.n	8007dfc <UART_WaitOnFlagUntilTimeout+0x30>
 8007df6:	69bb      	ldr	r3, [r7, #24]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d101      	bne.n	8007e00 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007dfc:	2303      	movs	r3, #3
 8007dfe:	e04e      	b.n	8007e9e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	f003 0304 	and.w	r3, r3, #4
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d037      	beq.n	8007e7e <UART_WaitOnFlagUntilTimeout+0xb2>
 8007e0e:	68bb      	ldr	r3, [r7, #8]
 8007e10:	2b80      	cmp	r3, #128	@ 0x80
 8007e12:	d034      	beq.n	8007e7e <UART_WaitOnFlagUntilTimeout+0xb2>
 8007e14:	68bb      	ldr	r3, [r7, #8]
 8007e16:	2b40      	cmp	r3, #64	@ 0x40
 8007e18:	d031      	beq.n	8007e7e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	69db      	ldr	r3, [r3, #28]
 8007e20:	f003 0308 	and.w	r3, r3, #8
 8007e24:	2b08      	cmp	r3, #8
 8007e26:	d110      	bne.n	8007e4a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	2208      	movs	r2, #8
 8007e2e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007e30:	68f8      	ldr	r0, [r7, #12]
 8007e32:	f000 f838 	bl	8007ea6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	2208      	movs	r2, #8
 8007e3a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	2200      	movs	r2, #0
 8007e42:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007e46:	2301      	movs	r3, #1
 8007e48:	e029      	b.n	8007e9e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	69db      	ldr	r3, [r3, #28]
 8007e50:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007e54:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007e58:	d111      	bne.n	8007e7e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007e62:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007e64:	68f8      	ldr	r0, [r7, #12]
 8007e66:	f000 f81e 	bl	8007ea6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	2220      	movs	r2, #32
 8007e6e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	2200      	movs	r2, #0
 8007e76:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007e7a:	2303      	movs	r3, #3
 8007e7c:	e00f      	b.n	8007e9e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	69da      	ldr	r2, [r3, #28]
 8007e84:	68bb      	ldr	r3, [r7, #8]
 8007e86:	4013      	ands	r3, r2
 8007e88:	68ba      	ldr	r2, [r7, #8]
 8007e8a:	429a      	cmp	r2, r3
 8007e8c:	bf0c      	ite	eq
 8007e8e:	2301      	moveq	r3, #1
 8007e90:	2300      	movne	r3, #0
 8007e92:	b2db      	uxtb	r3, r3
 8007e94:	461a      	mov	r2, r3
 8007e96:	79fb      	ldrb	r3, [r7, #7]
 8007e98:	429a      	cmp	r2, r3
 8007e9a:	d0a0      	beq.n	8007dde <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007e9c:	2300      	movs	r3, #0
}
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	3710      	adds	r7, #16
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	bd80      	pop	{r7, pc}

08007ea6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007ea6:	b480      	push	{r7}
 8007ea8:	b095      	sub	sp, #84	@ 0x54
 8007eaa:	af00      	add	r7, sp, #0
 8007eac:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007eb6:	e853 3f00 	ldrex	r3, [r3]
 8007eba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007ebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ebe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007ec2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	461a      	mov	r2, r3
 8007eca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ecc:	643b      	str	r3, [r7, #64]	@ 0x40
 8007ece:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ed0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007ed2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007ed4:	e841 2300 	strex	r3, r2, [r1]
 8007ed8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007eda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d1e6      	bne.n	8007eae <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	3308      	adds	r3, #8
 8007ee6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ee8:	6a3b      	ldr	r3, [r7, #32]
 8007eea:	e853 3f00 	ldrex	r3, [r3]
 8007eee:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ef0:	69fb      	ldr	r3, [r7, #28]
 8007ef2:	f023 0301 	bic.w	r3, r3, #1
 8007ef6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	3308      	adds	r3, #8
 8007efe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007f00:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007f02:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f04:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007f06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007f08:	e841 2300 	strex	r3, r2, [r1]
 8007f0c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d1e5      	bne.n	8007ee0 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f18:	2b01      	cmp	r3, #1
 8007f1a:	d118      	bne.n	8007f4e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	e853 3f00 	ldrex	r3, [r3]
 8007f28:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f2a:	68bb      	ldr	r3, [r7, #8]
 8007f2c:	f023 0310 	bic.w	r3, r3, #16
 8007f30:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	461a      	mov	r2, r3
 8007f38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007f3a:	61bb      	str	r3, [r7, #24]
 8007f3c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f3e:	6979      	ldr	r1, [r7, #20]
 8007f40:	69ba      	ldr	r2, [r7, #24]
 8007f42:	e841 2300 	strex	r3, r2, [r1]
 8007f46:	613b      	str	r3, [r7, #16]
   return(result);
 8007f48:	693b      	ldr	r3, [r7, #16]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d1e6      	bne.n	8007f1c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2220      	movs	r2, #32
 8007f52:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2200      	movs	r2, #0
 8007f60:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007f62:	bf00      	nop
 8007f64:	3754      	adds	r7, #84	@ 0x54
 8007f66:	46bd      	mov	sp, r7
 8007f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6c:	4770      	bx	lr

08007f6e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007f6e:	b580      	push	{r7, lr}
 8007f70:	b084      	sub	sp, #16
 8007f72:	af00      	add	r7, sp, #0
 8007f74:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f7a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	2200      	movs	r2, #0
 8007f80:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	2200      	movs	r2, #0
 8007f88:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007f8c:	68f8      	ldr	r0, [r7, #12]
 8007f8e:	f7ff fb05 	bl	800759c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f92:	bf00      	nop
 8007f94:	3710      	adds	r7, #16
 8007f96:	46bd      	mov	sp, r7
 8007f98:	bd80      	pop	{r7, pc}

08007f9a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007f9a:	b580      	push	{r7, lr}
 8007f9c:	b088      	sub	sp, #32
 8007f9e:	af00      	add	r7, sp, #0
 8007fa0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	e853 3f00 	ldrex	r3, [r3]
 8007fae:	60bb      	str	r3, [r7, #8]
   return(result);
 8007fb0:	68bb      	ldr	r3, [r7, #8]
 8007fb2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007fb6:	61fb      	str	r3, [r7, #28]
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	461a      	mov	r2, r3
 8007fbe:	69fb      	ldr	r3, [r7, #28]
 8007fc0:	61bb      	str	r3, [r7, #24]
 8007fc2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fc4:	6979      	ldr	r1, [r7, #20]
 8007fc6:	69ba      	ldr	r2, [r7, #24]
 8007fc8:	e841 2300 	strex	r3, r2, [r1]
 8007fcc:	613b      	str	r3, [r7, #16]
   return(result);
 8007fce:	693b      	ldr	r3, [r7, #16]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d1e6      	bne.n	8007fa2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	2220      	movs	r2, #32
 8007fd8:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	2200      	movs	r2, #0
 8007fde:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007fe0:	6878      	ldr	r0, [r7, #4]
 8007fe2:	f7ff fad1 	bl	8007588 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007fe6:	bf00      	nop
 8007fe8:	3720      	adds	r7, #32
 8007fea:	46bd      	mov	sp, r7
 8007fec:	bd80      	pop	{r7, pc}

08007fee <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007fee:	b480      	push	{r7}
 8007ff0:	b083      	sub	sp, #12
 8007ff2:	af00      	add	r7, sp, #0
 8007ff4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007ff6:	bf00      	nop
 8007ff8:	370c      	adds	r7, #12
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008000:	4770      	bx	lr

08008002 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8008002:	b480      	push	{r7}
 8008004:	b085      	sub	sp, #20
 8008006:	af00      	add	r7, sp, #0
 8008008:	4603      	mov	r3, r0
 800800a:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800800c:	2300      	movs	r3, #0
 800800e:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8008010:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008014:	2b84      	cmp	r3, #132	@ 0x84
 8008016:	d005      	beq.n	8008024 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8008018:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	4413      	add	r3, r2
 8008020:	3303      	adds	r3, #3
 8008022:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8008024:	68fb      	ldr	r3, [r7, #12]
}
 8008026:	4618      	mov	r0, r3
 8008028:	3714      	adds	r7, #20
 800802a:	46bd      	mov	sp, r7
 800802c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008030:	4770      	bx	lr

08008032 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008032:	b580      	push	{r7, lr}
 8008034:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008036:	f000 fafd 	bl	8008634 <vTaskStartScheduler>
  
  return osOK;
 800803a:	2300      	movs	r3, #0
}
 800803c:	4618      	mov	r0, r3
 800803e:	bd80      	pop	{r7, pc}

08008040 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008040:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008042:	b089      	sub	sp, #36	@ 0x24
 8008044:	af04      	add	r7, sp, #16
 8008046:	6078      	str	r0, [r7, #4]
 8008048:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	695b      	ldr	r3, [r3, #20]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d020      	beq.n	8008094 <osThreadCreate+0x54>
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	699b      	ldr	r3, [r3, #24]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d01c      	beq.n	8008094 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	685c      	ldr	r4, [r3, #4]
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	691e      	ldr	r6, [r3, #16]
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800806c:	4618      	mov	r0, r3
 800806e:	f7ff ffc8 	bl	8008002 <makeFreeRtosPriority>
 8008072:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	695b      	ldr	r3, [r3, #20]
 8008078:	687a      	ldr	r2, [r7, #4]
 800807a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800807c:	9202      	str	r2, [sp, #8]
 800807e:	9301      	str	r3, [sp, #4]
 8008080:	9100      	str	r1, [sp, #0]
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	4632      	mov	r2, r6
 8008086:	4629      	mov	r1, r5
 8008088:	4620      	mov	r0, r4
 800808a:	f000 f8ed 	bl	8008268 <xTaskCreateStatic>
 800808e:	4603      	mov	r3, r0
 8008090:	60fb      	str	r3, [r7, #12]
 8008092:	e01c      	b.n	80080ce <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	685c      	ldr	r4, [r3, #4]
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80080a0:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80080a8:	4618      	mov	r0, r3
 80080aa:	f7ff ffaa 	bl	8008002 <makeFreeRtosPriority>
 80080ae:	4602      	mov	r2, r0
 80080b0:	f107 030c 	add.w	r3, r7, #12
 80080b4:	9301      	str	r3, [sp, #4]
 80080b6:	9200      	str	r2, [sp, #0]
 80080b8:	683b      	ldr	r3, [r7, #0]
 80080ba:	4632      	mov	r2, r6
 80080bc:	4629      	mov	r1, r5
 80080be:	4620      	mov	r0, r4
 80080c0:	f000 f932 	bl	8008328 <xTaskCreate>
 80080c4:	4603      	mov	r3, r0
 80080c6:	2b01      	cmp	r3, #1
 80080c8:	d001      	beq.n	80080ce <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80080ca:	2300      	movs	r3, #0
 80080cc:	e000      	b.n	80080d0 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80080ce:	68fb      	ldr	r3, [r7, #12]
}
 80080d0:	4618      	mov	r0, r3
 80080d2:	3714      	adds	r7, #20
 80080d4:	46bd      	mov	sp, r7
 80080d6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080080d8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b084      	sub	sp, #16
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d001      	beq.n	80080ee <osDelay+0x16>
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	e000      	b.n	80080f0 <osDelay+0x18>
 80080ee:	2301      	movs	r3, #1
 80080f0:	4618      	mov	r0, r3
 80080f2:	f000 fa69 	bl	80085c8 <vTaskDelay>
  
  return osOK;
 80080f6:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80080f8:	4618      	mov	r0, r3
 80080fa:	3710      	adds	r7, #16
 80080fc:	46bd      	mov	sp, r7
 80080fe:	bd80      	pop	{r7, pc}

08008100 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008100:	b480      	push	{r7}
 8008102:	b083      	sub	sp, #12
 8008104:	af00      	add	r7, sp, #0
 8008106:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	f103 0208 	add.w	r2, r3, #8
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	f04f 32ff 	mov.w	r2, #4294967295
 8008118:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	f103 0208 	add.w	r2, r3, #8
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	f103 0208 	add.w	r2, r3, #8
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	2200      	movs	r2, #0
 8008132:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008134:	bf00      	nop
 8008136:	370c      	adds	r7, #12
 8008138:	46bd      	mov	sp, r7
 800813a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813e:	4770      	bx	lr

08008140 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008140:	b480      	push	{r7}
 8008142:	b083      	sub	sp, #12
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2200      	movs	r2, #0
 800814c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800814e:	bf00      	nop
 8008150:	370c      	adds	r7, #12
 8008152:	46bd      	mov	sp, r7
 8008154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008158:	4770      	bx	lr

0800815a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800815a:	b480      	push	{r7}
 800815c:	b085      	sub	sp, #20
 800815e:	af00      	add	r7, sp, #0
 8008160:	6078      	str	r0, [r7, #4]
 8008162:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	685b      	ldr	r3, [r3, #4]
 8008168:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	68fa      	ldr	r2, [r7, #12]
 800816e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	689a      	ldr	r2, [r3, #8]
 8008174:	683b      	ldr	r3, [r7, #0]
 8008176:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	689b      	ldr	r3, [r3, #8]
 800817c:	683a      	ldr	r2, [r7, #0]
 800817e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	683a      	ldr	r2, [r7, #0]
 8008184:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	687a      	ldr	r2, [r7, #4]
 800818a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	1c5a      	adds	r2, r3, #1
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	601a      	str	r2, [r3, #0]
}
 8008196:	bf00      	nop
 8008198:	3714      	adds	r7, #20
 800819a:	46bd      	mov	sp, r7
 800819c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a0:	4770      	bx	lr

080081a2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80081a2:	b480      	push	{r7}
 80081a4:	b085      	sub	sp, #20
 80081a6:	af00      	add	r7, sp, #0
 80081a8:	6078      	str	r0, [r7, #4]
 80081aa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081b8:	d103      	bne.n	80081c2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	691b      	ldr	r3, [r3, #16]
 80081be:	60fb      	str	r3, [r7, #12]
 80081c0:	e00c      	b.n	80081dc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	3308      	adds	r3, #8
 80081c6:	60fb      	str	r3, [r7, #12]
 80081c8:	e002      	b.n	80081d0 <vListInsert+0x2e>
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	685b      	ldr	r3, [r3, #4]
 80081ce:	60fb      	str	r3, [r7, #12]
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	685b      	ldr	r3, [r3, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	68ba      	ldr	r2, [r7, #8]
 80081d8:	429a      	cmp	r2, r3
 80081da:	d2f6      	bcs.n	80081ca <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	685a      	ldr	r2, [r3, #4]
 80081e0:	683b      	ldr	r3, [r7, #0]
 80081e2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	685b      	ldr	r3, [r3, #4]
 80081e8:	683a      	ldr	r2, [r7, #0]
 80081ea:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80081ec:	683b      	ldr	r3, [r7, #0]
 80081ee:	68fa      	ldr	r2, [r7, #12]
 80081f0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	683a      	ldr	r2, [r7, #0]
 80081f6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	687a      	ldr	r2, [r7, #4]
 80081fc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	1c5a      	adds	r2, r3, #1
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	601a      	str	r2, [r3, #0]
}
 8008208:	bf00      	nop
 800820a:	3714      	adds	r7, #20
 800820c:	46bd      	mov	sp, r7
 800820e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008212:	4770      	bx	lr

08008214 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008214:	b480      	push	{r7}
 8008216:	b085      	sub	sp, #20
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	691b      	ldr	r3, [r3, #16]
 8008220:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	685b      	ldr	r3, [r3, #4]
 8008226:	687a      	ldr	r2, [r7, #4]
 8008228:	6892      	ldr	r2, [r2, #8]
 800822a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	689b      	ldr	r3, [r3, #8]
 8008230:	687a      	ldr	r2, [r7, #4]
 8008232:	6852      	ldr	r2, [r2, #4]
 8008234:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	685b      	ldr	r3, [r3, #4]
 800823a:	687a      	ldr	r2, [r7, #4]
 800823c:	429a      	cmp	r2, r3
 800823e:	d103      	bne.n	8008248 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	689a      	ldr	r2, [r3, #8]
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2200      	movs	r2, #0
 800824c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	1e5a      	subs	r2, r3, #1
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	681b      	ldr	r3, [r3, #0]
}
 800825c:	4618      	mov	r0, r3
 800825e:	3714      	adds	r7, #20
 8008260:	46bd      	mov	sp, r7
 8008262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008266:	4770      	bx	lr

08008268 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008268:	b580      	push	{r7, lr}
 800826a:	b08e      	sub	sp, #56	@ 0x38
 800826c:	af04      	add	r7, sp, #16
 800826e:	60f8      	str	r0, [r7, #12]
 8008270:	60b9      	str	r1, [r7, #8]
 8008272:	607a      	str	r2, [r7, #4]
 8008274:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008276:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008278:	2b00      	cmp	r3, #0
 800827a:	d10b      	bne.n	8008294 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800827c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008280:	f383 8811 	msr	BASEPRI, r3
 8008284:	f3bf 8f6f 	isb	sy
 8008288:	f3bf 8f4f 	dsb	sy
 800828c:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800828e:	bf00      	nop
 8008290:	bf00      	nop
 8008292:	e7fd      	b.n	8008290 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008294:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008296:	2b00      	cmp	r3, #0
 8008298:	d10b      	bne.n	80082b2 <xTaskCreateStatic+0x4a>
	__asm volatile
 800829a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800829e:	f383 8811 	msr	BASEPRI, r3
 80082a2:	f3bf 8f6f 	isb	sy
 80082a6:	f3bf 8f4f 	dsb	sy
 80082aa:	61fb      	str	r3, [r7, #28]
}
 80082ac:	bf00      	nop
 80082ae:	bf00      	nop
 80082b0:	e7fd      	b.n	80082ae <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80082b2:	23a0      	movs	r3, #160	@ 0xa0
 80082b4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80082b6:	693b      	ldr	r3, [r7, #16]
 80082b8:	2ba0      	cmp	r3, #160	@ 0xa0
 80082ba:	d00b      	beq.n	80082d4 <xTaskCreateStatic+0x6c>
	__asm volatile
 80082bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082c0:	f383 8811 	msr	BASEPRI, r3
 80082c4:	f3bf 8f6f 	isb	sy
 80082c8:	f3bf 8f4f 	dsb	sy
 80082cc:	61bb      	str	r3, [r7, #24]
}
 80082ce:	bf00      	nop
 80082d0:	bf00      	nop
 80082d2:	e7fd      	b.n	80082d0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80082d4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80082d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d01e      	beq.n	800831a <xTaskCreateStatic+0xb2>
 80082dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d01b      	beq.n	800831a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80082e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082e4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80082e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80082ea:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80082ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ee:	2202      	movs	r2, #2
 80082f0:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80082f4:	2300      	movs	r3, #0
 80082f6:	9303      	str	r3, [sp, #12]
 80082f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082fa:	9302      	str	r3, [sp, #8]
 80082fc:	f107 0314 	add.w	r3, r7, #20
 8008300:	9301      	str	r3, [sp, #4]
 8008302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008304:	9300      	str	r3, [sp, #0]
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	687a      	ldr	r2, [r7, #4]
 800830a:	68b9      	ldr	r1, [r7, #8]
 800830c:	68f8      	ldr	r0, [r7, #12]
 800830e:	f000 f851 	bl	80083b4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008312:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008314:	f000 f8ee 	bl	80084f4 <prvAddNewTaskToReadyList>
 8008318:	e001      	b.n	800831e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800831a:	2300      	movs	r3, #0
 800831c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800831e:	697b      	ldr	r3, [r7, #20]
	}
 8008320:	4618      	mov	r0, r3
 8008322:	3728      	adds	r7, #40	@ 0x28
 8008324:	46bd      	mov	sp, r7
 8008326:	bd80      	pop	{r7, pc}

08008328 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008328:	b580      	push	{r7, lr}
 800832a:	b08c      	sub	sp, #48	@ 0x30
 800832c:	af04      	add	r7, sp, #16
 800832e:	60f8      	str	r0, [r7, #12]
 8008330:	60b9      	str	r1, [r7, #8]
 8008332:	603b      	str	r3, [r7, #0]
 8008334:	4613      	mov	r3, r2
 8008336:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008338:	88fb      	ldrh	r3, [r7, #6]
 800833a:	009b      	lsls	r3, r3, #2
 800833c:	4618      	mov	r0, r3
 800833e:	f000 ff03 	bl	8009148 <pvPortMalloc>
 8008342:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008344:	697b      	ldr	r3, [r7, #20]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d00e      	beq.n	8008368 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800834a:	20a0      	movs	r0, #160	@ 0xa0
 800834c:	f000 fefc 	bl	8009148 <pvPortMalloc>
 8008350:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008352:	69fb      	ldr	r3, [r7, #28]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d003      	beq.n	8008360 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008358:	69fb      	ldr	r3, [r7, #28]
 800835a:	697a      	ldr	r2, [r7, #20]
 800835c:	631a      	str	r2, [r3, #48]	@ 0x30
 800835e:	e005      	b.n	800836c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008360:	6978      	ldr	r0, [r7, #20]
 8008362:	f000 ffbf 	bl	80092e4 <vPortFree>
 8008366:	e001      	b.n	800836c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008368:	2300      	movs	r3, #0
 800836a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800836c:	69fb      	ldr	r3, [r7, #28]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d017      	beq.n	80083a2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008372:	69fb      	ldr	r3, [r7, #28]
 8008374:	2200      	movs	r2, #0
 8008376:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800837a:	88fa      	ldrh	r2, [r7, #6]
 800837c:	2300      	movs	r3, #0
 800837e:	9303      	str	r3, [sp, #12]
 8008380:	69fb      	ldr	r3, [r7, #28]
 8008382:	9302      	str	r3, [sp, #8]
 8008384:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008386:	9301      	str	r3, [sp, #4]
 8008388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800838a:	9300      	str	r3, [sp, #0]
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	68b9      	ldr	r1, [r7, #8]
 8008390:	68f8      	ldr	r0, [r7, #12]
 8008392:	f000 f80f 	bl	80083b4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008396:	69f8      	ldr	r0, [r7, #28]
 8008398:	f000 f8ac 	bl	80084f4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800839c:	2301      	movs	r3, #1
 800839e:	61bb      	str	r3, [r7, #24]
 80083a0:	e002      	b.n	80083a8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80083a2:	f04f 33ff 	mov.w	r3, #4294967295
 80083a6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80083a8:	69bb      	ldr	r3, [r7, #24]
	}
 80083aa:	4618      	mov	r0, r3
 80083ac:	3720      	adds	r7, #32
 80083ae:	46bd      	mov	sp, r7
 80083b0:	bd80      	pop	{r7, pc}
	...

080083b4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80083b4:	b580      	push	{r7, lr}
 80083b6:	b088      	sub	sp, #32
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	60f8      	str	r0, [r7, #12]
 80083bc:	60b9      	str	r1, [r7, #8]
 80083be:	607a      	str	r2, [r7, #4]
 80083c0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80083c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80083cc:	3b01      	subs	r3, #1
 80083ce:	009b      	lsls	r3, r3, #2
 80083d0:	4413      	add	r3, r2
 80083d2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80083d4:	69bb      	ldr	r3, [r7, #24]
 80083d6:	f023 0307 	bic.w	r3, r3, #7
 80083da:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80083dc:	69bb      	ldr	r3, [r7, #24]
 80083de:	f003 0307 	and.w	r3, r3, #7
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d00b      	beq.n	80083fe <prvInitialiseNewTask+0x4a>
	__asm volatile
 80083e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083ea:	f383 8811 	msr	BASEPRI, r3
 80083ee:	f3bf 8f6f 	isb	sy
 80083f2:	f3bf 8f4f 	dsb	sy
 80083f6:	617b      	str	r3, [r7, #20]
}
 80083f8:	bf00      	nop
 80083fa:	bf00      	nop
 80083fc:	e7fd      	b.n	80083fa <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80083fe:	68bb      	ldr	r3, [r7, #8]
 8008400:	2b00      	cmp	r3, #0
 8008402:	d01f      	beq.n	8008444 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008404:	2300      	movs	r3, #0
 8008406:	61fb      	str	r3, [r7, #28]
 8008408:	e012      	b.n	8008430 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800840a:	68ba      	ldr	r2, [r7, #8]
 800840c:	69fb      	ldr	r3, [r7, #28]
 800840e:	4413      	add	r3, r2
 8008410:	7819      	ldrb	r1, [r3, #0]
 8008412:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008414:	69fb      	ldr	r3, [r7, #28]
 8008416:	4413      	add	r3, r2
 8008418:	3334      	adds	r3, #52	@ 0x34
 800841a:	460a      	mov	r2, r1
 800841c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800841e:	68ba      	ldr	r2, [r7, #8]
 8008420:	69fb      	ldr	r3, [r7, #28]
 8008422:	4413      	add	r3, r2
 8008424:	781b      	ldrb	r3, [r3, #0]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d006      	beq.n	8008438 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800842a:	69fb      	ldr	r3, [r7, #28]
 800842c:	3301      	adds	r3, #1
 800842e:	61fb      	str	r3, [r7, #28]
 8008430:	69fb      	ldr	r3, [r7, #28]
 8008432:	2b0f      	cmp	r3, #15
 8008434:	d9e9      	bls.n	800840a <prvInitialiseNewTask+0x56>
 8008436:	e000      	b.n	800843a <prvInitialiseNewTask+0x86>
			{
				break;
 8008438:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800843a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800843c:	2200      	movs	r2, #0
 800843e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008442:	e003      	b.n	800844c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008444:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008446:	2200      	movs	r2, #0
 8008448:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800844c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800844e:	2b06      	cmp	r3, #6
 8008450:	d901      	bls.n	8008456 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008452:	2306      	movs	r3, #6
 8008454:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008458:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800845a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800845c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800845e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008460:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8008462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008464:	2200      	movs	r2, #0
 8008466:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800846a:	3304      	adds	r3, #4
 800846c:	4618      	mov	r0, r3
 800846e:	f7ff fe67 	bl	8008140 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008474:	3318      	adds	r3, #24
 8008476:	4618      	mov	r0, r3
 8008478:	f7ff fe62 	bl	8008140 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800847c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800847e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008480:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008482:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008484:	f1c3 0207 	rsb	r2, r3, #7
 8008488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800848a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800848c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800848e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008490:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008494:	2200      	movs	r2, #0
 8008496:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800849a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800849c:	2200      	movs	r2, #0
 800849e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80084a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084a4:	334c      	adds	r3, #76	@ 0x4c
 80084a6:	224c      	movs	r2, #76	@ 0x4c
 80084a8:	2100      	movs	r1, #0
 80084aa:	4618      	mov	r0, r3
 80084ac:	f001 fa44 	bl	8009938 <memset>
 80084b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084b2:	4a0d      	ldr	r2, [pc, #52]	@ (80084e8 <prvInitialiseNewTask+0x134>)
 80084b4:	651a      	str	r2, [r3, #80]	@ 0x50
 80084b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084b8:	4a0c      	ldr	r2, [pc, #48]	@ (80084ec <prvInitialiseNewTask+0x138>)
 80084ba:	655a      	str	r2, [r3, #84]	@ 0x54
 80084bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084be:	4a0c      	ldr	r2, [pc, #48]	@ (80084f0 <prvInitialiseNewTask+0x13c>)
 80084c0:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80084c2:	683a      	ldr	r2, [r7, #0]
 80084c4:	68f9      	ldr	r1, [r7, #12]
 80084c6:	69b8      	ldr	r0, [r7, #24]
 80084c8:	f000 fc2a 	bl	8008d20 <pxPortInitialiseStack>
 80084cc:	4602      	mov	r2, r0
 80084ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084d0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80084d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d002      	beq.n	80084de <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80084d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80084dc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80084de:	bf00      	nop
 80084e0:	3720      	adds	r7, #32
 80084e2:	46bd      	mov	sp, r7
 80084e4:	bd80      	pop	{r7, pc}
 80084e6:	bf00      	nop
 80084e8:	200014b0 	.word	0x200014b0
 80084ec:	20001518 	.word	0x20001518
 80084f0:	20001580 	.word	0x20001580

080084f4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80084f4:	b580      	push	{r7, lr}
 80084f6:	b082      	sub	sp, #8
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80084fc:	f000 fd44 	bl	8008f88 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008500:	4b2a      	ldr	r3, [pc, #168]	@ (80085ac <prvAddNewTaskToReadyList+0xb8>)
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	3301      	adds	r3, #1
 8008506:	4a29      	ldr	r2, [pc, #164]	@ (80085ac <prvAddNewTaskToReadyList+0xb8>)
 8008508:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800850a:	4b29      	ldr	r3, [pc, #164]	@ (80085b0 <prvAddNewTaskToReadyList+0xbc>)
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d109      	bne.n	8008526 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008512:	4a27      	ldr	r2, [pc, #156]	@ (80085b0 <prvAddNewTaskToReadyList+0xbc>)
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008518:	4b24      	ldr	r3, [pc, #144]	@ (80085ac <prvAddNewTaskToReadyList+0xb8>)
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	2b01      	cmp	r3, #1
 800851e:	d110      	bne.n	8008542 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008520:	f000 fad4 	bl	8008acc <prvInitialiseTaskLists>
 8008524:	e00d      	b.n	8008542 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008526:	4b23      	ldr	r3, [pc, #140]	@ (80085b4 <prvAddNewTaskToReadyList+0xc0>)
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d109      	bne.n	8008542 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800852e:	4b20      	ldr	r3, [pc, #128]	@ (80085b0 <prvAddNewTaskToReadyList+0xbc>)
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008538:	429a      	cmp	r2, r3
 800853a:	d802      	bhi.n	8008542 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800853c:	4a1c      	ldr	r2, [pc, #112]	@ (80085b0 <prvAddNewTaskToReadyList+0xbc>)
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008542:	4b1d      	ldr	r3, [pc, #116]	@ (80085b8 <prvAddNewTaskToReadyList+0xc4>)
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	3301      	adds	r3, #1
 8008548:	4a1b      	ldr	r2, [pc, #108]	@ (80085b8 <prvAddNewTaskToReadyList+0xc4>)
 800854a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008550:	2201      	movs	r2, #1
 8008552:	409a      	lsls	r2, r3
 8008554:	4b19      	ldr	r3, [pc, #100]	@ (80085bc <prvAddNewTaskToReadyList+0xc8>)
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	4313      	orrs	r3, r2
 800855a:	4a18      	ldr	r2, [pc, #96]	@ (80085bc <prvAddNewTaskToReadyList+0xc8>)
 800855c:	6013      	str	r3, [r2, #0]
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008562:	4613      	mov	r3, r2
 8008564:	009b      	lsls	r3, r3, #2
 8008566:	4413      	add	r3, r2
 8008568:	009b      	lsls	r3, r3, #2
 800856a:	4a15      	ldr	r2, [pc, #84]	@ (80085c0 <prvAddNewTaskToReadyList+0xcc>)
 800856c:	441a      	add	r2, r3
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	3304      	adds	r3, #4
 8008572:	4619      	mov	r1, r3
 8008574:	4610      	mov	r0, r2
 8008576:	f7ff fdf0 	bl	800815a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800857a:	f000 fd37 	bl	8008fec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800857e:	4b0d      	ldr	r3, [pc, #52]	@ (80085b4 <prvAddNewTaskToReadyList+0xc0>)
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	2b00      	cmp	r3, #0
 8008584:	d00e      	beq.n	80085a4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008586:	4b0a      	ldr	r3, [pc, #40]	@ (80085b0 <prvAddNewTaskToReadyList+0xbc>)
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008590:	429a      	cmp	r2, r3
 8008592:	d207      	bcs.n	80085a4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008594:	4b0b      	ldr	r3, [pc, #44]	@ (80085c4 <prvAddNewTaskToReadyList+0xd0>)
 8008596:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800859a:	601a      	str	r2, [r3, #0]
 800859c:	f3bf 8f4f 	dsb	sy
 80085a0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80085a4:	bf00      	nop
 80085a6:	3708      	adds	r7, #8
 80085a8:	46bd      	mov	sp, r7
 80085aa:	bd80      	pop	{r7, pc}
 80085ac:	200008a4 	.word	0x200008a4
 80085b0:	200007a4 	.word	0x200007a4
 80085b4:	200008b0 	.word	0x200008b0
 80085b8:	200008c0 	.word	0x200008c0
 80085bc:	200008ac 	.word	0x200008ac
 80085c0:	200007a8 	.word	0x200007a8
 80085c4:	e000ed04 	.word	0xe000ed04

080085c8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80085c8:	b580      	push	{r7, lr}
 80085ca:	b084      	sub	sp, #16
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80085d0:	2300      	movs	r3, #0
 80085d2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d018      	beq.n	800860c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80085da:	4b14      	ldr	r3, [pc, #80]	@ (800862c <vTaskDelay+0x64>)
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d00b      	beq.n	80085fa <vTaskDelay+0x32>
	__asm volatile
 80085e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085e6:	f383 8811 	msr	BASEPRI, r3
 80085ea:	f3bf 8f6f 	isb	sy
 80085ee:	f3bf 8f4f 	dsb	sy
 80085f2:	60bb      	str	r3, [r7, #8]
}
 80085f4:	bf00      	nop
 80085f6:	bf00      	nop
 80085f8:	e7fd      	b.n	80085f6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80085fa:	f000 f885 	bl	8008708 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80085fe:	2100      	movs	r1, #0
 8008600:	6878      	ldr	r0, [r7, #4]
 8008602:	f000 fb27 	bl	8008c54 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008606:	f000 f88d 	bl	8008724 <xTaskResumeAll>
 800860a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d107      	bne.n	8008622 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008612:	4b07      	ldr	r3, [pc, #28]	@ (8008630 <vTaskDelay+0x68>)
 8008614:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008618:	601a      	str	r2, [r3, #0]
 800861a:	f3bf 8f4f 	dsb	sy
 800861e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008622:	bf00      	nop
 8008624:	3710      	adds	r7, #16
 8008626:	46bd      	mov	sp, r7
 8008628:	bd80      	pop	{r7, pc}
 800862a:	bf00      	nop
 800862c:	200008cc 	.word	0x200008cc
 8008630:	e000ed04 	.word	0xe000ed04

08008634 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008634:	b580      	push	{r7, lr}
 8008636:	b08a      	sub	sp, #40	@ 0x28
 8008638:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800863a:	2300      	movs	r3, #0
 800863c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800863e:	2300      	movs	r3, #0
 8008640:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008642:	463a      	mov	r2, r7
 8008644:	1d39      	adds	r1, r7, #4
 8008646:	f107 0308 	add.w	r3, r7, #8
 800864a:	4618      	mov	r0, r3
 800864c:	f7f8 f95a 	bl	8000904 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008650:	6839      	ldr	r1, [r7, #0]
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	68ba      	ldr	r2, [r7, #8]
 8008656:	9202      	str	r2, [sp, #8]
 8008658:	9301      	str	r3, [sp, #4]
 800865a:	2300      	movs	r3, #0
 800865c:	9300      	str	r3, [sp, #0]
 800865e:	2300      	movs	r3, #0
 8008660:	460a      	mov	r2, r1
 8008662:	4921      	ldr	r1, [pc, #132]	@ (80086e8 <vTaskStartScheduler+0xb4>)
 8008664:	4821      	ldr	r0, [pc, #132]	@ (80086ec <vTaskStartScheduler+0xb8>)
 8008666:	f7ff fdff 	bl	8008268 <xTaskCreateStatic>
 800866a:	4603      	mov	r3, r0
 800866c:	4a20      	ldr	r2, [pc, #128]	@ (80086f0 <vTaskStartScheduler+0xbc>)
 800866e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008670:	4b1f      	ldr	r3, [pc, #124]	@ (80086f0 <vTaskStartScheduler+0xbc>)
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d002      	beq.n	800867e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008678:	2301      	movs	r3, #1
 800867a:	617b      	str	r3, [r7, #20]
 800867c:	e001      	b.n	8008682 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800867e:	2300      	movs	r3, #0
 8008680:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008682:	697b      	ldr	r3, [r7, #20]
 8008684:	2b01      	cmp	r3, #1
 8008686:	d11b      	bne.n	80086c0 <vTaskStartScheduler+0x8c>
	__asm volatile
 8008688:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800868c:	f383 8811 	msr	BASEPRI, r3
 8008690:	f3bf 8f6f 	isb	sy
 8008694:	f3bf 8f4f 	dsb	sy
 8008698:	613b      	str	r3, [r7, #16]
}
 800869a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800869c:	4b15      	ldr	r3, [pc, #84]	@ (80086f4 <vTaskStartScheduler+0xc0>)
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	334c      	adds	r3, #76	@ 0x4c
 80086a2:	4a15      	ldr	r2, [pc, #84]	@ (80086f8 <vTaskStartScheduler+0xc4>)
 80086a4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80086a6:	4b15      	ldr	r3, [pc, #84]	@ (80086fc <vTaskStartScheduler+0xc8>)
 80086a8:	f04f 32ff 	mov.w	r2, #4294967295
 80086ac:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80086ae:	4b14      	ldr	r3, [pc, #80]	@ (8008700 <vTaskStartScheduler+0xcc>)
 80086b0:	2201      	movs	r2, #1
 80086b2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80086b4:	4b13      	ldr	r3, [pc, #76]	@ (8008704 <vTaskStartScheduler+0xd0>)
 80086b6:	2200      	movs	r2, #0
 80086b8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80086ba:	f000 fbc1 	bl	8008e40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80086be:	e00f      	b.n	80086e0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80086c0:	697b      	ldr	r3, [r7, #20]
 80086c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086c6:	d10b      	bne.n	80086e0 <vTaskStartScheduler+0xac>
	__asm volatile
 80086c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086cc:	f383 8811 	msr	BASEPRI, r3
 80086d0:	f3bf 8f6f 	isb	sy
 80086d4:	f3bf 8f4f 	dsb	sy
 80086d8:	60fb      	str	r3, [r7, #12]
}
 80086da:	bf00      	nop
 80086dc:	bf00      	nop
 80086de:	e7fd      	b.n	80086dc <vTaskStartScheduler+0xa8>
}
 80086e0:	bf00      	nop
 80086e2:	3718      	adds	r7, #24
 80086e4:	46bd      	mov	sp, r7
 80086e6:	bd80      	pop	{r7, pc}
 80086e8:	0800a8d4 	.word	0x0800a8d4
 80086ec:	08008a9d 	.word	0x08008a9d
 80086f0:	200008c8 	.word	0x200008c8
 80086f4:	200007a4 	.word	0x200007a4
 80086f8:	20000020 	.word	0x20000020
 80086fc:	200008c4 	.word	0x200008c4
 8008700:	200008b0 	.word	0x200008b0
 8008704:	200008a8 	.word	0x200008a8

08008708 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008708:	b480      	push	{r7}
 800870a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800870c:	4b04      	ldr	r3, [pc, #16]	@ (8008720 <vTaskSuspendAll+0x18>)
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	3301      	adds	r3, #1
 8008712:	4a03      	ldr	r2, [pc, #12]	@ (8008720 <vTaskSuspendAll+0x18>)
 8008714:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008716:	bf00      	nop
 8008718:	46bd      	mov	sp, r7
 800871a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871e:	4770      	bx	lr
 8008720:	200008cc 	.word	0x200008cc

08008724 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b084      	sub	sp, #16
 8008728:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800872a:	2300      	movs	r3, #0
 800872c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800872e:	2300      	movs	r3, #0
 8008730:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008732:	4b42      	ldr	r3, [pc, #264]	@ (800883c <xTaskResumeAll+0x118>)
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d10b      	bne.n	8008752 <xTaskResumeAll+0x2e>
	__asm volatile
 800873a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800873e:	f383 8811 	msr	BASEPRI, r3
 8008742:	f3bf 8f6f 	isb	sy
 8008746:	f3bf 8f4f 	dsb	sy
 800874a:	603b      	str	r3, [r7, #0]
}
 800874c:	bf00      	nop
 800874e:	bf00      	nop
 8008750:	e7fd      	b.n	800874e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008752:	f000 fc19 	bl	8008f88 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008756:	4b39      	ldr	r3, [pc, #228]	@ (800883c <xTaskResumeAll+0x118>)
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	3b01      	subs	r3, #1
 800875c:	4a37      	ldr	r2, [pc, #220]	@ (800883c <xTaskResumeAll+0x118>)
 800875e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008760:	4b36      	ldr	r3, [pc, #216]	@ (800883c <xTaskResumeAll+0x118>)
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d161      	bne.n	800882c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008768:	4b35      	ldr	r3, [pc, #212]	@ (8008840 <xTaskResumeAll+0x11c>)
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d05d      	beq.n	800882c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008770:	e02e      	b.n	80087d0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008772:	4b34      	ldr	r3, [pc, #208]	@ (8008844 <xTaskResumeAll+0x120>)
 8008774:	68db      	ldr	r3, [r3, #12]
 8008776:	68db      	ldr	r3, [r3, #12]
 8008778:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	3318      	adds	r3, #24
 800877e:	4618      	mov	r0, r3
 8008780:	f7ff fd48 	bl	8008214 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	3304      	adds	r3, #4
 8008788:	4618      	mov	r0, r3
 800878a:	f7ff fd43 	bl	8008214 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008792:	2201      	movs	r2, #1
 8008794:	409a      	lsls	r2, r3
 8008796:	4b2c      	ldr	r3, [pc, #176]	@ (8008848 <xTaskResumeAll+0x124>)
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	4313      	orrs	r3, r2
 800879c:	4a2a      	ldr	r2, [pc, #168]	@ (8008848 <xTaskResumeAll+0x124>)
 800879e:	6013      	str	r3, [r2, #0]
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087a4:	4613      	mov	r3, r2
 80087a6:	009b      	lsls	r3, r3, #2
 80087a8:	4413      	add	r3, r2
 80087aa:	009b      	lsls	r3, r3, #2
 80087ac:	4a27      	ldr	r2, [pc, #156]	@ (800884c <xTaskResumeAll+0x128>)
 80087ae:	441a      	add	r2, r3
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	3304      	adds	r3, #4
 80087b4:	4619      	mov	r1, r3
 80087b6:	4610      	mov	r0, r2
 80087b8:	f7ff fccf 	bl	800815a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087c0:	4b23      	ldr	r3, [pc, #140]	@ (8008850 <xTaskResumeAll+0x12c>)
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087c6:	429a      	cmp	r2, r3
 80087c8:	d302      	bcc.n	80087d0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80087ca:	4b22      	ldr	r3, [pc, #136]	@ (8008854 <xTaskResumeAll+0x130>)
 80087cc:	2201      	movs	r2, #1
 80087ce:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80087d0:	4b1c      	ldr	r3, [pc, #112]	@ (8008844 <xTaskResumeAll+0x120>)
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d1cc      	bne.n	8008772 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d001      	beq.n	80087e2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80087de:	f000 fa19 	bl	8008c14 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80087e2:	4b1d      	ldr	r3, [pc, #116]	@ (8008858 <xTaskResumeAll+0x134>)
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d010      	beq.n	8008810 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80087ee:	f000 f837 	bl	8008860 <xTaskIncrementTick>
 80087f2:	4603      	mov	r3, r0
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d002      	beq.n	80087fe <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80087f8:	4b16      	ldr	r3, [pc, #88]	@ (8008854 <xTaskResumeAll+0x130>)
 80087fa:	2201      	movs	r2, #1
 80087fc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	3b01      	subs	r3, #1
 8008802:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d1f1      	bne.n	80087ee <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800880a:	4b13      	ldr	r3, [pc, #76]	@ (8008858 <xTaskResumeAll+0x134>)
 800880c:	2200      	movs	r2, #0
 800880e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008810:	4b10      	ldr	r3, [pc, #64]	@ (8008854 <xTaskResumeAll+0x130>)
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	2b00      	cmp	r3, #0
 8008816:	d009      	beq.n	800882c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008818:	2301      	movs	r3, #1
 800881a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800881c:	4b0f      	ldr	r3, [pc, #60]	@ (800885c <xTaskResumeAll+0x138>)
 800881e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008822:	601a      	str	r2, [r3, #0]
 8008824:	f3bf 8f4f 	dsb	sy
 8008828:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800882c:	f000 fbde 	bl	8008fec <vPortExitCritical>

	return xAlreadyYielded;
 8008830:	68bb      	ldr	r3, [r7, #8]
}
 8008832:	4618      	mov	r0, r3
 8008834:	3710      	adds	r7, #16
 8008836:	46bd      	mov	sp, r7
 8008838:	bd80      	pop	{r7, pc}
 800883a:	bf00      	nop
 800883c:	200008cc 	.word	0x200008cc
 8008840:	200008a4 	.word	0x200008a4
 8008844:	20000864 	.word	0x20000864
 8008848:	200008ac 	.word	0x200008ac
 800884c:	200007a8 	.word	0x200007a8
 8008850:	200007a4 	.word	0x200007a4
 8008854:	200008b8 	.word	0x200008b8
 8008858:	200008b4 	.word	0x200008b4
 800885c:	e000ed04 	.word	0xe000ed04

08008860 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b086      	sub	sp, #24
 8008864:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008866:	2300      	movs	r3, #0
 8008868:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800886a:	4b4f      	ldr	r3, [pc, #316]	@ (80089a8 <xTaskIncrementTick+0x148>)
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	2b00      	cmp	r3, #0
 8008870:	f040 808f 	bne.w	8008992 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008874:	4b4d      	ldr	r3, [pc, #308]	@ (80089ac <xTaskIncrementTick+0x14c>)
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	3301      	adds	r3, #1
 800887a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800887c:	4a4b      	ldr	r2, [pc, #300]	@ (80089ac <xTaskIncrementTick+0x14c>)
 800887e:	693b      	ldr	r3, [r7, #16]
 8008880:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008882:	693b      	ldr	r3, [r7, #16]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d121      	bne.n	80088cc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008888:	4b49      	ldr	r3, [pc, #292]	@ (80089b0 <xTaskIncrementTick+0x150>)
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d00b      	beq.n	80088aa <xTaskIncrementTick+0x4a>
	__asm volatile
 8008892:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008896:	f383 8811 	msr	BASEPRI, r3
 800889a:	f3bf 8f6f 	isb	sy
 800889e:	f3bf 8f4f 	dsb	sy
 80088a2:	603b      	str	r3, [r7, #0]
}
 80088a4:	bf00      	nop
 80088a6:	bf00      	nop
 80088a8:	e7fd      	b.n	80088a6 <xTaskIncrementTick+0x46>
 80088aa:	4b41      	ldr	r3, [pc, #260]	@ (80089b0 <xTaskIncrementTick+0x150>)
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	60fb      	str	r3, [r7, #12]
 80088b0:	4b40      	ldr	r3, [pc, #256]	@ (80089b4 <xTaskIncrementTick+0x154>)
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	4a3e      	ldr	r2, [pc, #248]	@ (80089b0 <xTaskIncrementTick+0x150>)
 80088b6:	6013      	str	r3, [r2, #0]
 80088b8:	4a3e      	ldr	r2, [pc, #248]	@ (80089b4 <xTaskIncrementTick+0x154>)
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	6013      	str	r3, [r2, #0]
 80088be:	4b3e      	ldr	r3, [pc, #248]	@ (80089b8 <xTaskIncrementTick+0x158>)
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	3301      	adds	r3, #1
 80088c4:	4a3c      	ldr	r2, [pc, #240]	@ (80089b8 <xTaskIncrementTick+0x158>)
 80088c6:	6013      	str	r3, [r2, #0]
 80088c8:	f000 f9a4 	bl	8008c14 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80088cc:	4b3b      	ldr	r3, [pc, #236]	@ (80089bc <xTaskIncrementTick+0x15c>)
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	693a      	ldr	r2, [r7, #16]
 80088d2:	429a      	cmp	r2, r3
 80088d4:	d348      	bcc.n	8008968 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80088d6:	4b36      	ldr	r3, [pc, #216]	@ (80089b0 <xTaskIncrementTick+0x150>)
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d104      	bne.n	80088ea <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80088e0:	4b36      	ldr	r3, [pc, #216]	@ (80089bc <xTaskIncrementTick+0x15c>)
 80088e2:	f04f 32ff 	mov.w	r2, #4294967295
 80088e6:	601a      	str	r2, [r3, #0]
					break;
 80088e8:	e03e      	b.n	8008968 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80088ea:	4b31      	ldr	r3, [pc, #196]	@ (80089b0 <xTaskIncrementTick+0x150>)
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	68db      	ldr	r3, [r3, #12]
 80088f0:	68db      	ldr	r3, [r3, #12]
 80088f2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	685b      	ldr	r3, [r3, #4]
 80088f8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80088fa:	693a      	ldr	r2, [r7, #16]
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	429a      	cmp	r2, r3
 8008900:	d203      	bcs.n	800890a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008902:	4a2e      	ldr	r2, [pc, #184]	@ (80089bc <xTaskIncrementTick+0x15c>)
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008908:	e02e      	b.n	8008968 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800890a:	68bb      	ldr	r3, [r7, #8]
 800890c:	3304      	adds	r3, #4
 800890e:	4618      	mov	r0, r3
 8008910:	f7ff fc80 	bl	8008214 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008914:	68bb      	ldr	r3, [r7, #8]
 8008916:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008918:	2b00      	cmp	r3, #0
 800891a:	d004      	beq.n	8008926 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800891c:	68bb      	ldr	r3, [r7, #8]
 800891e:	3318      	adds	r3, #24
 8008920:	4618      	mov	r0, r3
 8008922:	f7ff fc77 	bl	8008214 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008926:	68bb      	ldr	r3, [r7, #8]
 8008928:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800892a:	2201      	movs	r2, #1
 800892c:	409a      	lsls	r2, r3
 800892e:	4b24      	ldr	r3, [pc, #144]	@ (80089c0 <xTaskIncrementTick+0x160>)
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	4313      	orrs	r3, r2
 8008934:	4a22      	ldr	r2, [pc, #136]	@ (80089c0 <xTaskIncrementTick+0x160>)
 8008936:	6013      	str	r3, [r2, #0]
 8008938:	68bb      	ldr	r3, [r7, #8]
 800893a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800893c:	4613      	mov	r3, r2
 800893e:	009b      	lsls	r3, r3, #2
 8008940:	4413      	add	r3, r2
 8008942:	009b      	lsls	r3, r3, #2
 8008944:	4a1f      	ldr	r2, [pc, #124]	@ (80089c4 <xTaskIncrementTick+0x164>)
 8008946:	441a      	add	r2, r3
 8008948:	68bb      	ldr	r3, [r7, #8]
 800894a:	3304      	adds	r3, #4
 800894c:	4619      	mov	r1, r3
 800894e:	4610      	mov	r0, r2
 8008950:	f7ff fc03 	bl	800815a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008954:	68bb      	ldr	r3, [r7, #8]
 8008956:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008958:	4b1b      	ldr	r3, [pc, #108]	@ (80089c8 <xTaskIncrementTick+0x168>)
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800895e:	429a      	cmp	r2, r3
 8008960:	d3b9      	bcc.n	80088d6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008962:	2301      	movs	r3, #1
 8008964:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008966:	e7b6      	b.n	80088d6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008968:	4b17      	ldr	r3, [pc, #92]	@ (80089c8 <xTaskIncrementTick+0x168>)
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800896e:	4915      	ldr	r1, [pc, #84]	@ (80089c4 <xTaskIncrementTick+0x164>)
 8008970:	4613      	mov	r3, r2
 8008972:	009b      	lsls	r3, r3, #2
 8008974:	4413      	add	r3, r2
 8008976:	009b      	lsls	r3, r3, #2
 8008978:	440b      	add	r3, r1
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	2b01      	cmp	r3, #1
 800897e:	d901      	bls.n	8008984 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008980:	2301      	movs	r3, #1
 8008982:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008984:	4b11      	ldr	r3, [pc, #68]	@ (80089cc <xTaskIncrementTick+0x16c>)
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d007      	beq.n	800899c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800898c:	2301      	movs	r3, #1
 800898e:	617b      	str	r3, [r7, #20]
 8008990:	e004      	b.n	800899c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008992:	4b0f      	ldr	r3, [pc, #60]	@ (80089d0 <xTaskIncrementTick+0x170>)
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	3301      	adds	r3, #1
 8008998:	4a0d      	ldr	r2, [pc, #52]	@ (80089d0 <xTaskIncrementTick+0x170>)
 800899a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800899c:	697b      	ldr	r3, [r7, #20]
}
 800899e:	4618      	mov	r0, r3
 80089a0:	3718      	adds	r7, #24
 80089a2:	46bd      	mov	sp, r7
 80089a4:	bd80      	pop	{r7, pc}
 80089a6:	bf00      	nop
 80089a8:	200008cc 	.word	0x200008cc
 80089ac:	200008a8 	.word	0x200008a8
 80089b0:	2000085c 	.word	0x2000085c
 80089b4:	20000860 	.word	0x20000860
 80089b8:	200008bc 	.word	0x200008bc
 80089bc:	200008c4 	.word	0x200008c4
 80089c0:	200008ac 	.word	0x200008ac
 80089c4:	200007a8 	.word	0x200007a8
 80089c8:	200007a4 	.word	0x200007a4
 80089cc:	200008b8 	.word	0x200008b8
 80089d0:	200008b4 	.word	0x200008b4

080089d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80089d4:	b480      	push	{r7}
 80089d6:	b087      	sub	sp, #28
 80089d8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80089da:	4b2a      	ldr	r3, [pc, #168]	@ (8008a84 <vTaskSwitchContext+0xb0>)
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d003      	beq.n	80089ea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80089e2:	4b29      	ldr	r3, [pc, #164]	@ (8008a88 <vTaskSwitchContext+0xb4>)
 80089e4:	2201      	movs	r2, #1
 80089e6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80089e8:	e045      	b.n	8008a76 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80089ea:	4b27      	ldr	r3, [pc, #156]	@ (8008a88 <vTaskSwitchContext+0xb4>)
 80089ec:	2200      	movs	r2, #0
 80089ee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089f0:	4b26      	ldr	r3, [pc, #152]	@ (8008a8c <vTaskSwitchContext+0xb8>)
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	fab3 f383 	clz	r3, r3
 80089fc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80089fe:	7afb      	ldrb	r3, [r7, #11]
 8008a00:	f1c3 031f 	rsb	r3, r3, #31
 8008a04:	617b      	str	r3, [r7, #20]
 8008a06:	4922      	ldr	r1, [pc, #136]	@ (8008a90 <vTaskSwitchContext+0xbc>)
 8008a08:	697a      	ldr	r2, [r7, #20]
 8008a0a:	4613      	mov	r3, r2
 8008a0c:	009b      	lsls	r3, r3, #2
 8008a0e:	4413      	add	r3, r2
 8008a10:	009b      	lsls	r3, r3, #2
 8008a12:	440b      	add	r3, r1
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d10b      	bne.n	8008a32 <vTaskSwitchContext+0x5e>
	__asm volatile
 8008a1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a1e:	f383 8811 	msr	BASEPRI, r3
 8008a22:	f3bf 8f6f 	isb	sy
 8008a26:	f3bf 8f4f 	dsb	sy
 8008a2a:	607b      	str	r3, [r7, #4]
}
 8008a2c:	bf00      	nop
 8008a2e:	bf00      	nop
 8008a30:	e7fd      	b.n	8008a2e <vTaskSwitchContext+0x5a>
 8008a32:	697a      	ldr	r2, [r7, #20]
 8008a34:	4613      	mov	r3, r2
 8008a36:	009b      	lsls	r3, r3, #2
 8008a38:	4413      	add	r3, r2
 8008a3a:	009b      	lsls	r3, r3, #2
 8008a3c:	4a14      	ldr	r2, [pc, #80]	@ (8008a90 <vTaskSwitchContext+0xbc>)
 8008a3e:	4413      	add	r3, r2
 8008a40:	613b      	str	r3, [r7, #16]
 8008a42:	693b      	ldr	r3, [r7, #16]
 8008a44:	685b      	ldr	r3, [r3, #4]
 8008a46:	685a      	ldr	r2, [r3, #4]
 8008a48:	693b      	ldr	r3, [r7, #16]
 8008a4a:	605a      	str	r2, [r3, #4]
 8008a4c:	693b      	ldr	r3, [r7, #16]
 8008a4e:	685a      	ldr	r2, [r3, #4]
 8008a50:	693b      	ldr	r3, [r7, #16]
 8008a52:	3308      	adds	r3, #8
 8008a54:	429a      	cmp	r2, r3
 8008a56:	d104      	bne.n	8008a62 <vTaskSwitchContext+0x8e>
 8008a58:	693b      	ldr	r3, [r7, #16]
 8008a5a:	685b      	ldr	r3, [r3, #4]
 8008a5c:	685a      	ldr	r2, [r3, #4]
 8008a5e:	693b      	ldr	r3, [r7, #16]
 8008a60:	605a      	str	r2, [r3, #4]
 8008a62:	693b      	ldr	r3, [r7, #16]
 8008a64:	685b      	ldr	r3, [r3, #4]
 8008a66:	68db      	ldr	r3, [r3, #12]
 8008a68:	4a0a      	ldr	r2, [pc, #40]	@ (8008a94 <vTaskSwitchContext+0xc0>)
 8008a6a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008a6c:	4b09      	ldr	r3, [pc, #36]	@ (8008a94 <vTaskSwitchContext+0xc0>)
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	334c      	adds	r3, #76	@ 0x4c
 8008a72:	4a09      	ldr	r2, [pc, #36]	@ (8008a98 <vTaskSwitchContext+0xc4>)
 8008a74:	6013      	str	r3, [r2, #0]
}
 8008a76:	bf00      	nop
 8008a78:	371c      	adds	r7, #28
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a80:	4770      	bx	lr
 8008a82:	bf00      	nop
 8008a84:	200008cc 	.word	0x200008cc
 8008a88:	200008b8 	.word	0x200008b8
 8008a8c:	200008ac 	.word	0x200008ac
 8008a90:	200007a8 	.word	0x200007a8
 8008a94:	200007a4 	.word	0x200007a4
 8008a98:	20000020 	.word	0x20000020

08008a9c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	b082      	sub	sp, #8
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008aa4:	f000 f852 	bl	8008b4c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008aa8:	4b06      	ldr	r3, [pc, #24]	@ (8008ac4 <prvIdleTask+0x28>)
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	2b01      	cmp	r3, #1
 8008aae:	d9f9      	bls.n	8008aa4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008ab0:	4b05      	ldr	r3, [pc, #20]	@ (8008ac8 <prvIdleTask+0x2c>)
 8008ab2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ab6:	601a      	str	r2, [r3, #0]
 8008ab8:	f3bf 8f4f 	dsb	sy
 8008abc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008ac0:	e7f0      	b.n	8008aa4 <prvIdleTask+0x8>
 8008ac2:	bf00      	nop
 8008ac4:	200007a8 	.word	0x200007a8
 8008ac8:	e000ed04 	.word	0xe000ed04

08008acc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b082      	sub	sp, #8
 8008ad0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	607b      	str	r3, [r7, #4]
 8008ad6:	e00c      	b.n	8008af2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008ad8:	687a      	ldr	r2, [r7, #4]
 8008ada:	4613      	mov	r3, r2
 8008adc:	009b      	lsls	r3, r3, #2
 8008ade:	4413      	add	r3, r2
 8008ae0:	009b      	lsls	r3, r3, #2
 8008ae2:	4a12      	ldr	r2, [pc, #72]	@ (8008b2c <prvInitialiseTaskLists+0x60>)
 8008ae4:	4413      	add	r3, r2
 8008ae6:	4618      	mov	r0, r3
 8008ae8:	f7ff fb0a 	bl	8008100 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	3301      	adds	r3, #1
 8008af0:	607b      	str	r3, [r7, #4]
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	2b06      	cmp	r3, #6
 8008af6:	d9ef      	bls.n	8008ad8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008af8:	480d      	ldr	r0, [pc, #52]	@ (8008b30 <prvInitialiseTaskLists+0x64>)
 8008afa:	f7ff fb01 	bl	8008100 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008afe:	480d      	ldr	r0, [pc, #52]	@ (8008b34 <prvInitialiseTaskLists+0x68>)
 8008b00:	f7ff fafe 	bl	8008100 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008b04:	480c      	ldr	r0, [pc, #48]	@ (8008b38 <prvInitialiseTaskLists+0x6c>)
 8008b06:	f7ff fafb 	bl	8008100 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008b0a:	480c      	ldr	r0, [pc, #48]	@ (8008b3c <prvInitialiseTaskLists+0x70>)
 8008b0c:	f7ff faf8 	bl	8008100 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008b10:	480b      	ldr	r0, [pc, #44]	@ (8008b40 <prvInitialiseTaskLists+0x74>)
 8008b12:	f7ff faf5 	bl	8008100 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008b16:	4b0b      	ldr	r3, [pc, #44]	@ (8008b44 <prvInitialiseTaskLists+0x78>)
 8008b18:	4a05      	ldr	r2, [pc, #20]	@ (8008b30 <prvInitialiseTaskLists+0x64>)
 8008b1a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008b1c:	4b0a      	ldr	r3, [pc, #40]	@ (8008b48 <prvInitialiseTaskLists+0x7c>)
 8008b1e:	4a05      	ldr	r2, [pc, #20]	@ (8008b34 <prvInitialiseTaskLists+0x68>)
 8008b20:	601a      	str	r2, [r3, #0]
}
 8008b22:	bf00      	nop
 8008b24:	3708      	adds	r7, #8
 8008b26:	46bd      	mov	sp, r7
 8008b28:	bd80      	pop	{r7, pc}
 8008b2a:	bf00      	nop
 8008b2c:	200007a8 	.word	0x200007a8
 8008b30:	20000834 	.word	0x20000834
 8008b34:	20000848 	.word	0x20000848
 8008b38:	20000864 	.word	0x20000864
 8008b3c:	20000878 	.word	0x20000878
 8008b40:	20000890 	.word	0x20000890
 8008b44:	2000085c 	.word	0x2000085c
 8008b48:	20000860 	.word	0x20000860

08008b4c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008b4c:	b580      	push	{r7, lr}
 8008b4e:	b082      	sub	sp, #8
 8008b50:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008b52:	e019      	b.n	8008b88 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008b54:	f000 fa18 	bl	8008f88 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b58:	4b10      	ldr	r3, [pc, #64]	@ (8008b9c <prvCheckTasksWaitingTermination+0x50>)
 8008b5a:	68db      	ldr	r3, [r3, #12]
 8008b5c:	68db      	ldr	r3, [r3, #12]
 8008b5e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	3304      	adds	r3, #4
 8008b64:	4618      	mov	r0, r3
 8008b66:	f7ff fb55 	bl	8008214 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008b6a:	4b0d      	ldr	r3, [pc, #52]	@ (8008ba0 <prvCheckTasksWaitingTermination+0x54>)
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	3b01      	subs	r3, #1
 8008b70:	4a0b      	ldr	r2, [pc, #44]	@ (8008ba0 <prvCheckTasksWaitingTermination+0x54>)
 8008b72:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008b74:	4b0b      	ldr	r3, [pc, #44]	@ (8008ba4 <prvCheckTasksWaitingTermination+0x58>)
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	3b01      	subs	r3, #1
 8008b7a:	4a0a      	ldr	r2, [pc, #40]	@ (8008ba4 <prvCheckTasksWaitingTermination+0x58>)
 8008b7c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008b7e:	f000 fa35 	bl	8008fec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008b82:	6878      	ldr	r0, [r7, #4]
 8008b84:	f000 f810 	bl	8008ba8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008b88:	4b06      	ldr	r3, [pc, #24]	@ (8008ba4 <prvCheckTasksWaitingTermination+0x58>)
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d1e1      	bne.n	8008b54 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008b90:	bf00      	nop
 8008b92:	bf00      	nop
 8008b94:	3708      	adds	r7, #8
 8008b96:	46bd      	mov	sp, r7
 8008b98:	bd80      	pop	{r7, pc}
 8008b9a:	bf00      	nop
 8008b9c:	20000878 	.word	0x20000878
 8008ba0:	200008a4 	.word	0x200008a4
 8008ba4:	2000088c 	.word	0x2000088c

08008ba8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b084      	sub	sp, #16
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	334c      	adds	r3, #76	@ 0x4c
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	f000 fed7 	bl	8009968 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d108      	bne.n	8008bd6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008bc8:	4618      	mov	r0, r3
 8008bca:	f000 fb8b 	bl	80092e4 <vPortFree>
				vPortFree( pxTCB );
 8008bce:	6878      	ldr	r0, [r7, #4]
 8008bd0:	f000 fb88 	bl	80092e4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008bd4:	e019      	b.n	8008c0a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8008bdc:	2b01      	cmp	r3, #1
 8008bde:	d103      	bne.n	8008be8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008be0:	6878      	ldr	r0, [r7, #4]
 8008be2:	f000 fb7f 	bl	80092e4 <vPortFree>
	}
 8008be6:	e010      	b.n	8008c0a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8008bee:	2b02      	cmp	r3, #2
 8008bf0:	d00b      	beq.n	8008c0a <prvDeleteTCB+0x62>
	__asm volatile
 8008bf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bf6:	f383 8811 	msr	BASEPRI, r3
 8008bfa:	f3bf 8f6f 	isb	sy
 8008bfe:	f3bf 8f4f 	dsb	sy
 8008c02:	60fb      	str	r3, [r7, #12]
}
 8008c04:	bf00      	nop
 8008c06:	bf00      	nop
 8008c08:	e7fd      	b.n	8008c06 <prvDeleteTCB+0x5e>
	}
 8008c0a:	bf00      	nop
 8008c0c:	3710      	adds	r7, #16
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	bd80      	pop	{r7, pc}
	...

08008c14 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008c14:	b480      	push	{r7}
 8008c16:	b083      	sub	sp, #12
 8008c18:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008c1a:	4b0c      	ldr	r3, [pc, #48]	@ (8008c4c <prvResetNextTaskUnblockTime+0x38>)
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d104      	bne.n	8008c2e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008c24:	4b0a      	ldr	r3, [pc, #40]	@ (8008c50 <prvResetNextTaskUnblockTime+0x3c>)
 8008c26:	f04f 32ff 	mov.w	r2, #4294967295
 8008c2a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008c2c:	e008      	b.n	8008c40 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c2e:	4b07      	ldr	r3, [pc, #28]	@ (8008c4c <prvResetNextTaskUnblockTime+0x38>)
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	68db      	ldr	r3, [r3, #12]
 8008c34:	68db      	ldr	r3, [r3, #12]
 8008c36:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	685b      	ldr	r3, [r3, #4]
 8008c3c:	4a04      	ldr	r2, [pc, #16]	@ (8008c50 <prvResetNextTaskUnblockTime+0x3c>)
 8008c3e:	6013      	str	r3, [r2, #0]
}
 8008c40:	bf00      	nop
 8008c42:	370c      	adds	r7, #12
 8008c44:	46bd      	mov	sp, r7
 8008c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4a:	4770      	bx	lr
 8008c4c:	2000085c 	.word	0x2000085c
 8008c50:	200008c4 	.word	0x200008c4

08008c54 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008c54:	b580      	push	{r7, lr}
 8008c56:	b084      	sub	sp, #16
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	6078      	str	r0, [r7, #4]
 8008c5c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008c5e:	4b29      	ldr	r3, [pc, #164]	@ (8008d04 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008c64:	4b28      	ldr	r3, [pc, #160]	@ (8008d08 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	3304      	adds	r3, #4
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	f7ff fad2 	bl	8008214 <uxListRemove>
 8008c70:	4603      	mov	r3, r0
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d10b      	bne.n	8008c8e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8008c76:	4b24      	ldr	r3, [pc, #144]	@ (8008d08 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c7c:	2201      	movs	r2, #1
 8008c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8008c82:	43da      	mvns	r2, r3
 8008c84:	4b21      	ldr	r3, [pc, #132]	@ (8008d0c <prvAddCurrentTaskToDelayedList+0xb8>)
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	4013      	ands	r3, r2
 8008c8a:	4a20      	ldr	r2, [pc, #128]	@ (8008d0c <prvAddCurrentTaskToDelayedList+0xb8>)
 8008c8c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c94:	d10a      	bne.n	8008cac <prvAddCurrentTaskToDelayedList+0x58>
 8008c96:	683b      	ldr	r3, [r7, #0]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d007      	beq.n	8008cac <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008c9c:	4b1a      	ldr	r3, [pc, #104]	@ (8008d08 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	3304      	adds	r3, #4
 8008ca2:	4619      	mov	r1, r3
 8008ca4:	481a      	ldr	r0, [pc, #104]	@ (8008d10 <prvAddCurrentTaskToDelayedList+0xbc>)
 8008ca6:	f7ff fa58 	bl	800815a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008caa:	e026      	b.n	8008cfa <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008cac:	68fa      	ldr	r2, [r7, #12]
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	4413      	add	r3, r2
 8008cb2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008cb4:	4b14      	ldr	r3, [pc, #80]	@ (8008d08 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	68ba      	ldr	r2, [r7, #8]
 8008cba:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008cbc:	68ba      	ldr	r2, [r7, #8]
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	429a      	cmp	r2, r3
 8008cc2:	d209      	bcs.n	8008cd8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008cc4:	4b13      	ldr	r3, [pc, #76]	@ (8008d14 <prvAddCurrentTaskToDelayedList+0xc0>)
 8008cc6:	681a      	ldr	r2, [r3, #0]
 8008cc8:	4b0f      	ldr	r3, [pc, #60]	@ (8008d08 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	3304      	adds	r3, #4
 8008cce:	4619      	mov	r1, r3
 8008cd0:	4610      	mov	r0, r2
 8008cd2:	f7ff fa66 	bl	80081a2 <vListInsert>
}
 8008cd6:	e010      	b.n	8008cfa <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008cd8:	4b0f      	ldr	r3, [pc, #60]	@ (8008d18 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008cda:	681a      	ldr	r2, [r3, #0]
 8008cdc:	4b0a      	ldr	r3, [pc, #40]	@ (8008d08 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	3304      	adds	r3, #4
 8008ce2:	4619      	mov	r1, r3
 8008ce4:	4610      	mov	r0, r2
 8008ce6:	f7ff fa5c 	bl	80081a2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008cea:	4b0c      	ldr	r3, [pc, #48]	@ (8008d1c <prvAddCurrentTaskToDelayedList+0xc8>)
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	68ba      	ldr	r2, [r7, #8]
 8008cf0:	429a      	cmp	r2, r3
 8008cf2:	d202      	bcs.n	8008cfa <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008cf4:	4a09      	ldr	r2, [pc, #36]	@ (8008d1c <prvAddCurrentTaskToDelayedList+0xc8>)
 8008cf6:	68bb      	ldr	r3, [r7, #8]
 8008cf8:	6013      	str	r3, [r2, #0]
}
 8008cfa:	bf00      	nop
 8008cfc:	3710      	adds	r7, #16
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	bd80      	pop	{r7, pc}
 8008d02:	bf00      	nop
 8008d04:	200008a8 	.word	0x200008a8
 8008d08:	200007a4 	.word	0x200007a4
 8008d0c:	200008ac 	.word	0x200008ac
 8008d10:	20000890 	.word	0x20000890
 8008d14:	20000860 	.word	0x20000860
 8008d18:	2000085c 	.word	0x2000085c
 8008d1c:	200008c4 	.word	0x200008c4

08008d20 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008d20:	b480      	push	{r7}
 8008d22:	b085      	sub	sp, #20
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	60f8      	str	r0, [r7, #12]
 8008d28:	60b9      	str	r1, [r7, #8]
 8008d2a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	3b04      	subs	r3, #4
 8008d30:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008d38:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	3b04      	subs	r3, #4
 8008d3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	f023 0201 	bic.w	r2, r3, #1
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	3b04      	subs	r3, #4
 8008d4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008d50:	4a0c      	ldr	r2, [pc, #48]	@ (8008d84 <pxPortInitialiseStack+0x64>)
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	3b14      	subs	r3, #20
 8008d5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008d5c:	687a      	ldr	r2, [r7, #4]
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	3b04      	subs	r3, #4
 8008d66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	f06f 0202 	mvn.w	r2, #2
 8008d6e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	3b20      	subs	r3, #32
 8008d74:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008d76:	68fb      	ldr	r3, [r7, #12]
}
 8008d78:	4618      	mov	r0, r3
 8008d7a:	3714      	adds	r7, #20
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d82:	4770      	bx	lr
 8008d84:	08008d89 	.word	0x08008d89

08008d88 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008d88:	b480      	push	{r7}
 8008d8a:	b085      	sub	sp, #20
 8008d8c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008d8e:	2300      	movs	r3, #0
 8008d90:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008d92:	4b13      	ldr	r3, [pc, #76]	@ (8008de0 <prvTaskExitError+0x58>)
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d9a:	d00b      	beq.n	8008db4 <prvTaskExitError+0x2c>
	__asm volatile
 8008d9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008da0:	f383 8811 	msr	BASEPRI, r3
 8008da4:	f3bf 8f6f 	isb	sy
 8008da8:	f3bf 8f4f 	dsb	sy
 8008dac:	60fb      	str	r3, [r7, #12]
}
 8008dae:	bf00      	nop
 8008db0:	bf00      	nop
 8008db2:	e7fd      	b.n	8008db0 <prvTaskExitError+0x28>
	__asm volatile
 8008db4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008db8:	f383 8811 	msr	BASEPRI, r3
 8008dbc:	f3bf 8f6f 	isb	sy
 8008dc0:	f3bf 8f4f 	dsb	sy
 8008dc4:	60bb      	str	r3, [r7, #8]
}
 8008dc6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008dc8:	bf00      	nop
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d0fc      	beq.n	8008dca <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008dd0:	bf00      	nop
 8008dd2:	bf00      	nop
 8008dd4:	3714      	adds	r7, #20
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ddc:	4770      	bx	lr
 8008dde:	bf00      	nop
 8008de0:	20000010 	.word	0x20000010
	...

08008df0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008df0:	4b07      	ldr	r3, [pc, #28]	@ (8008e10 <pxCurrentTCBConst2>)
 8008df2:	6819      	ldr	r1, [r3, #0]
 8008df4:	6808      	ldr	r0, [r1, #0]
 8008df6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dfa:	f380 8809 	msr	PSP, r0
 8008dfe:	f3bf 8f6f 	isb	sy
 8008e02:	f04f 0000 	mov.w	r0, #0
 8008e06:	f380 8811 	msr	BASEPRI, r0
 8008e0a:	4770      	bx	lr
 8008e0c:	f3af 8000 	nop.w

08008e10 <pxCurrentTCBConst2>:
 8008e10:	200007a4 	.word	0x200007a4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008e14:	bf00      	nop
 8008e16:	bf00      	nop

08008e18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008e18:	4808      	ldr	r0, [pc, #32]	@ (8008e3c <prvPortStartFirstTask+0x24>)
 8008e1a:	6800      	ldr	r0, [r0, #0]
 8008e1c:	6800      	ldr	r0, [r0, #0]
 8008e1e:	f380 8808 	msr	MSP, r0
 8008e22:	f04f 0000 	mov.w	r0, #0
 8008e26:	f380 8814 	msr	CONTROL, r0
 8008e2a:	b662      	cpsie	i
 8008e2c:	b661      	cpsie	f
 8008e2e:	f3bf 8f4f 	dsb	sy
 8008e32:	f3bf 8f6f 	isb	sy
 8008e36:	df00      	svc	0
 8008e38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008e3a:	bf00      	nop
 8008e3c:	e000ed08 	.word	0xe000ed08

08008e40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b086      	sub	sp, #24
 8008e44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008e46:	4b47      	ldr	r3, [pc, #284]	@ (8008f64 <xPortStartScheduler+0x124>)
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	4a47      	ldr	r2, [pc, #284]	@ (8008f68 <xPortStartScheduler+0x128>)
 8008e4c:	4293      	cmp	r3, r2
 8008e4e:	d10b      	bne.n	8008e68 <xPortStartScheduler+0x28>
	__asm volatile
 8008e50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e54:	f383 8811 	msr	BASEPRI, r3
 8008e58:	f3bf 8f6f 	isb	sy
 8008e5c:	f3bf 8f4f 	dsb	sy
 8008e60:	60fb      	str	r3, [r7, #12]
}
 8008e62:	bf00      	nop
 8008e64:	bf00      	nop
 8008e66:	e7fd      	b.n	8008e64 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008e68:	4b3e      	ldr	r3, [pc, #248]	@ (8008f64 <xPortStartScheduler+0x124>)
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	4a3f      	ldr	r2, [pc, #252]	@ (8008f6c <xPortStartScheduler+0x12c>)
 8008e6e:	4293      	cmp	r3, r2
 8008e70:	d10b      	bne.n	8008e8a <xPortStartScheduler+0x4a>
	__asm volatile
 8008e72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e76:	f383 8811 	msr	BASEPRI, r3
 8008e7a:	f3bf 8f6f 	isb	sy
 8008e7e:	f3bf 8f4f 	dsb	sy
 8008e82:	613b      	str	r3, [r7, #16]
}
 8008e84:	bf00      	nop
 8008e86:	bf00      	nop
 8008e88:	e7fd      	b.n	8008e86 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008e8a:	4b39      	ldr	r3, [pc, #228]	@ (8008f70 <xPortStartScheduler+0x130>)
 8008e8c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008e8e:	697b      	ldr	r3, [r7, #20]
 8008e90:	781b      	ldrb	r3, [r3, #0]
 8008e92:	b2db      	uxtb	r3, r3
 8008e94:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008e96:	697b      	ldr	r3, [r7, #20]
 8008e98:	22ff      	movs	r2, #255	@ 0xff
 8008e9a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008e9c:	697b      	ldr	r3, [r7, #20]
 8008e9e:	781b      	ldrb	r3, [r3, #0]
 8008ea0:	b2db      	uxtb	r3, r3
 8008ea2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008ea4:	78fb      	ldrb	r3, [r7, #3]
 8008ea6:	b2db      	uxtb	r3, r3
 8008ea8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008eac:	b2da      	uxtb	r2, r3
 8008eae:	4b31      	ldr	r3, [pc, #196]	@ (8008f74 <xPortStartScheduler+0x134>)
 8008eb0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008eb2:	4b31      	ldr	r3, [pc, #196]	@ (8008f78 <xPortStartScheduler+0x138>)
 8008eb4:	2207      	movs	r2, #7
 8008eb6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008eb8:	e009      	b.n	8008ece <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8008eba:	4b2f      	ldr	r3, [pc, #188]	@ (8008f78 <xPortStartScheduler+0x138>)
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	3b01      	subs	r3, #1
 8008ec0:	4a2d      	ldr	r2, [pc, #180]	@ (8008f78 <xPortStartScheduler+0x138>)
 8008ec2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008ec4:	78fb      	ldrb	r3, [r7, #3]
 8008ec6:	b2db      	uxtb	r3, r3
 8008ec8:	005b      	lsls	r3, r3, #1
 8008eca:	b2db      	uxtb	r3, r3
 8008ecc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008ece:	78fb      	ldrb	r3, [r7, #3]
 8008ed0:	b2db      	uxtb	r3, r3
 8008ed2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ed6:	2b80      	cmp	r3, #128	@ 0x80
 8008ed8:	d0ef      	beq.n	8008eba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008eda:	4b27      	ldr	r3, [pc, #156]	@ (8008f78 <xPortStartScheduler+0x138>)
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	f1c3 0307 	rsb	r3, r3, #7
 8008ee2:	2b04      	cmp	r3, #4
 8008ee4:	d00b      	beq.n	8008efe <xPortStartScheduler+0xbe>
	__asm volatile
 8008ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eea:	f383 8811 	msr	BASEPRI, r3
 8008eee:	f3bf 8f6f 	isb	sy
 8008ef2:	f3bf 8f4f 	dsb	sy
 8008ef6:	60bb      	str	r3, [r7, #8]
}
 8008ef8:	bf00      	nop
 8008efa:	bf00      	nop
 8008efc:	e7fd      	b.n	8008efa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008efe:	4b1e      	ldr	r3, [pc, #120]	@ (8008f78 <xPortStartScheduler+0x138>)
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	021b      	lsls	r3, r3, #8
 8008f04:	4a1c      	ldr	r2, [pc, #112]	@ (8008f78 <xPortStartScheduler+0x138>)
 8008f06:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008f08:	4b1b      	ldr	r3, [pc, #108]	@ (8008f78 <xPortStartScheduler+0x138>)
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008f10:	4a19      	ldr	r2, [pc, #100]	@ (8008f78 <xPortStartScheduler+0x138>)
 8008f12:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	b2da      	uxtb	r2, r3
 8008f18:	697b      	ldr	r3, [r7, #20]
 8008f1a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008f1c:	4b17      	ldr	r3, [pc, #92]	@ (8008f7c <xPortStartScheduler+0x13c>)
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	4a16      	ldr	r2, [pc, #88]	@ (8008f7c <xPortStartScheduler+0x13c>)
 8008f22:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008f26:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008f28:	4b14      	ldr	r3, [pc, #80]	@ (8008f7c <xPortStartScheduler+0x13c>)
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	4a13      	ldr	r2, [pc, #76]	@ (8008f7c <xPortStartScheduler+0x13c>)
 8008f2e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008f32:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008f34:	f000 f8da 	bl	80090ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008f38:	4b11      	ldr	r3, [pc, #68]	@ (8008f80 <xPortStartScheduler+0x140>)
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008f3e:	f000 f8f9 	bl	8009134 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008f42:	4b10      	ldr	r3, [pc, #64]	@ (8008f84 <xPortStartScheduler+0x144>)
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	4a0f      	ldr	r2, [pc, #60]	@ (8008f84 <xPortStartScheduler+0x144>)
 8008f48:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008f4c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008f4e:	f7ff ff63 	bl	8008e18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008f52:	f7ff fd3f 	bl	80089d4 <vTaskSwitchContext>
	prvTaskExitError();
 8008f56:	f7ff ff17 	bl	8008d88 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008f5a:	2300      	movs	r3, #0
}
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	3718      	adds	r7, #24
 8008f60:	46bd      	mov	sp, r7
 8008f62:	bd80      	pop	{r7, pc}
 8008f64:	e000ed00 	.word	0xe000ed00
 8008f68:	410fc271 	.word	0x410fc271
 8008f6c:	410fc270 	.word	0x410fc270
 8008f70:	e000e400 	.word	0xe000e400
 8008f74:	200008d0 	.word	0x200008d0
 8008f78:	200008d4 	.word	0x200008d4
 8008f7c:	e000ed20 	.word	0xe000ed20
 8008f80:	20000010 	.word	0x20000010
 8008f84:	e000ef34 	.word	0xe000ef34

08008f88 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008f88:	b480      	push	{r7}
 8008f8a:	b083      	sub	sp, #12
 8008f8c:	af00      	add	r7, sp, #0
	__asm volatile
 8008f8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f92:	f383 8811 	msr	BASEPRI, r3
 8008f96:	f3bf 8f6f 	isb	sy
 8008f9a:	f3bf 8f4f 	dsb	sy
 8008f9e:	607b      	str	r3, [r7, #4]
}
 8008fa0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008fa2:	4b10      	ldr	r3, [pc, #64]	@ (8008fe4 <vPortEnterCritical+0x5c>)
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	3301      	adds	r3, #1
 8008fa8:	4a0e      	ldr	r2, [pc, #56]	@ (8008fe4 <vPortEnterCritical+0x5c>)
 8008faa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008fac:	4b0d      	ldr	r3, [pc, #52]	@ (8008fe4 <vPortEnterCritical+0x5c>)
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	2b01      	cmp	r3, #1
 8008fb2:	d110      	bne.n	8008fd6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008fb4:	4b0c      	ldr	r3, [pc, #48]	@ (8008fe8 <vPortEnterCritical+0x60>)
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	b2db      	uxtb	r3, r3
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d00b      	beq.n	8008fd6 <vPortEnterCritical+0x4e>
	__asm volatile
 8008fbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fc2:	f383 8811 	msr	BASEPRI, r3
 8008fc6:	f3bf 8f6f 	isb	sy
 8008fca:	f3bf 8f4f 	dsb	sy
 8008fce:	603b      	str	r3, [r7, #0]
}
 8008fd0:	bf00      	nop
 8008fd2:	bf00      	nop
 8008fd4:	e7fd      	b.n	8008fd2 <vPortEnterCritical+0x4a>
	}
}
 8008fd6:	bf00      	nop
 8008fd8:	370c      	adds	r7, #12
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe0:	4770      	bx	lr
 8008fe2:	bf00      	nop
 8008fe4:	20000010 	.word	0x20000010
 8008fe8:	e000ed04 	.word	0xe000ed04

08008fec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008fec:	b480      	push	{r7}
 8008fee:	b083      	sub	sp, #12
 8008ff0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008ff2:	4b12      	ldr	r3, [pc, #72]	@ (800903c <vPortExitCritical+0x50>)
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d10b      	bne.n	8009012 <vPortExitCritical+0x26>
	__asm volatile
 8008ffa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ffe:	f383 8811 	msr	BASEPRI, r3
 8009002:	f3bf 8f6f 	isb	sy
 8009006:	f3bf 8f4f 	dsb	sy
 800900a:	607b      	str	r3, [r7, #4]
}
 800900c:	bf00      	nop
 800900e:	bf00      	nop
 8009010:	e7fd      	b.n	800900e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009012:	4b0a      	ldr	r3, [pc, #40]	@ (800903c <vPortExitCritical+0x50>)
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	3b01      	subs	r3, #1
 8009018:	4a08      	ldr	r2, [pc, #32]	@ (800903c <vPortExitCritical+0x50>)
 800901a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800901c:	4b07      	ldr	r3, [pc, #28]	@ (800903c <vPortExitCritical+0x50>)
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	2b00      	cmp	r3, #0
 8009022:	d105      	bne.n	8009030 <vPortExitCritical+0x44>
 8009024:	2300      	movs	r3, #0
 8009026:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800902e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009030:	bf00      	nop
 8009032:	370c      	adds	r7, #12
 8009034:	46bd      	mov	sp, r7
 8009036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903a:	4770      	bx	lr
 800903c:	20000010 	.word	0x20000010

08009040 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009040:	f3ef 8009 	mrs	r0, PSP
 8009044:	f3bf 8f6f 	isb	sy
 8009048:	4b15      	ldr	r3, [pc, #84]	@ (80090a0 <pxCurrentTCBConst>)
 800904a:	681a      	ldr	r2, [r3, #0]
 800904c:	f01e 0f10 	tst.w	lr, #16
 8009050:	bf08      	it	eq
 8009052:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009056:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800905a:	6010      	str	r0, [r2, #0]
 800905c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009060:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009064:	f380 8811 	msr	BASEPRI, r0
 8009068:	f3bf 8f4f 	dsb	sy
 800906c:	f3bf 8f6f 	isb	sy
 8009070:	f7ff fcb0 	bl	80089d4 <vTaskSwitchContext>
 8009074:	f04f 0000 	mov.w	r0, #0
 8009078:	f380 8811 	msr	BASEPRI, r0
 800907c:	bc09      	pop	{r0, r3}
 800907e:	6819      	ldr	r1, [r3, #0]
 8009080:	6808      	ldr	r0, [r1, #0]
 8009082:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009086:	f01e 0f10 	tst.w	lr, #16
 800908a:	bf08      	it	eq
 800908c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009090:	f380 8809 	msr	PSP, r0
 8009094:	f3bf 8f6f 	isb	sy
 8009098:	4770      	bx	lr
 800909a:	bf00      	nop
 800909c:	f3af 8000 	nop.w

080090a0 <pxCurrentTCBConst>:
 80090a0:	200007a4 	.word	0x200007a4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80090a4:	bf00      	nop
 80090a6:	bf00      	nop

080090a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b082      	sub	sp, #8
 80090ac:	af00      	add	r7, sp, #0
	__asm volatile
 80090ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090b2:	f383 8811 	msr	BASEPRI, r3
 80090b6:	f3bf 8f6f 	isb	sy
 80090ba:	f3bf 8f4f 	dsb	sy
 80090be:	607b      	str	r3, [r7, #4]
}
 80090c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80090c2:	f7ff fbcd 	bl	8008860 <xTaskIncrementTick>
 80090c6:	4603      	mov	r3, r0
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d003      	beq.n	80090d4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80090cc:	4b06      	ldr	r3, [pc, #24]	@ (80090e8 <SysTick_Handler+0x40>)
 80090ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090d2:	601a      	str	r2, [r3, #0]
 80090d4:	2300      	movs	r3, #0
 80090d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80090d8:	683b      	ldr	r3, [r7, #0]
 80090da:	f383 8811 	msr	BASEPRI, r3
}
 80090de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80090e0:	bf00      	nop
 80090e2:	3708      	adds	r7, #8
 80090e4:	46bd      	mov	sp, r7
 80090e6:	bd80      	pop	{r7, pc}
 80090e8:	e000ed04 	.word	0xe000ed04

080090ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80090ec:	b480      	push	{r7}
 80090ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80090f0:	4b0b      	ldr	r3, [pc, #44]	@ (8009120 <vPortSetupTimerInterrupt+0x34>)
 80090f2:	2200      	movs	r2, #0
 80090f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80090f6:	4b0b      	ldr	r3, [pc, #44]	@ (8009124 <vPortSetupTimerInterrupt+0x38>)
 80090f8:	2200      	movs	r2, #0
 80090fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80090fc:	4b0a      	ldr	r3, [pc, #40]	@ (8009128 <vPortSetupTimerInterrupt+0x3c>)
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	4a0a      	ldr	r2, [pc, #40]	@ (800912c <vPortSetupTimerInterrupt+0x40>)
 8009102:	fba2 2303 	umull	r2, r3, r2, r3
 8009106:	099b      	lsrs	r3, r3, #6
 8009108:	4a09      	ldr	r2, [pc, #36]	@ (8009130 <vPortSetupTimerInterrupt+0x44>)
 800910a:	3b01      	subs	r3, #1
 800910c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800910e:	4b04      	ldr	r3, [pc, #16]	@ (8009120 <vPortSetupTimerInterrupt+0x34>)
 8009110:	2207      	movs	r2, #7
 8009112:	601a      	str	r2, [r3, #0]
}
 8009114:	bf00      	nop
 8009116:	46bd      	mov	sp, r7
 8009118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800911c:	4770      	bx	lr
 800911e:	bf00      	nop
 8009120:	e000e010 	.word	0xe000e010
 8009124:	e000e018 	.word	0xe000e018
 8009128:	20000004 	.word	0x20000004
 800912c:	10624dd3 	.word	0x10624dd3
 8009130:	e000e014 	.word	0xe000e014

08009134 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009134:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009144 <vPortEnableVFP+0x10>
 8009138:	6801      	ldr	r1, [r0, #0]
 800913a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800913e:	6001      	str	r1, [r0, #0]
 8009140:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009142:	bf00      	nop
 8009144:	e000ed88 	.word	0xe000ed88

08009148 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009148:	b580      	push	{r7, lr}
 800914a:	b08a      	sub	sp, #40	@ 0x28
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009150:	2300      	movs	r3, #0
 8009152:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009154:	f7ff fad8 	bl	8008708 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009158:	4b5c      	ldr	r3, [pc, #368]	@ (80092cc <pvPortMalloc+0x184>)
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	2b00      	cmp	r3, #0
 800915e:	d101      	bne.n	8009164 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009160:	f000 f924 	bl	80093ac <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009164:	4b5a      	ldr	r3, [pc, #360]	@ (80092d0 <pvPortMalloc+0x188>)
 8009166:	681a      	ldr	r2, [r3, #0]
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	4013      	ands	r3, r2
 800916c:	2b00      	cmp	r3, #0
 800916e:	f040 8095 	bne.w	800929c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	2b00      	cmp	r3, #0
 8009176:	d01e      	beq.n	80091b6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009178:	2208      	movs	r2, #8
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	4413      	add	r3, r2
 800917e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	f003 0307 	and.w	r3, r3, #7
 8009186:	2b00      	cmp	r3, #0
 8009188:	d015      	beq.n	80091b6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	f023 0307 	bic.w	r3, r3, #7
 8009190:	3308      	adds	r3, #8
 8009192:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	f003 0307 	and.w	r3, r3, #7
 800919a:	2b00      	cmp	r3, #0
 800919c:	d00b      	beq.n	80091b6 <pvPortMalloc+0x6e>
	__asm volatile
 800919e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091a2:	f383 8811 	msr	BASEPRI, r3
 80091a6:	f3bf 8f6f 	isb	sy
 80091aa:	f3bf 8f4f 	dsb	sy
 80091ae:	617b      	str	r3, [r7, #20]
}
 80091b0:	bf00      	nop
 80091b2:	bf00      	nop
 80091b4:	e7fd      	b.n	80091b2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d06f      	beq.n	800929c <pvPortMalloc+0x154>
 80091bc:	4b45      	ldr	r3, [pc, #276]	@ (80092d4 <pvPortMalloc+0x18c>)
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	687a      	ldr	r2, [r7, #4]
 80091c2:	429a      	cmp	r2, r3
 80091c4:	d86a      	bhi.n	800929c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80091c6:	4b44      	ldr	r3, [pc, #272]	@ (80092d8 <pvPortMalloc+0x190>)
 80091c8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80091ca:	4b43      	ldr	r3, [pc, #268]	@ (80092d8 <pvPortMalloc+0x190>)
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80091d0:	e004      	b.n	80091dc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80091d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091d4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80091d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80091dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091de:	685b      	ldr	r3, [r3, #4]
 80091e0:	687a      	ldr	r2, [r7, #4]
 80091e2:	429a      	cmp	r2, r3
 80091e4:	d903      	bls.n	80091ee <pvPortMalloc+0xa6>
 80091e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d1f1      	bne.n	80091d2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80091ee:	4b37      	ldr	r3, [pc, #220]	@ (80092cc <pvPortMalloc+0x184>)
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80091f4:	429a      	cmp	r2, r3
 80091f6:	d051      	beq.n	800929c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80091f8:	6a3b      	ldr	r3, [r7, #32]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	2208      	movs	r2, #8
 80091fe:	4413      	add	r3, r2
 8009200:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009204:	681a      	ldr	r2, [r3, #0]
 8009206:	6a3b      	ldr	r3, [r7, #32]
 8009208:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800920a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800920c:	685a      	ldr	r2, [r3, #4]
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	1ad2      	subs	r2, r2, r3
 8009212:	2308      	movs	r3, #8
 8009214:	005b      	lsls	r3, r3, #1
 8009216:	429a      	cmp	r2, r3
 8009218:	d920      	bls.n	800925c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800921a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	4413      	add	r3, r2
 8009220:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009222:	69bb      	ldr	r3, [r7, #24]
 8009224:	f003 0307 	and.w	r3, r3, #7
 8009228:	2b00      	cmp	r3, #0
 800922a:	d00b      	beq.n	8009244 <pvPortMalloc+0xfc>
	__asm volatile
 800922c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009230:	f383 8811 	msr	BASEPRI, r3
 8009234:	f3bf 8f6f 	isb	sy
 8009238:	f3bf 8f4f 	dsb	sy
 800923c:	613b      	str	r3, [r7, #16]
}
 800923e:	bf00      	nop
 8009240:	bf00      	nop
 8009242:	e7fd      	b.n	8009240 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009246:	685a      	ldr	r2, [r3, #4]
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	1ad2      	subs	r2, r2, r3
 800924c:	69bb      	ldr	r3, [r7, #24]
 800924e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009252:	687a      	ldr	r2, [r7, #4]
 8009254:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009256:	69b8      	ldr	r0, [r7, #24]
 8009258:	f000 f90a 	bl	8009470 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800925c:	4b1d      	ldr	r3, [pc, #116]	@ (80092d4 <pvPortMalloc+0x18c>)
 800925e:	681a      	ldr	r2, [r3, #0]
 8009260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009262:	685b      	ldr	r3, [r3, #4]
 8009264:	1ad3      	subs	r3, r2, r3
 8009266:	4a1b      	ldr	r2, [pc, #108]	@ (80092d4 <pvPortMalloc+0x18c>)
 8009268:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800926a:	4b1a      	ldr	r3, [pc, #104]	@ (80092d4 <pvPortMalloc+0x18c>)
 800926c:	681a      	ldr	r2, [r3, #0]
 800926e:	4b1b      	ldr	r3, [pc, #108]	@ (80092dc <pvPortMalloc+0x194>)
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	429a      	cmp	r2, r3
 8009274:	d203      	bcs.n	800927e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009276:	4b17      	ldr	r3, [pc, #92]	@ (80092d4 <pvPortMalloc+0x18c>)
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	4a18      	ldr	r2, [pc, #96]	@ (80092dc <pvPortMalloc+0x194>)
 800927c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800927e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009280:	685a      	ldr	r2, [r3, #4]
 8009282:	4b13      	ldr	r3, [pc, #76]	@ (80092d0 <pvPortMalloc+0x188>)
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	431a      	orrs	r2, r3
 8009288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800928a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800928c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800928e:	2200      	movs	r2, #0
 8009290:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009292:	4b13      	ldr	r3, [pc, #76]	@ (80092e0 <pvPortMalloc+0x198>)
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	3301      	adds	r3, #1
 8009298:	4a11      	ldr	r2, [pc, #68]	@ (80092e0 <pvPortMalloc+0x198>)
 800929a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800929c:	f7ff fa42 	bl	8008724 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80092a0:	69fb      	ldr	r3, [r7, #28]
 80092a2:	f003 0307 	and.w	r3, r3, #7
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d00b      	beq.n	80092c2 <pvPortMalloc+0x17a>
	__asm volatile
 80092aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092ae:	f383 8811 	msr	BASEPRI, r3
 80092b2:	f3bf 8f6f 	isb	sy
 80092b6:	f3bf 8f4f 	dsb	sy
 80092ba:	60fb      	str	r3, [r7, #12]
}
 80092bc:	bf00      	nop
 80092be:	bf00      	nop
 80092c0:	e7fd      	b.n	80092be <pvPortMalloc+0x176>
	return pvReturn;
 80092c2:	69fb      	ldr	r3, [r7, #28]
}
 80092c4:	4618      	mov	r0, r3
 80092c6:	3728      	adds	r7, #40	@ 0x28
 80092c8:	46bd      	mov	sp, r7
 80092ca:	bd80      	pop	{r7, pc}
 80092cc:	20001498 	.word	0x20001498
 80092d0:	200014ac 	.word	0x200014ac
 80092d4:	2000149c 	.word	0x2000149c
 80092d8:	20001490 	.word	0x20001490
 80092dc:	200014a0 	.word	0x200014a0
 80092e0:	200014a4 	.word	0x200014a4

080092e4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b086      	sub	sp, #24
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d04f      	beq.n	8009396 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80092f6:	2308      	movs	r3, #8
 80092f8:	425b      	negs	r3, r3
 80092fa:	697a      	ldr	r2, [r7, #20]
 80092fc:	4413      	add	r3, r2
 80092fe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009300:	697b      	ldr	r3, [r7, #20]
 8009302:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009304:	693b      	ldr	r3, [r7, #16]
 8009306:	685a      	ldr	r2, [r3, #4]
 8009308:	4b25      	ldr	r3, [pc, #148]	@ (80093a0 <vPortFree+0xbc>)
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	4013      	ands	r3, r2
 800930e:	2b00      	cmp	r3, #0
 8009310:	d10b      	bne.n	800932a <vPortFree+0x46>
	__asm volatile
 8009312:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009316:	f383 8811 	msr	BASEPRI, r3
 800931a:	f3bf 8f6f 	isb	sy
 800931e:	f3bf 8f4f 	dsb	sy
 8009322:	60fb      	str	r3, [r7, #12]
}
 8009324:	bf00      	nop
 8009326:	bf00      	nop
 8009328:	e7fd      	b.n	8009326 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800932a:	693b      	ldr	r3, [r7, #16]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	2b00      	cmp	r3, #0
 8009330:	d00b      	beq.n	800934a <vPortFree+0x66>
	__asm volatile
 8009332:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009336:	f383 8811 	msr	BASEPRI, r3
 800933a:	f3bf 8f6f 	isb	sy
 800933e:	f3bf 8f4f 	dsb	sy
 8009342:	60bb      	str	r3, [r7, #8]
}
 8009344:	bf00      	nop
 8009346:	bf00      	nop
 8009348:	e7fd      	b.n	8009346 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800934a:	693b      	ldr	r3, [r7, #16]
 800934c:	685a      	ldr	r2, [r3, #4]
 800934e:	4b14      	ldr	r3, [pc, #80]	@ (80093a0 <vPortFree+0xbc>)
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	4013      	ands	r3, r2
 8009354:	2b00      	cmp	r3, #0
 8009356:	d01e      	beq.n	8009396 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009358:	693b      	ldr	r3, [r7, #16]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d11a      	bne.n	8009396 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009360:	693b      	ldr	r3, [r7, #16]
 8009362:	685a      	ldr	r2, [r3, #4]
 8009364:	4b0e      	ldr	r3, [pc, #56]	@ (80093a0 <vPortFree+0xbc>)
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	43db      	mvns	r3, r3
 800936a:	401a      	ands	r2, r3
 800936c:	693b      	ldr	r3, [r7, #16]
 800936e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009370:	f7ff f9ca 	bl	8008708 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009374:	693b      	ldr	r3, [r7, #16]
 8009376:	685a      	ldr	r2, [r3, #4]
 8009378:	4b0a      	ldr	r3, [pc, #40]	@ (80093a4 <vPortFree+0xc0>)
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	4413      	add	r3, r2
 800937e:	4a09      	ldr	r2, [pc, #36]	@ (80093a4 <vPortFree+0xc0>)
 8009380:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009382:	6938      	ldr	r0, [r7, #16]
 8009384:	f000 f874 	bl	8009470 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009388:	4b07      	ldr	r3, [pc, #28]	@ (80093a8 <vPortFree+0xc4>)
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	3301      	adds	r3, #1
 800938e:	4a06      	ldr	r2, [pc, #24]	@ (80093a8 <vPortFree+0xc4>)
 8009390:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009392:	f7ff f9c7 	bl	8008724 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009396:	bf00      	nop
 8009398:	3718      	adds	r7, #24
 800939a:	46bd      	mov	sp, r7
 800939c:	bd80      	pop	{r7, pc}
 800939e:	bf00      	nop
 80093a0:	200014ac 	.word	0x200014ac
 80093a4:	2000149c 	.word	0x2000149c
 80093a8:	200014a8 	.word	0x200014a8

080093ac <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80093ac:	b480      	push	{r7}
 80093ae:	b085      	sub	sp, #20
 80093b0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80093b2:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80093b6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80093b8:	4b27      	ldr	r3, [pc, #156]	@ (8009458 <prvHeapInit+0xac>)
 80093ba:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	f003 0307 	and.w	r3, r3, #7
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d00c      	beq.n	80093e0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	3307      	adds	r3, #7
 80093ca:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	f023 0307 	bic.w	r3, r3, #7
 80093d2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80093d4:	68ba      	ldr	r2, [r7, #8]
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	1ad3      	subs	r3, r2, r3
 80093da:	4a1f      	ldr	r2, [pc, #124]	@ (8009458 <prvHeapInit+0xac>)
 80093dc:	4413      	add	r3, r2
 80093de:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80093e4:	4a1d      	ldr	r2, [pc, #116]	@ (800945c <prvHeapInit+0xb0>)
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80093ea:	4b1c      	ldr	r3, [pc, #112]	@ (800945c <prvHeapInit+0xb0>)
 80093ec:	2200      	movs	r2, #0
 80093ee:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	68ba      	ldr	r2, [r7, #8]
 80093f4:	4413      	add	r3, r2
 80093f6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80093f8:	2208      	movs	r2, #8
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	1a9b      	subs	r3, r3, r2
 80093fe:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	f023 0307 	bic.w	r3, r3, #7
 8009406:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	4a15      	ldr	r2, [pc, #84]	@ (8009460 <prvHeapInit+0xb4>)
 800940c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800940e:	4b14      	ldr	r3, [pc, #80]	@ (8009460 <prvHeapInit+0xb4>)
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	2200      	movs	r2, #0
 8009414:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009416:	4b12      	ldr	r3, [pc, #72]	@ (8009460 <prvHeapInit+0xb4>)
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	2200      	movs	r2, #0
 800941c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	68fa      	ldr	r2, [r7, #12]
 8009426:	1ad2      	subs	r2, r2, r3
 8009428:	683b      	ldr	r3, [r7, #0]
 800942a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800942c:	4b0c      	ldr	r3, [pc, #48]	@ (8009460 <prvHeapInit+0xb4>)
 800942e:	681a      	ldr	r2, [r3, #0]
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009434:	683b      	ldr	r3, [r7, #0]
 8009436:	685b      	ldr	r3, [r3, #4]
 8009438:	4a0a      	ldr	r2, [pc, #40]	@ (8009464 <prvHeapInit+0xb8>)
 800943a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800943c:	683b      	ldr	r3, [r7, #0]
 800943e:	685b      	ldr	r3, [r3, #4]
 8009440:	4a09      	ldr	r2, [pc, #36]	@ (8009468 <prvHeapInit+0xbc>)
 8009442:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009444:	4b09      	ldr	r3, [pc, #36]	@ (800946c <prvHeapInit+0xc0>)
 8009446:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800944a:	601a      	str	r2, [r3, #0]
}
 800944c:	bf00      	nop
 800944e:	3714      	adds	r7, #20
 8009450:	46bd      	mov	sp, r7
 8009452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009456:	4770      	bx	lr
 8009458:	200008d8 	.word	0x200008d8
 800945c:	20001490 	.word	0x20001490
 8009460:	20001498 	.word	0x20001498
 8009464:	200014a0 	.word	0x200014a0
 8009468:	2000149c 	.word	0x2000149c
 800946c:	200014ac 	.word	0x200014ac

08009470 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009470:	b480      	push	{r7}
 8009472:	b085      	sub	sp, #20
 8009474:	af00      	add	r7, sp, #0
 8009476:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009478:	4b28      	ldr	r3, [pc, #160]	@ (800951c <prvInsertBlockIntoFreeList+0xac>)
 800947a:	60fb      	str	r3, [r7, #12]
 800947c:	e002      	b.n	8009484 <prvInsertBlockIntoFreeList+0x14>
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	60fb      	str	r3, [r7, #12]
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	687a      	ldr	r2, [r7, #4]
 800948a:	429a      	cmp	r2, r3
 800948c:	d8f7      	bhi.n	800947e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	685b      	ldr	r3, [r3, #4]
 8009496:	68ba      	ldr	r2, [r7, #8]
 8009498:	4413      	add	r3, r2
 800949a:	687a      	ldr	r2, [r7, #4]
 800949c:	429a      	cmp	r2, r3
 800949e:	d108      	bne.n	80094b2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	685a      	ldr	r2, [r3, #4]
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	685b      	ldr	r3, [r3, #4]
 80094a8:	441a      	add	r2, r3
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	685b      	ldr	r3, [r3, #4]
 80094ba:	68ba      	ldr	r2, [r7, #8]
 80094bc:	441a      	add	r2, r3
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	429a      	cmp	r2, r3
 80094c4:	d118      	bne.n	80094f8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	681a      	ldr	r2, [r3, #0]
 80094ca:	4b15      	ldr	r3, [pc, #84]	@ (8009520 <prvInsertBlockIntoFreeList+0xb0>)
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	429a      	cmp	r2, r3
 80094d0:	d00d      	beq.n	80094ee <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	685a      	ldr	r2, [r3, #4]
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	685b      	ldr	r3, [r3, #4]
 80094dc:	441a      	add	r2, r3
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	681a      	ldr	r2, [r3, #0]
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	601a      	str	r2, [r3, #0]
 80094ec:	e008      	b.n	8009500 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80094ee:	4b0c      	ldr	r3, [pc, #48]	@ (8009520 <prvInsertBlockIntoFreeList+0xb0>)
 80094f0:	681a      	ldr	r2, [r3, #0]
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	601a      	str	r2, [r3, #0]
 80094f6:	e003      	b.n	8009500 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	681a      	ldr	r2, [r3, #0]
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009500:	68fa      	ldr	r2, [r7, #12]
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	429a      	cmp	r2, r3
 8009506:	d002      	beq.n	800950e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	687a      	ldr	r2, [r7, #4]
 800950c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800950e:	bf00      	nop
 8009510:	3714      	adds	r7, #20
 8009512:	46bd      	mov	sp, r7
 8009514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009518:	4770      	bx	lr
 800951a:	bf00      	nop
 800951c:	20001490 	.word	0x20001490
 8009520:	20001498 	.word	0x20001498

08009524 <std>:
 8009524:	2300      	movs	r3, #0
 8009526:	b510      	push	{r4, lr}
 8009528:	4604      	mov	r4, r0
 800952a:	e9c0 3300 	strd	r3, r3, [r0]
 800952e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009532:	6083      	str	r3, [r0, #8]
 8009534:	8181      	strh	r1, [r0, #12]
 8009536:	6643      	str	r3, [r0, #100]	@ 0x64
 8009538:	81c2      	strh	r2, [r0, #14]
 800953a:	6183      	str	r3, [r0, #24]
 800953c:	4619      	mov	r1, r3
 800953e:	2208      	movs	r2, #8
 8009540:	305c      	adds	r0, #92	@ 0x5c
 8009542:	f000 f9f9 	bl	8009938 <memset>
 8009546:	4b0d      	ldr	r3, [pc, #52]	@ (800957c <std+0x58>)
 8009548:	6263      	str	r3, [r4, #36]	@ 0x24
 800954a:	4b0d      	ldr	r3, [pc, #52]	@ (8009580 <std+0x5c>)
 800954c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800954e:	4b0d      	ldr	r3, [pc, #52]	@ (8009584 <std+0x60>)
 8009550:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009552:	4b0d      	ldr	r3, [pc, #52]	@ (8009588 <std+0x64>)
 8009554:	6323      	str	r3, [r4, #48]	@ 0x30
 8009556:	4b0d      	ldr	r3, [pc, #52]	@ (800958c <std+0x68>)
 8009558:	6224      	str	r4, [r4, #32]
 800955a:	429c      	cmp	r4, r3
 800955c:	d006      	beq.n	800956c <std+0x48>
 800955e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009562:	4294      	cmp	r4, r2
 8009564:	d002      	beq.n	800956c <std+0x48>
 8009566:	33d0      	adds	r3, #208	@ 0xd0
 8009568:	429c      	cmp	r4, r3
 800956a:	d105      	bne.n	8009578 <std+0x54>
 800956c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009570:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009574:	f000 bab6 	b.w	8009ae4 <__retarget_lock_init_recursive>
 8009578:	bd10      	pop	{r4, pc}
 800957a:	bf00      	nop
 800957c:	08009789 	.word	0x08009789
 8009580:	080097ab 	.word	0x080097ab
 8009584:	080097e3 	.word	0x080097e3
 8009588:	08009807 	.word	0x08009807
 800958c:	200014b0 	.word	0x200014b0

08009590 <stdio_exit_handler>:
 8009590:	4a02      	ldr	r2, [pc, #8]	@ (800959c <stdio_exit_handler+0xc>)
 8009592:	4903      	ldr	r1, [pc, #12]	@ (80095a0 <stdio_exit_handler+0x10>)
 8009594:	4803      	ldr	r0, [pc, #12]	@ (80095a4 <stdio_exit_handler+0x14>)
 8009596:	f000 b869 	b.w	800966c <_fwalk_sglue>
 800959a:	bf00      	nop
 800959c:	20000014 	.word	0x20000014
 80095a0:	0800a381 	.word	0x0800a381
 80095a4:	20000024 	.word	0x20000024

080095a8 <cleanup_stdio>:
 80095a8:	6841      	ldr	r1, [r0, #4]
 80095aa:	4b0c      	ldr	r3, [pc, #48]	@ (80095dc <cleanup_stdio+0x34>)
 80095ac:	4299      	cmp	r1, r3
 80095ae:	b510      	push	{r4, lr}
 80095b0:	4604      	mov	r4, r0
 80095b2:	d001      	beq.n	80095b8 <cleanup_stdio+0x10>
 80095b4:	f000 fee4 	bl	800a380 <_fflush_r>
 80095b8:	68a1      	ldr	r1, [r4, #8]
 80095ba:	4b09      	ldr	r3, [pc, #36]	@ (80095e0 <cleanup_stdio+0x38>)
 80095bc:	4299      	cmp	r1, r3
 80095be:	d002      	beq.n	80095c6 <cleanup_stdio+0x1e>
 80095c0:	4620      	mov	r0, r4
 80095c2:	f000 fedd 	bl	800a380 <_fflush_r>
 80095c6:	68e1      	ldr	r1, [r4, #12]
 80095c8:	4b06      	ldr	r3, [pc, #24]	@ (80095e4 <cleanup_stdio+0x3c>)
 80095ca:	4299      	cmp	r1, r3
 80095cc:	d004      	beq.n	80095d8 <cleanup_stdio+0x30>
 80095ce:	4620      	mov	r0, r4
 80095d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80095d4:	f000 bed4 	b.w	800a380 <_fflush_r>
 80095d8:	bd10      	pop	{r4, pc}
 80095da:	bf00      	nop
 80095dc:	200014b0 	.word	0x200014b0
 80095e0:	20001518 	.word	0x20001518
 80095e4:	20001580 	.word	0x20001580

080095e8 <global_stdio_init.part.0>:
 80095e8:	b510      	push	{r4, lr}
 80095ea:	4b0b      	ldr	r3, [pc, #44]	@ (8009618 <global_stdio_init.part.0+0x30>)
 80095ec:	4c0b      	ldr	r4, [pc, #44]	@ (800961c <global_stdio_init.part.0+0x34>)
 80095ee:	4a0c      	ldr	r2, [pc, #48]	@ (8009620 <global_stdio_init.part.0+0x38>)
 80095f0:	601a      	str	r2, [r3, #0]
 80095f2:	4620      	mov	r0, r4
 80095f4:	2200      	movs	r2, #0
 80095f6:	2104      	movs	r1, #4
 80095f8:	f7ff ff94 	bl	8009524 <std>
 80095fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009600:	2201      	movs	r2, #1
 8009602:	2109      	movs	r1, #9
 8009604:	f7ff ff8e 	bl	8009524 <std>
 8009608:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800960c:	2202      	movs	r2, #2
 800960e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009612:	2112      	movs	r1, #18
 8009614:	f7ff bf86 	b.w	8009524 <std>
 8009618:	200015e8 	.word	0x200015e8
 800961c:	200014b0 	.word	0x200014b0
 8009620:	08009591 	.word	0x08009591

08009624 <__sfp_lock_acquire>:
 8009624:	4801      	ldr	r0, [pc, #4]	@ (800962c <__sfp_lock_acquire+0x8>)
 8009626:	f000 ba5e 	b.w	8009ae6 <__retarget_lock_acquire_recursive>
 800962a:	bf00      	nop
 800962c:	200015f1 	.word	0x200015f1

08009630 <__sfp_lock_release>:
 8009630:	4801      	ldr	r0, [pc, #4]	@ (8009638 <__sfp_lock_release+0x8>)
 8009632:	f000 ba59 	b.w	8009ae8 <__retarget_lock_release_recursive>
 8009636:	bf00      	nop
 8009638:	200015f1 	.word	0x200015f1

0800963c <__sinit>:
 800963c:	b510      	push	{r4, lr}
 800963e:	4604      	mov	r4, r0
 8009640:	f7ff fff0 	bl	8009624 <__sfp_lock_acquire>
 8009644:	6a23      	ldr	r3, [r4, #32]
 8009646:	b11b      	cbz	r3, 8009650 <__sinit+0x14>
 8009648:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800964c:	f7ff bff0 	b.w	8009630 <__sfp_lock_release>
 8009650:	4b04      	ldr	r3, [pc, #16]	@ (8009664 <__sinit+0x28>)
 8009652:	6223      	str	r3, [r4, #32]
 8009654:	4b04      	ldr	r3, [pc, #16]	@ (8009668 <__sinit+0x2c>)
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	2b00      	cmp	r3, #0
 800965a:	d1f5      	bne.n	8009648 <__sinit+0xc>
 800965c:	f7ff ffc4 	bl	80095e8 <global_stdio_init.part.0>
 8009660:	e7f2      	b.n	8009648 <__sinit+0xc>
 8009662:	bf00      	nop
 8009664:	080095a9 	.word	0x080095a9
 8009668:	200015e8 	.word	0x200015e8

0800966c <_fwalk_sglue>:
 800966c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009670:	4607      	mov	r7, r0
 8009672:	4688      	mov	r8, r1
 8009674:	4614      	mov	r4, r2
 8009676:	2600      	movs	r6, #0
 8009678:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800967c:	f1b9 0901 	subs.w	r9, r9, #1
 8009680:	d505      	bpl.n	800968e <_fwalk_sglue+0x22>
 8009682:	6824      	ldr	r4, [r4, #0]
 8009684:	2c00      	cmp	r4, #0
 8009686:	d1f7      	bne.n	8009678 <_fwalk_sglue+0xc>
 8009688:	4630      	mov	r0, r6
 800968a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800968e:	89ab      	ldrh	r3, [r5, #12]
 8009690:	2b01      	cmp	r3, #1
 8009692:	d907      	bls.n	80096a4 <_fwalk_sglue+0x38>
 8009694:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009698:	3301      	adds	r3, #1
 800969a:	d003      	beq.n	80096a4 <_fwalk_sglue+0x38>
 800969c:	4629      	mov	r1, r5
 800969e:	4638      	mov	r0, r7
 80096a0:	47c0      	blx	r8
 80096a2:	4306      	orrs	r6, r0
 80096a4:	3568      	adds	r5, #104	@ 0x68
 80096a6:	e7e9      	b.n	800967c <_fwalk_sglue+0x10>

080096a8 <iprintf>:
 80096a8:	b40f      	push	{r0, r1, r2, r3}
 80096aa:	b507      	push	{r0, r1, r2, lr}
 80096ac:	4906      	ldr	r1, [pc, #24]	@ (80096c8 <iprintf+0x20>)
 80096ae:	ab04      	add	r3, sp, #16
 80096b0:	6808      	ldr	r0, [r1, #0]
 80096b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80096b6:	6881      	ldr	r1, [r0, #8]
 80096b8:	9301      	str	r3, [sp, #4]
 80096ba:	f000 fb39 	bl	8009d30 <_vfiprintf_r>
 80096be:	b003      	add	sp, #12
 80096c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80096c4:	b004      	add	sp, #16
 80096c6:	4770      	bx	lr
 80096c8:	20000020 	.word	0x20000020

080096cc <_puts_r>:
 80096cc:	6a03      	ldr	r3, [r0, #32]
 80096ce:	b570      	push	{r4, r5, r6, lr}
 80096d0:	6884      	ldr	r4, [r0, #8]
 80096d2:	4605      	mov	r5, r0
 80096d4:	460e      	mov	r6, r1
 80096d6:	b90b      	cbnz	r3, 80096dc <_puts_r+0x10>
 80096d8:	f7ff ffb0 	bl	800963c <__sinit>
 80096dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80096de:	07db      	lsls	r3, r3, #31
 80096e0:	d405      	bmi.n	80096ee <_puts_r+0x22>
 80096e2:	89a3      	ldrh	r3, [r4, #12]
 80096e4:	0598      	lsls	r0, r3, #22
 80096e6:	d402      	bmi.n	80096ee <_puts_r+0x22>
 80096e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80096ea:	f000 f9fc 	bl	8009ae6 <__retarget_lock_acquire_recursive>
 80096ee:	89a3      	ldrh	r3, [r4, #12]
 80096f0:	0719      	lsls	r1, r3, #28
 80096f2:	d502      	bpl.n	80096fa <_puts_r+0x2e>
 80096f4:	6923      	ldr	r3, [r4, #16]
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d135      	bne.n	8009766 <_puts_r+0x9a>
 80096fa:	4621      	mov	r1, r4
 80096fc:	4628      	mov	r0, r5
 80096fe:	f000 f8c5 	bl	800988c <__swsetup_r>
 8009702:	b380      	cbz	r0, 8009766 <_puts_r+0x9a>
 8009704:	f04f 35ff 	mov.w	r5, #4294967295
 8009708:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800970a:	07da      	lsls	r2, r3, #31
 800970c:	d405      	bmi.n	800971a <_puts_r+0x4e>
 800970e:	89a3      	ldrh	r3, [r4, #12]
 8009710:	059b      	lsls	r3, r3, #22
 8009712:	d402      	bmi.n	800971a <_puts_r+0x4e>
 8009714:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009716:	f000 f9e7 	bl	8009ae8 <__retarget_lock_release_recursive>
 800971a:	4628      	mov	r0, r5
 800971c:	bd70      	pop	{r4, r5, r6, pc}
 800971e:	2b00      	cmp	r3, #0
 8009720:	da04      	bge.n	800972c <_puts_r+0x60>
 8009722:	69a2      	ldr	r2, [r4, #24]
 8009724:	429a      	cmp	r2, r3
 8009726:	dc17      	bgt.n	8009758 <_puts_r+0x8c>
 8009728:	290a      	cmp	r1, #10
 800972a:	d015      	beq.n	8009758 <_puts_r+0x8c>
 800972c:	6823      	ldr	r3, [r4, #0]
 800972e:	1c5a      	adds	r2, r3, #1
 8009730:	6022      	str	r2, [r4, #0]
 8009732:	7019      	strb	r1, [r3, #0]
 8009734:	68a3      	ldr	r3, [r4, #8]
 8009736:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800973a:	3b01      	subs	r3, #1
 800973c:	60a3      	str	r3, [r4, #8]
 800973e:	2900      	cmp	r1, #0
 8009740:	d1ed      	bne.n	800971e <_puts_r+0x52>
 8009742:	2b00      	cmp	r3, #0
 8009744:	da11      	bge.n	800976a <_puts_r+0x9e>
 8009746:	4622      	mov	r2, r4
 8009748:	210a      	movs	r1, #10
 800974a:	4628      	mov	r0, r5
 800974c:	f000 f85f 	bl	800980e <__swbuf_r>
 8009750:	3001      	adds	r0, #1
 8009752:	d0d7      	beq.n	8009704 <_puts_r+0x38>
 8009754:	250a      	movs	r5, #10
 8009756:	e7d7      	b.n	8009708 <_puts_r+0x3c>
 8009758:	4622      	mov	r2, r4
 800975a:	4628      	mov	r0, r5
 800975c:	f000 f857 	bl	800980e <__swbuf_r>
 8009760:	3001      	adds	r0, #1
 8009762:	d1e7      	bne.n	8009734 <_puts_r+0x68>
 8009764:	e7ce      	b.n	8009704 <_puts_r+0x38>
 8009766:	3e01      	subs	r6, #1
 8009768:	e7e4      	b.n	8009734 <_puts_r+0x68>
 800976a:	6823      	ldr	r3, [r4, #0]
 800976c:	1c5a      	adds	r2, r3, #1
 800976e:	6022      	str	r2, [r4, #0]
 8009770:	220a      	movs	r2, #10
 8009772:	701a      	strb	r2, [r3, #0]
 8009774:	e7ee      	b.n	8009754 <_puts_r+0x88>
	...

08009778 <puts>:
 8009778:	4b02      	ldr	r3, [pc, #8]	@ (8009784 <puts+0xc>)
 800977a:	4601      	mov	r1, r0
 800977c:	6818      	ldr	r0, [r3, #0]
 800977e:	f7ff bfa5 	b.w	80096cc <_puts_r>
 8009782:	bf00      	nop
 8009784:	20000020 	.word	0x20000020

08009788 <__sread>:
 8009788:	b510      	push	{r4, lr}
 800978a:	460c      	mov	r4, r1
 800978c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009790:	f000 f95a 	bl	8009a48 <_read_r>
 8009794:	2800      	cmp	r0, #0
 8009796:	bfab      	itete	ge
 8009798:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800979a:	89a3      	ldrhlt	r3, [r4, #12]
 800979c:	181b      	addge	r3, r3, r0
 800979e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80097a2:	bfac      	ite	ge
 80097a4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80097a6:	81a3      	strhlt	r3, [r4, #12]
 80097a8:	bd10      	pop	{r4, pc}

080097aa <__swrite>:
 80097aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097ae:	461f      	mov	r7, r3
 80097b0:	898b      	ldrh	r3, [r1, #12]
 80097b2:	05db      	lsls	r3, r3, #23
 80097b4:	4605      	mov	r5, r0
 80097b6:	460c      	mov	r4, r1
 80097b8:	4616      	mov	r6, r2
 80097ba:	d505      	bpl.n	80097c8 <__swrite+0x1e>
 80097bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097c0:	2302      	movs	r3, #2
 80097c2:	2200      	movs	r2, #0
 80097c4:	f000 f92e 	bl	8009a24 <_lseek_r>
 80097c8:	89a3      	ldrh	r3, [r4, #12]
 80097ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80097ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80097d2:	81a3      	strh	r3, [r4, #12]
 80097d4:	4632      	mov	r2, r6
 80097d6:	463b      	mov	r3, r7
 80097d8:	4628      	mov	r0, r5
 80097da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80097de:	f000 b945 	b.w	8009a6c <_write_r>

080097e2 <__sseek>:
 80097e2:	b510      	push	{r4, lr}
 80097e4:	460c      	mov	r4, r1
 80097e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097ea:	f000 f91b 	bl	8009a24 <_lseek_r>
 80097ee:	1c43      	adds	r3, r0, #1
 80097f0:	89a3      	ldrh	r3, [r4, #12]
 80097f2:	bf15      	itete	ne
 80097f4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80097f6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80097fa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80097fe:	81a3      	strheq	r3, [r4, #12]
 8009800:	bf18      	it	ne
 8009802:	81a3      	strhne	r3, [r4, #12]
 8009804:	bd10      	pop	{r4, pc}

08009806 <__sclose>:
 8009806:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800980a:	f000 b89d 	b.w	8009948 <_close_r>

0800980e <__swbuf_r>:
 800980e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009810:	460e      	mov	r6, r1
 8009812:	4614      	mov	r4, r2
 8009814:	4605      	mov	r5, r0
 8009816:	b118      	cbz	r0, 8009820 <__swbuf_r+0x12>
 8009818:	6a03      	ldr	r3, [r0, #32]
 800981a:	b90b      	cbnz	r3, 8009820 <__swbuf_r+0x12>
 800981c:	f7ff ff0e 	bl	800963c <__sinit>
 8009820:	69a3      	ldr	r3, [r4, #24]
 8009822:	60a3      	str	r3, [r4, #8]
 8009824:	89a3      	ldrh	r3, [r4, #12]
 8009826:	071a      	lsls	r2, r3, #28
 8009828:	d501      	bpl.n	800982e <__swbuf_r+0x20>
 800982a:	6923      	ldr	r3, [r4, #16]
 800982c:	b943      	cbnz	r3, 8009840 <__swbuf_r+0x32>
 800982e:	4621      	mov	r1, r4
 8009830:	4628      	mov	r0, r5
 8009832:	f000 f82b 	bl	800988c <__swsetup_r>
 8009836:	b118      	cbz	r0, 8009840 <__swbuf_r+0x32>
 8009838:	f04f 37ff 	mov.w	r7, #4294967295
 800983c:	4638      	mov	r0, r7
 800983e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009840:	6823      	ldr	r3, [r4, #0]
 8009842:	6922      	ldr	r2, [r4, #16]
 8009844:	1a98      	subs	r0, r3, r2
 8009846:	6963      	ldr	r3, [r4, #20]
 8009848:	b2f6      	uxtb	r6, r6
 800984a:	4283      	cmp	r3, r0
 800984c:	4637      	mov	r7, r6
 800984e:	dc05      	bgt.n	800985c <__swbuf_r+0x4e>
 8009850:	4621      	mov	r1, r4
 8009852:	4628      	mov	r0, r5
 8009854:	f000 fd94 	bl	800a380 <_fflush_r>
 8009858:	2800      	cmp	r0, #0
 800985a:	d1ed      	bne.n	8009838 <__swbuf_r+0x2a>
 800985c:	68a3      	ldr	r3, [r4, #8]
 800985e:	3b01      	subs	r3, #1
 8009860:	60a3      	str	r3, [r4, #8]
 8009862:	6823      	ldr	r3, [r4, #0]
 8009864:	1c5a      	adds	r2, r3, #1
 8009866:	6022      	str	r2, [r4, #0]
 8009868:	701e      	strb	r6, [r3, #0]
 800986a:	6962      	ldr	r2, [r4, #20]
 800986c:	1c43      	adds	r3, r0, #1
 800986e:	429a      	cmp	r2, r3
 8009870:	d004      	beq.n	800987c <__swbuf_r+0x6e>
 8009872:	89a3      	ldrh	r3, [r4, #12]
 8009874:	07db      	lsls	r3, r3, #31
 8009876:	d5e1      	bpl.n	800983c <__swbuf_r+0x2e>
 8009878:	2e0a      	cmp	r6, #10
 800987a:	d1df      	bne.n	800983c <__swbuf_r+0x2e>
 800987c:	4621      	mov	r1, r4
 800987e:	4628      	mov	r0, r5
 8009880:	f000 fd7e 	bl	800a380 <_fflush_r>
 8009884:	2800      	cmp	r0, #0
 8009886:	d0d9      	beq.n	800983c <__swbuf_r+0x2e>
 8009888:	e7d6      	b.n	8009838 <__swbuf_r+0x2a>
	...

0800988c <__swsetup_r>:
 800988c:	b538      	push	{r3, r4, r5, lr}
 800988e:	4b29      	ldr	r3, [pc, #164]	@ (8009934 <__swsetup_r+0xa8>)
 8009890:	4605      	mov	r5, r0
 8009892:	6818      	ldr	r0, [r3, #0]
 8009894:	460c      	mov	r4, r1
 8009896:	b118      	cbz	r0, 80098a0 <__swsetup_r+0x14>
 8009898:	6a03      	ldr	r3, [r0, #32]
 800989a:	b90b      	cbnz	r3, 80098a0 <__swsetup_r+0x14>
 800989c:	f7ff fece 	bl	800963c <__sinit>
 80098a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098a4:	0719      	lsls	r1, r3, #28
 80098a6:	d422      	bmi.n	80098ee <__swsetup_r+0x62>
 80098a8:	06da      	lsls	r2, r3, #27
 80098aa:	d407      	bmi.n	80098bc <__swsetup_r+0x30>
 80098ac:	2209      	movs	r2, #9
 80098ae:	602a      	str	r2, [r5, #0]
 80098b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80098b4:	81a3      	strh	r3, [r4, #12]
 80098b6:	f04f 30ff 	mov.w	r0, #4294967295
 80098ba:	e033      	b.n	8009924 <__swsetup_r+0x98>
 80098bc:	0758      	lsls	r0, r3, #29
 80098be:	d512      	bpl.n	80098e6 <__swsetup_r+0x5a>
 80098c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80098c2:	b141      	cbz	r1, 80098d6 <__swsetup_r+0x4a>
 80098c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80098c8:	4299      	cmp	r1, r3
 80098ca:	d002      	beq.n	80098d2 <__swsetup_r+0x46>
 80098cc:	4628      	mov	r0, r5
 80098ce:	f000 f90d 	bl	8009aec <_free_r>
 80098d2:	2300      	movs	r3, #0
 80098d4:	6363      	str	r3, [r4, #52]	@ 0x34
 80098d6:	89a3      	ldrh	r3, [r4, #12]
 80098d8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80098dc:	81a3      	strh	r3, [r4, #12]
 80098de:	2300      	movs	r3, #0
 80098e0:	6063      	str	r3, [r4, #4]
 80098e2:	6923      	ldr	r3, [r4, #16]
 80098e4:	6023      	str	r3, [r4, #0]
 80098e6:	89a3      	ldrh	r3, [r4, #12]
 80098e8:	f043 0308 	orr.w	r3, r3, #8
 80098ec:	81a3      	strh	r3, [r4, #12]
 80098ee:	6923      	ldr	r3, [r4, #16]
 80098f0:	b94b      	cbnz	r3, 8009906 <__swsetup_r+0x7a>
 80098f2:	89a3      	ldrh	r3, [r4, #12]
 80098f4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80098f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80098fc:	d003      	beq.n	8009906 <__swsetup_r+0x7a>
 80098fe:	4621      	mov	r1, r4
 8009900:	4628      	mov	r0, r5
 8009902:	f000 fd8b 	bl	800a41c <__smakebuf_r>
 8009906:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800990a:	f013 0201 	ands.w	r2, r3, #1
 800990e:	d00a      	beq.n	8009926 <__swsetup_r+0x9a>
 8009910:	2200      	movs	r2, #0
 8009912:	60a2      	str	r2, [r4, #8]
 8009914:	6962      	ldr	r2, [r4, #20]
 8009916:	4252      	negs	r2, r2
 8009918:	61a2      	str	r2, [r4, #24]
 800991a:	6922      	ldr	r2, [r4, #16]
 800991c:	b942      	cbnz	r2, 8009930 <__swsetup_r+0xa4>
 800991e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009922:	d1c5      	bne.n	80098b0 <__swsetup_r+0x24>
 8009924:	bd38      	pop	{r3, r4, r5, pc}
 8009926:	0799      	lsls	r1, r3, #30
 8009928:	bf58      	it	pl
 800992a:	6962      	ldrpl	r2, [r4, #20]
 800992c:	60a2      	str	r2, [r4, #8]
 800992e:	e7f4      	b.n	800991a <__swsetup_r+0x8e>
 8009930:	2000      	movs	r0, #0
 8009932:	e7f7      	b.n	8009924 <__swsetup_r+0x98>
 8009934:	20000020 	.word	0x20000020

08009938 <memset>:
 8009938:	4402      	add	r2, r0
 800993a:	4603      	mov	r3, r0
 800993c:	4293      	cmp	r3, r2
 800993e:	d100      	bne.n	8009942 <memset+0xa>
 8009940:	4770      	bx	lr
 8009942:	f803 1b01 	strb.w	r1, [r3], #1
 8009946:	e7f9      	b.n	800993c <memset+0x4>

08009948 <_close_r>:
 8009948:	b538      	push	{r3, r4, r5, lr}
 800994a:	4d06      	ldr	r5, [pc, #24]	@ (8009964 <_close_r+0x1c>)
 800994c:	2300      	movs	r3, #0
 800994e:	4604      	mov	r4, r0
 8009950:	4608      	mov	r0, r1
 8009952:	602b      	str	r3, [r5, #0]
 8009954:	f7f7 fe1b 	bl	800158e <_close>
 8009958:	1c43      	adds	r3, r0, #1
 800995a:	d102      	bne.n	8009962 <_close_r+0x1a>
 800995c:	682b      	ldr	r3, [r5, #0]
 800995e:	b103      	cbz	r3, 8009962 <_close_r+0x1a>
 8009960:	6023      	str	r3, [r4, #0]
 8009962:	bd38      	pop	{r3, r4, r5, pc}
 8009964:	200015ec 	.word	0x200015ec

08009968 <_reclaim_reent>:
 8009968:	4b2d      	ldr	r3, [pc, #180]	@ (8009a20 <_reclaim_reent+0xb8>)
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	4283      	cmp	r3, r0
 800996e:	b570      	push	{r4, r5, r6, lr}
 8009970:	4604      	mov	r4, r0
 8009972:	d053      	beq.n	8009a1c <_reclaim_reent+0xb4>
 8009974:	69c3      	ldr	r3, [r0, #28]
 8009976:	b31b      	cbz	r3, 80099c0 <_reclaim_reent+0x58>
 8009978:	68db      	ldr	r3, [r3, #12]
 800997a:	b163      	cbz	r3, 8009996 <_reclaim_reent+0x2e>
 800997c:	2500      	movs	r5, #0
 800997e:	69e3      	ldr	r3, [r4, #28]
 8009980:	68db      	ldr	r3, [r3, #12]
 8009982:	5959      	ldr	r1, [r3, r5]
 8009984:	b9b1      	cbnz	r1, 80099b4 <_reclaim_reent+0x4c>
 8009986:	3504      	adds	r5, #4
 8009988:	2d80      	cmp	r5, #128	@ 0x80
 800998a:	d1f8      	bne.n	800997e <_reclaim_reent+0x16>
 800998c:	69e3      	ldr	r3, [r4, #28]
 800998e:	4620      	mov	r0, r4
 8009990:	68d9      	ldr	r1, [r3, #12]
 8009992:	f000 f8ab 	bl	8009aec <_free_r>
 8009996:	69e3      	ldr	r3, [r4, #28]
 8009998:	6819      	ldr	r1, [r3, #0]
 800999a:	b111      	cbz	r1, 80099a2 <_reclaim_reent+0x3a>
 800999c:	4620      	mov	r0, r4
 800999e:	f000 f8a5 	bl	8009aec <_free_r>
 80099a2:	69e3      	ldr	r3, [r4, #28]
 80099a4:	689d      	ldr	r5, [r3, #8]
 80099a6:	b15d      	cbz	r5, 80099c0 <_reclaim_reent+0x58>
 80099a8:	4629      	mov	r1, r5
 80099aa:	4620      	mov	r0, r4
 80099ac:	682d      	ldr	r5, [r5, #0]
 80099ae:	f000 f89d 	bl	8009aec <_free_r>
 80099b2:	e7f8      	b.n	80099a6 <_reclaim_reent+0x3e>
 80099b4:	680e      	ldr	r6, [r1, #0]
 80099b6:	4620      	mov	r0, r4
 80099b8:	f000 f898 	bl	8009aec <_free_r>
 80099bc:	4631      	mov	r1, r6
 80099be:	e7e1      	b.n	8009984 <_reclaim_reent+0x1c>
 80099c0:	6961      	ldr	r1, [r4, #20]
 80099c2:	b111      	cbz	r1, 80099ca <_reclaim_reent+0x62>
 80099c4:	4620      	mov	r0, r4
 80099c6:	f000 f891 	bl	8009aec <_free_r>
 80099ca:	69e1      	ldr	r1, [r4, #28]
 80099cc:	b111      	cbz	r1, 80099d4 <_reclaim_reent+0x6c>
 80099ce:	4620      	mov	r0, r4
 80099d0:	f000 f88c 	bl	8009aec <_free_r>
 80099d4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80099d6:	b111      	cbz	r1, 80099de <_reclaim_reent+0x76>
 80099d8:	4620      	mov	r0, r4
 80099da:	f000 f887 	bl	8009aec <_free_r>
 80099de:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80099e0:	b111      	cbz	r1, 80099e8 <_reclaim_reent+0x80>
 80099e2:	4620      	mov	r0, r4
 80099e4:	f000 f882 	bl	8009aec <_free_r>
 80099e8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80099ea:	b111      	cbz	r1, 80099f2 <_reclaim_reent+0x8a>
 80099ec:	4620      	mov	r0, r4
 80099ee:	f000 f87d 	bl	8009aec <_free_r>
 80099f2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80099f4:	b111      	cbz	r1, 80099fc <_reclaim_reent+0x94>
 80099f6:	4620      	mov	r0, r4
 80099f8:	f000 f878 	bl	8009aec <_free_r>
 80099fc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80099fe:	b111      	cbz	r1, 8009a06 <_reclaim_reent+0x9e>
 8009a00:	4620      	mov	r0, r4
 8009a02:	f000 f873 	bl	8009aec <_free_r>
 8009a06:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009a08:	b111      	cbz	r1, 8009a10 <_reclaim_reent+0xa8>
 8009a0a:	4620      	mov	r0, r4
 8009a0c:	f000 f86e 	bl	8009aec <_free_r>
 8009a10:	6a23      	ldr	r3, [r4, #32]
 8009a12:	b11b      	cbz	r3, 8009a1c <_reclaim_reent+0xb4>
 8009a14:	4620      	mov	r0, r4
 8009a16:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009a1a:	4718      	bx	r3
 8009a1c:	bd70      	pop	{r4, r5, r6, pc}
 8009a1e:	bf00      	nop
 8009a20:	20000020 	.word	0x20000020

08009a24 <_lseek_r>:
 8009a24:	b538      	push	{r3, r4, r5, lr}
 8009a26:	4d07      	ldr	r5, [pc, #28]	@ (8009a44 <_lseek_r+0x20>)
 8009a28:	4604      	mov	r4, r0
 8009a2a:	4608      	mov	r0, r1
 8009a2c:	4611      	mov	r1, r2
 8009a2e:	2200      	movs	r2, #0
 8009a30:	602a      	str	r2, [r5, #0]
 8009a32:	461a      	mov	r2, r3
 8009a34:	f7f7 fdd2 	bl	80015dc <_lseek>
 8009a38:	1c43      	adds	r3, r0, #1
 8009a3a:	d102      	bne.n	8009a42 <_lseek_r+0x1e>
 8009a3c:	682b      	ldr	r3, [r5, #0]
 8009a3e:	b103      	cbz	r3, 8009a42 <_lseek_r+0x1e>
 8009a40:	6023      	str	r3, [r4, #0]
 8009a42:	bd38      	pop	{r3, r4, r5, pc}
 8009a44:	200015ec 	.word	0x200015ec

08009a48 <_read_r>:
 8009a48:	b538      	push	{r3, r4, r5, lr}
 8009a4a:	4d07      	ldr	r5, [pc, #28]	@ (8009a68 <_read_r+0x20>)
 8009a4c:	4604      	mov	r4, r0
 8009a4e:	4608      	mov	r0, r1
 8009a50:	4611      	mov	r1, r2
 8009a52:	2200      	movs	r2, #0
 8009a54:	602a      	str	r2, [r5, #0]
 8009a56:	461a      	mov	r2, r3
 8009a58:	f7f7 fd60 	bl	800151c <_read>
 8009a5c:	1c43      	adds	r3, r0, #1
 8009a5e:	d102      	bne.n	8009a66 <_read_r+0x1e>
 8009a60:	682b      	ldr	r3, [r5, #0]
 8009a62:	b103      	cbz	r3, 8009a66 <_read_r+0x1e>
 8009a64:	6023      	str	r3, [r4, #0]
 8009a66:	bd38      	pop	{r3, r4, r5, pc}
 8009a68:	200015ec 	.word	0x200015ec

08009a6c <_write_r>:
 8009a6c:	b538      	push	{r3, r4, r5, lr}
 8009a6e:	4d07      	ldr	r5, [pc, #28]	@ (8009a8c <_write_r+0x20>)
 8009a70:	4604      	mov	r4, r0
 8009a72:	4608      	mov	r0, r1
 8009a74:	4611      	mov	r1, r2
 8009a76:	2200      	movs	r2, #0
 8009a78:	602a      	str	r2, [r5, #0]
 8009a7a:	461a      	mov	r2, r3
 8009a7c:	f7f7 fd6b 	bl	8001556 <_write>
 8009a80:	1c43      	adds	r3, r0, #1
 8009a82:	d102      	bne.n	8009a8a <_write_r+0x1e>
 8009a84:	682b      	ldr	r3, [r5, #0]
 8009a86:	b103      	cbz	r3, 8009a8a <_write_r+0x1e>
 8009a88:	6023      	str	r3, [r4, #0]
 8009a8a:	bd38      	pop	{r3, r4, r5, pc}
 8009a8c:	200015ec 	.word	0x200015ec

08009a90 <__errno>:
 8009a90:	4b01      	ldr	r3, [pc, #4]	@ (8009a98 <__errno+0x8>)
 8009a92:	6818      	ldr	r0, [r3, #0]
 8009a94:	4770      	bx	lr
 8009a96:	bf00      	nop
 8009a98:	20000020 	.word	0x20000020

08009a9c <__libc_init_array>:
 8009a9c:	b570      	push	{r4, r5, r6, lr}
 8009a9e:	4d0d      	ldr	r5, [pc, #52]	@ (8009ad4 <__libc_init_array+0x38>)
 8009aa0:	4c0d      	ldr	r4, [pc, #52]	@ (8009ad8 <__libc_init_array+0x3c>)
 8009aa2:	1b64      	subs	r4, r4, r5
 8009aa4:	10a4      	asrs	r4, r4, #2
 8009aa6:	2600      	movs	r6, #0
 8009aa8:	42a6      	cmp	r6, r4
 8009aaa:	d109      	bne.n	8009ac0 <__libc_init_array+0x24>
 8009aac:	4d0b      	ldr	r5, [pc, #44]	@ (8009adc <__libc_init_array+0x40>)
 8009aae:	4c0c      	ldr	r4, [pc, #48]	@ (8009ae0 <__libc_init_array+0x44>)
 8009ab0:	f000 fd22 	bl	800a4f8 <_init>
 8009ab4:	1b64      	subs	r4, r4, r5
 8009ab6:	10a4      	asrs	r4, r4, #2
 8009ab8:	2600      	movs	r6, #0
 8009aba:	42a6      	cmp	r6, r4
 8009abc:	d105      	bne.n	8009aca <__libc_init_array+0x2e>
 8009abe:	bd70      	pop	{r4, r5, r6, pc}
 8009ac0:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ac4:	4798      	blx	r3
 8009ac6:	3601      	adds	r6, #1
 8009ac8:	e7ee      	b.n	8009aa8 <__libc_init_array+0xc>
 8009aca:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ace:	4798      	blx	r3
 8009ad0:	3601      	adds	r6, #1
 8009ad2:	e7f2      	b.n	8009aba <__libc_init_array+0x1e>
 8009ad4:	0800a960 	.word	0x0800a960
 8009ad8:	0800a960 	.word	0x0800a960
 8009adc:	0800a960 	.word	0x0800a960
 8009ae0:	0800a964 	.word	0x0800a964

08009ae4 <__retarget_lock_init_recursive>:
 8009ae4:	4770      	bx	lr

08009ae6 <__retarget_lock_acquire_recursive>:
 8009ae6:	4770      	bx	lr

08009ae8 <__retarget_lock_release_recursive>:
 8009ae8:	4770      	bx	lr
	...

08009aec <_free_r>:
 8009aec:	b538      	push	{r3, r4, r5, lr}
 8009aee:	4605      	mov	r5, r0
 8009af0:	2900      	cmp	r1, #0
 8009af2:	d041      	beq.n	8009b78 <_free_r+0x8c>
 8009af4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009af8:	1f0c      	subs	r4, r1, #4
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	bfb8      	it	lt
 8009afe:	18e4      	addlt	r4, r4, r3
 8009b00:	f000 f8e0 	bl	8009cc4 <__malloc_lock>
 8009b04:	4a1d      	ldr	r2, [pc, #116]	@ (8009b7c <_free_r+0x90>)
 8009b06:	6813      	ldr	r3, [r2, #0]
 8009b08:	b933      	cbnz	r3, 8009b18 <_free_r+0x2c>
 8009b0a:	6063      	str	r3, [r4, #4]
 8009b0c:	6014      	str	r4, [r2, #0]
 8009b0e:	4628      	mov	r0, r5
 8009b10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b14:	f000 b8dc 	b.w	8009cd0 <__malloc_unlock>
 8009b18:	42a3      	cmp	r3, r4
 8009b1a:	d908      	bls.n	8009b2e <_free_r+0x42>
 8009b1c:	6820      	ldr	r0, [r4, #0]
 8009b1e:	1821      	adds	r1, r4, r0
 8009b20:	428b      	cmp	r3, r1
 8009b22:	bf01      	itttt	eq
 8009b24:	6819      	ldreq	r1, [r3, #0]
 8009b26:	685b      	ldreq	r3, [r3, #4]
 8009b28:	1809      	addeq	r1, r1, r0
 8009b2a:	6021      	streq	r1, [r4, #0]
 8009b2c:	e7ed      	b.n	8009b0a <_free_r+0x1e>
 8009b2e:	461a      	mov	r2, r3
 8009b30:	685b      	ldr	r3, [r3, #4]
 8009b32:	b10b      	cbz	r3, 8009b38 <_free_r+0x4c>
 8009b34:	42a3      	cmp	r3, r4
 8009b36:	d9fa      	bls.n	8009b2e <_free_r+0x42>
 8009b38:	6811      	ldr	r1, [r2, #0]
 8009b3a:	1850      	adds	r0, r2, r1
 8009b3c:	42a0      	cmp	r0, r4
 8009b3e:	d10b      	bne.n	8009b58 <_free_r+0x6c>
 8009b40:	6820      	ldr	r0, [r4, #0]
 8009b42:	4401      	add	r1, r0
 8009b44:	1850      	adds	r0, r2, r1
 8009b46:	4283      	cmp	r3, r0
 8009b48:	6011      	str	r1, [r2, #0]
 8009b4a:	d1e0      	bne.n	8009b0e <_free_r+0x22>
 8009b4c:	6818      	ldr	r0, [r3, #0]
 8009b4e:	685b      	ldr	r3, [r3, #4]
 8009b50:	6053      	str	r3, [r2, #4]
 8009b52:	4408      	add	r0, r1
 8009b54:	6010      	str	r0, [r2, #0]
 8009b56:	e7da      	b.n	8009b0e <_free_r+0x22>
 8009b58:	d902      	bls.n	8009b60 <_free_r+0x74>
 8009b5a:	230c      	movs	r3, #12
 8009b5c:	602b      	str	r3, [r5, #0]
 8009b5e:	e7d6      	b.n	8009b0e <_free_r+0x22>
 8009b60:	6820      	ldr	r0, [r4, #0]
 8009b62:	1821      	adds	r1, r4, r0
 8009b64:	428b      	cmp	r3, r1
 8009b66:	bf04      	itt	eq
 8009b68:	6819      	ldreq	r1, [r3, #0]
 8009b6a:	685b      	ldreq	r3, [r3, #4]
 8009b6c:	6063      	str	r3, [r4, #4]
 8009b6e:	bf04      	itt	eq
 8009b70:	1809      	addeq	r1, r1, r0
 8009b72:	6021      	streq	r1, [r4, #0]
 8009b74:	6054      	str	r4, [r2, #4]
 8009b76:	e7ca      	b.n	8009b0e <_free_r+0x22>
 8009b78:	bd38      	pop	{r3, r4, r5, pc}
 8009b7a:	bf00      	nop
 8009b7c:	200015f8 	.word	0x200015f8

08009b80 <sbrk_aligned>:
 8009b80:	b570      	push	{r4, r5, r6, lr}
 8009b82:	4e0f      	ldr	r6, [pc, #60]	@ (8009bc0 <sbrk_aligned+0x40>)
 8009b84:	460c      	mov	r4, r1
 8009b86:	6831      	ldr	r1, [r6, #0]
 8009b88:	4605      	mov	r5, r0
 8009b8a:	b911      	cbnz	r1, 8009b92 <sbrk_aligned+0x12>
 8009b8c:	f000 fca4 	bl	800a4d8 <_sbrk_r>
 8009b90:	6030      	str	r0, [r6, #0]
 8009b92:	4621      	mov	r1, r4
 8009b94:	4628      	mov	r0, r5
 8009b96:	f000 fc9f 	bl	800a4d8 <_sbrk_r>
 8009b9a:	1c43      	adds	r3, r0, #1
 8009b9c:	d103      	bne.n	8009ba6 <sbrk_aligned+0x26>
 8009b9e:	f04f 34ff 	mov.w	r4, #4294967295
 8009ba2:	4620      	mov	r0, r4
 8009ba4:	bd70      	pop	{r4, r5, r6, pc}
 8009ba6:	1cc4      	adds	r4, r0, #3
 8009ba8:	f024 0403 	bic.w	r4, r4, #3
 8009bac:	42a0      	cmp	r0, r4
 8009bae:	d0f8      	beq.n	8009ba2 <sbrk_aligned+0x22>
 8009bb0:	1a21      	subs	r1, r4, r0
 8009bb2:	4628      	mov	r0, r5
 8009bb4:	f000 fc90 	bl	800a4d8 <_sbrk_r>
 8009bb8:	3001      	adds	r0, #1
 8009bba:	d1f2      	bne.n	8009ba2 <sbrk_aligned+0x22>
 8009bbc:	e7ef      	b.n	8009b9e <sbrk_aligned+0x1e>
 8009bbe:	bf00      	nop
 8009bc0:	200015f4 	.word	0x200015f4

08009bc4 <_malloc_r>:
 8009bc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009bc8:	1ccd      	adds	r5, r1, #3
 8009bca:	f025 0503 	bic.w	r5, r5, #3
 8009bce:	3508      	adds	r5, #8
 8009bd0:	2d0c      	cmp	r5, #12
 8009bd2:	bf38      	it	cc
 8009bd4:	250c      	movcc	r5, #12
 8009bd6:	2d00      	cmp	r5, #0
 8009bd8:	4606      	mov	r6, r0
 8009bda:	db01      	blt.n	8009be0 <_malloc_r+0x1c>
 8009bdc:	42a9      	cmp	r1, r5
 8009bde:	d904      	bls.n	8009bea <_malloc_r+0x26>
 8009be0:	230c      	movs	r3, #12
 8009be2:	6033      	str	r3, [r6, #0]
 8009be4:	2000      	movs	r0, #0
 8009be6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009bea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009cc0 <_malloc_r+0xfc>
 8009bee:	f000 f869 	bl	8009cc4 <__malloc_lock>
 8009bf2:	f8d8 3000 	ldr.w	r3, [r8]
 8009bf6:	461c      	mov	r4, r3
 8009bf8:	bb44      	cbnz	r4, 8009c4c <_malloc_r+0x88>
 8009bfa:	4629      	mov	r1, r5
 8009bfc:	4630      	mov	r0, r6
 8009bfe:	f7ff ffbf 	bl	8009b80 <sbrk_aligned>
 8009c02:	1c43      	adds	r3, r0, #1
 8009c04:	4604      	mov	r4, r0
 8009c06:	d158      	bne.n	8009cba <_malloc_r+0xf6>
 8009c08:	f8d8 4000 	ldr.w	r4, [r8]
 8009c0c:	4627      	mov	r7, r4
 8009c0e:	2f00      	cmp	r7, #0
 8009c10:	d143      	bne.n	8009c9a <_malloc_r+0xd6>
 8009c12:	2c00      	cmp	r4, #0
 8009c14:	d04b      	beq.n	8009cae <_malloc_r+0xea>
 8009c16:	6823      	ldr	r3, [r4, #0]
 8009c18:	4639      	mov	r1, r7
 8009c1a:	4630      	mov	r0, r6
 8009c1c:	eb04 0903 	add.w	r9, r4, r3
 8009c20:	f000 fc5a 	bl	800a4d8 <_sbrk_r>
 8009c24:	4581      	cmp	r9, r0
 8009c26:	d142      	bne.n	8009cae <_malloc_r+0xea>
 8009c28:	6821      	ldr	r1, [r4, #0]
 8009c2a:	1a6d      	subs	r5, r5, r1
 8009c2c:	4629      	mov	r1, r5
 8009c2e:	4630      	mov	r0, r6
 8009c30:	f7ff ffa6 	bl	8009b80 <sbrk_aligned>
 8009c34:	3001      	adds	r0, #1
 8009c36:	d03a      	beq.n	8009cae <_malloc_r+0xea>
 8009c38:	6823      	ldr	r3, [r4, #0]
 8009c3a:	442b      	add	r3, r5
 8009c3c:	6023      	str	r3, [r4, #0]
 8009c3e:	f8d8 3000 	ldr.w	r3, [r8]
 8009c42:	685a      	ldr	r2, [r3, #4]
 8009c44:	bb62      	cbnz	r2, 8009ca0 <_malloc_r+0xdc>
 8009c46:	f8c8 7000 	str.w	r7, [r8]
 8009c4a:	e00f      	b.n	8009c6c <_malloc_r+0xa8>
 8009c4c:	6822      	ldr	r2, [r4, #0]
 8009c4e:	1b52      	subs	r2, r2, r5
 8009c50:	d420      	bmi.n	8009c94 <_malloc_r+0xd0>
 8009c52:	2a0b      	cmp	r2, #11
 8009c54:	d917      	bls.n	8009c86 <_malloc_r+0xc2>
 8009c56:	1961      	adds	r1, r4, r5
 8009c58:	42a3      	cmp	r3, r4
 8009c5a:	6025      	str	r5, [r4, #0]
 8009c5c:	bf18      	it	ne
 8009c5e:	6059      	strne	r1, [r3, #4]
 8009c60:	6863      	ldr	r3, [r4, #4]
 8009c62:	bf08      	it	eq
 8009c64:	f8c8 1000 	streq.w	r1, [r8]
 8009c68:	5162      	str	r2, [r4, r5]
 8009c6a:	604b      	str	r3, [r1, #4]
 8009c6c:	4630      	mov	r0, r6
 8009c6e:	f000 f82f 	bl	8009cd0 <__malloc_unlock>
 8009c72:	f104 000b 	add.w	r0, r4, #11
 8009c76:	1d23      	adds	r3, r4, #4
 8009c78:	f020 0007 	bic.w	r0, r0, #7
 8009c7c:	1ac2      	subs	r2, r0, r3
 8009c7e:	bf1c      	itt	ne
 8009c80:	1a1b      	subne	r3, r3, r0
 8009c82:	50a3      	strne	r3, [r4, r2]
 8009c84:	e7af      	b.n	8009be6 <_malloc_r+0x22>
 8009c86:	6862      	ldr	r2, [r4, #4]
 8009c88:	42a3      	cmp	r3, r4
 8009c8a:	bf0c      	ite	eq
 8009c8c:	f8c8 2000 	streq.w	r2, [r8]
 8009c90:	605a      	strne	r2, [r3, #4]
 8009c92:	e7eb      	b.n	8009c6c <_malloc_r+0xa8>
 8009c94:	4623      	mov	r3, r4
 8009c96:	6864      	ldr	r4, [r4, #4]
 8009c98:	e7ae      	b.n	8009bf8 <_malloc_r+0x34>
 8009c9a:	463c      	mov	r4, r7
 8009c9c:	687f      	ldr	r7, [r7, #4]
 8009c9e:	e7b6      	b.n	8009c0e <_malloc_r+0x4a>
 8009ca0:	461a      	mov	r2, r3
 8009ca2:	685b      	ldr	r3, [r3, #4]
 8009ca4:	42a3      	cmp	r3, r4
 8009ca6:	d1fb      	bne.n	8009ca0 <_malloc_r+0xdc>
 8009ca8:	2300      	movs	r3, #0
 8009caa:	6053      	str	r3, [r2, #4]
 8009cac:	e7de      	b.n	8009c6c <_malloc_r+0xa8>
 8009cae:	230c      	movs	r3, #12
 8009cb0:	6033      	str	r3, [r6, #0]
 8009cb2:	4630      	mov	r0, r6
 8009cb4:	f000 f80c 	bl	8009cd0 <__malloc_unlock>
 8009cb8:	e794      	b.n	8009be4 <_malloc_r+0x20>
 8009cba:	6005      	str	r5, [r0, #0]
 8009cbc:	e7d6      	b.n	8009c6c <_malloc_r+0xa8>
 8009cbe:	bf00      	nop
 8009cc0:	200015f8 	.word	0x200015f8

08009cc4 <__malloc_lock>:
 8009cc4:	4801      	ldr	r0, [pc, #4]	@ (8009ccc <__malloc_lock+0x8>)
 8009cc6:	f7ff bf0e 	b.w	8009ae6 <__retarget_lock_acquire_recursive>
 8009cca:	bf00      	nop
 8009ccc:	200015f0 	.word	0x200015f0

08009cd0 <__malloc_unlock>:
 8009cd0:	4801      	ldr	r0, [pc, #4]	@ (8009cd8 <__malloc_unlock+0x8>)
 8009cd2:	f7ff bf09 	b.w	8009ae8 <__retarget_lock_release_recursive>
 8009cd6:	bf00      	nop
 8009cd8:	200015f0 	.word	0x200015f0

08009cdc <__sfputc_r>:
 8009cdc:	6893      	ldr	r3, [r2, #8]
 8009cde:	3b01      	subs	r3, #1
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	b410      	push	{r4}
 8009ce4:	6093      	str	r3, [r2, #8]
 8009ce6:	da08      	bge.n	8009cfa <__sfputc_r+0x1e>
 8009ce8:	6994      	ldr	r4, [r2, #24]
 8009cea:	42a3      	cmp	r3, r4
 8009cec:	db01      	blt.n	8009cf2 <__sfputc_r+0x16>
 8009cee:	290a      	cmp	r1, #10
 8009cf0:	d103      	bne.n	8009cfa <__sfputc_r+0x1e>
 8009cf2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009cf6:	f7ff bd8a 	b.w	800980e <__swbuf_r>
 8009cfa:	6813      	ldr	r3, [r2, #0]
 8009cfc:	1c58      	adds	r0, r3, #1
 8009cfe:	6010      	str	r0, [r2, #0]
 8009d00:	7019      	strb	r1, [r3, #0]
 8009d02:	4608      	mov	r0, r1
 8009d04:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d08:	4770      	bx	lr

08009d0a <__sfputs_r>:
 8009d0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d0c:	4606      	mov	r6, r0
 8009d0e:	460f      	mov	r7, r1
 8009d10:	4614      	mov	r4, r2
 8009d12:	18d5      	adds	r5, r2, r3
 8009d14:	42ac      	cmp	r4, r5
 8009d16:	d101      	bne.n	8009d1c <__sfputs_r+0x12>
 8009d18:	2000      	movs	r0, #0
 8009d1a:	e007      	b.n	8009d2c <__sfputs_r+0x22>
 8009d1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d20:	463a      	mov	r2, r7
 8009d22:	4630      	mov	r0, r6
 8009d24:	f7ff ffda 	bl	8009cdc <__sfputc_r>
 8009d28:	1c43      	adds	r3, r0, #1
 8009d2a:	d1f3      	bne.n	8009d14 <__sfputs_r+0xa>
 8009d2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009d30 <_vfiprintf_r>:
 8009d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d34:	460d      	mov	r5, r1
 8009d36:	b09d      	sub	sp, #116	@ 0x74
 8009d38:	4614      	mov	r4, r2
 8009d3a:	4698      	mov	r8, r3
 8009d3c:	4606      	mov	r6, r0
 8009d3e:	b118      	cbz	r0, 8009d48 <_vfiprintf_r+0x18>
 8009d40:	6a03      	ldr	r3, [r0, #32]
 8009d42:	b90b      	cbnz	r3, 8009d48 <_vfiprintf_r+0x18>
 8009d44:	f7ff fc7a 	bl	800963c <__sinit>
 8009d48:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009d4a:	07d9      	lsls	r1, r3, #31
 8009d4c:	d405      	bmi.n	8009d5a <_vfiprintf_r+0x2a>
 8009d4e:	89ab      	ldrh	r3, [r5, #12]
 8009d50:	059a      	lsls	r2, r3, #22
 8009d52:	d402      	bmi.n	8009d5a <_vfiprintf_r+0x2a>
 8009d54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009d56:	f7ff fec6 	bl	8009ae6 <__retarget_lock_acquire_recursive>
 8009d5a:	89ab      	ldrh	r3, [r5, #12]
 8009d5c:	071b      	lsls	r3, r3, #28
 8009d5e:	d501      	bpl.n	8009d64 <_vfiprintf_r+0x34>
 8009d60:	692b      	ldr	r3, [r5, #16]
 8009d62:	b99b      	cbnz	r3, 8009d8c <_vfiprintf_r+0x5c>
 8009d64:	4629      	mov	r1, r5
 8009d66:	4630      	mov	r0, r6
 8009d68:	f7ff fd90 	bl	800988c <__swsetup_r>
 8009d6c:	b170      	cbz	r0, 8009d8c <_vfiprintf_r+0x5c>
 8009d6e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009d70:	07dc      	lsls	r4, r3, #31
 8009d72:	d504      	bpl.n	8009d7e <_vfiprintf_r+0x4e>
 8009d74:	f04f 30ff 	mov.w	r0, #4294967295
 8009d78:	b01d      	add	sp, #116	@ 0x74
 8009d7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d7e:	89ab      	ldrh	r3, [r5, #12]
 8009d80:	0598      	lsls	r0, r3, #22
 8009d82:	d4f7      	bmi.n	8009d74 <_vfiprintf_r+0x44>
 8009d84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009d86:	f7ff feaf 	bl	8009ae8 <__retarget_lock_release_recursive>
 8009d8a:	e7f3      	b.n	8009d74 <_vfiprintf_r+0x44>
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d90:	2320      	movs	r3, #32
 8009d92:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009d96:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d9a:	2330      	movs	r3, #48	@ 0x30
 8009d9c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009f4c <_vfiprintf_r+0x21c>
 8009da0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009da4:	f04f 0901 	mov.w	r9, #1
 8009da8:	4623      	mov	r3, r4
 8009daa:	469a      	mov	sl, r3
 8009dac:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009db0:	b10a      	cbz	r2, 8009db6 <_vfiprintf_r+0x86>
 8009db2:	2a25      	cmp	r2, #37	@ 0x25
 8009db4:	d1f9      	bne.n	8009daa <_vfiprintf_r+0x7a>
 8009db6:	ebba 0b04 	subs.w	fp, sl, r4
 8009dba:	d00b      	beq.n	8009dd4 <_vfiprintf_r+0xa4>
 8009dbc:	465b      	mov	r3, fp
 8009dbe:	4622      	mov	r2, r4
 8009dc0:	4629      	mov	r1, r5
 8009dc2:	4630      	mov	r0, r6
 8009dc4:	f7ff ffa1 	bl	8009d0a <__sfputs_r>
 8009dc8:	3001      	adds	r0, #1
 8009dca:	f000 80a7 	beq.w	8009f1c <_vfiprintf_r+0x1ec>
 8009dce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009dd0:	445a      	add	r2, fp
 8009dd2:	9209      	str	r2, [sp, #36]	@ 0x24
 8009dd4:	f89a 3000 	ldrb.w	r3, [sl]
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	f000 809f 	beq.w	8009f1c <_vfiprintf_r+0x1ec>
 8009dde:	2300      	movs	r3, #0
 8009de0:	f04f 32ff 	mov.w	r2, #4294967295
 8009de4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009de8:	f10a 0a01 	add.w	sl, sl, #1
 8009dec:	9304      	str	r3, [sp, #16]
 8009dee:	9307      	str	r3, [sp, #28]
 8009df0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009df4:	931a      	str	r3, [sp, #104]	@ 0x68
 8009df6:	4654      	mov	r4, sl
 8009df8:	2205      	movs	r2, #5
 8009dfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009dfe:	4853      	ldr	r0, [pc, #332]	@ (8009f4c <_vfiprintf_r+0x21c>)
 8009e00:	f7f6 f9e6 	bl	80001d0 <memchr>
 8009e04:	9a04      	ldr	r2, [sp, #16]
 8009e06:	b9d8      	cbnz	r0, 8009e40 <_vfiprintf_r+0x110>
 8009e08:	06d1      	lsls	r1, r2, #27
 8009e0a:	bf44      	itt	mi
 8009e0c:	2320      	movmi	r3, #32
 8009e0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e12:	0713      	lsls	r3, r2, #28
 8009e14:	bf44      	itt	mi
 8009e16:	232b      	movmi	r3, #43	@ 0x2b
 8009e18:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e1c:	f89a 3000 	ldrb.w	r3, [sl]
 8009e20:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e22:	d015      	beq.n	8009e50 <_vfiprintf_r+0x120>
 8009e24:	9a07      	ldr	r2, [sp, #28]
 8009e26:	4654      	mov	r4, sl
 8009e28:	2000      	movs	r0, #0
 8009e2a:	f04f 0c0a 	mov.w	ip, #10
 8009e2e:	4621      	mov	r1, r4
 8009e30:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e34:	3b30      	subs	r3, #48	@ 0x30
 8009e36:	2b09      	cmp	r3, #9
 8009e38:	d94b      	bls.n	8009ed2 <_vfiprintf_r+0x1a2>
 8009e3a:	b1b0      	cbz	r0, 8009e6a <_vfiprintf_r+0x13a>
 8009e3c:	9207      	str	r2, [sp, #28]
 8009e3e:	e014      	b.n	8009e6a <_vfiprintf_r+0x13a>
 8009e40:	eba0 0308 	sub.w	r3, r0, r8
 8009e44:	fa09 f303 	lsl.w	r3, r9, r3
 8009e48:	4313      	orrs	r3, r2
 8009e4a:	9304      	str	r3, [sp, #16]
 8009e4c:	46a2      	mov	sl, r4
 8009e4e:	e7d2      	b.n	8009df6 <_vfiprintf_r+0xc6>
 8009e50:	9b03      	ldr	r3, [sp, #12]
 8009e52:	1d19      	adds	r1, r3, #4
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	9103      	str	r1, [sp, #12]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	bfbb      	ittet	lt
 8009e5c:	425b      	neglt	r3, r3
 8009e5e:	f042 0202 	orrlt.w	r2, r2, #2
 8009e62:	9307      	strge	r3, [sp, #28]
 8009e64:	9307      	strlt	r3, [sp, #28]
 8009e66:	bfb8      	it	lt
 8009e68:	9204      	strlt	r2, [sp, #16]
 8009e6a:	7823      	ldrb	r3, [r4, #0]
 8009e6c:	2b2e      	cmp	r3, #46	@ 0x2e
 8009e6e:	d10a      	bne.n	8009e86 <_vfiprintf_r+0x156>
 8009e70:	7863      	ldrb	r3, [r4, #1]
 8009e72:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e74:	d132      	bne.n	8009edc <_vfiprintf_r+0x1ac>
 8009e76:	9b03      	ldr	r3, [sp, #12]
 8009e78:	1d1a      	adds	r2, r3, #4
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	9203      	str	r2, [sp, #12]
 8009e7e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009e82:	3402      	adds	r4, #2
 8009e84:	9305      	str	r3, [sp, #20]
 8009e86:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009f5c <_vfiprintf_r+0x22c>
 8009e8a:	7821      	ldrb	r1, [r4, #0]
 8009e8c:	2203      	movs	r2, #3
 8009e8e:	4650      	mov	r0, sl
 8009e90:	f7f6 f99e 	bl	80001d0 <memchr>
 8009e94:	b138      	cbz	r0, 8009ea6 <_vfiprintf_r+0x176>
 8009e96:	9b04      	ldr	r3, [sp, #16]
 8009e98:	eba0 000a 	sub.w	r0, r0, sl
 8009e9c:	2240      	movs	r2, #64	@ 0x40
 8009e9e:	4082      	lsls	r2, r0
 8009ea0:	4313      	orrs	r3, r2
 8009ea2:	3401      	adds	r4, #1
 8009ea4:	9304      	str	r3, [sp, #16]
 8009ea6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009eaa:	4829      	ldr	r0, [pc, #164]	@ (8009f50 <_vfiprintf_r+0x220>)
 8009eac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009eb0:	2206      	movs	r2, #6
 8009eb2:	f7f6 f98d 	bl	80001d0 <memchr>
 8009eb6:	2800      	cmp	r0, #0
 8009eb8:	d03f      	beq.n	8009f3a <_vfiprintf_r+0x20a>
 8009eba:	4b26      	ldr	r3, [pc, #152]	@ (8009f54 <_vfiprintf_r+0x224>)
 8009ebc:	bb1b      	cbnz	r3, 8009f06 <_vfiprintf_r+0x1d6>
 8009ebe:	9b03      	ldr	r3, [sp, #12]
 8009ec0:	3307      	adds	r3, #7
 8009ec2:	f023 0307 	bic.w	r3, r3, #7
 8009ec6:	3308      	adds	r3, #8
 8009ec8:	9303      	str	r3, [sp, #12]
 8009eca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ecc:	443b      	add	r3, r7
 8009ece:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ed0:	e76a      	b.n	8009da8 <_vfiprintf_r+0x78>
 8009ed2:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ed6:	460c      	mov	r4, r1
 8009ed8:	2001      	movs	r0, #1
 8009eda:	e7a8      	b.n	8009e2e <_vfiprintf_r+0xfe>
 8009edc:	2300      	movs	r3, #0
 8009ede:	3401      	adds	r4, #1
 8009ee0:	9305      	str	r3, [sp, #20]
 8009ee2:	4619      	mov	r1, r3
 8009ee4:	f04f 0c0a 	mov.w	ip, #10
 8009ee8:	4620      	mov	r0, r4
 8009eea:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009eee:	3a30      	subs	r2, #48	@ 0x30
 8009ef0:	2a09      	cmp	r2, #9
 8009ef2:	d903      	bls.n	8009efc <_vfiprintf_r+0x1cc>
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d0c6      	beq.n	8009e86 <_vfiprintf_r+0x156>
 8009ef8:	9105      	str	r1, [sp, #20]
 8009efa:	e7c4      	b.n	8009e86 <_vfiprintf_r+0x156>
 8009efc:	fb0c 2101 	mla	r1, ip, r1, r2
 8009f00:	4604      	mov	r4, r0
 8009f02:	2301      	movs	r3, #1
 8009f04:	e7f0      	b.n	8009ee8 <_vfiprintf_r+0x1b8>
 8009f06:	ab03      	add	r3, sp, #12
 8009f08:	9300      	str	r3, [sp, #0]
 8009f0a:	462a      	mov	r2, r5
 8009f0c:	4b12      	ldr	r3, [pc, #72]	@ (8009f58 <_vfiprintf_r+0x228>)
 8009f0e:	a904      	add	r1, sp, #16
 8009f10:	4630      	mov	r0, r6
 8009f12:	f3af 8000 	nop.w
 8009f16:	4607      	mov	r7, r0
 8009f18:	1c78      	adds	r0, r7, #1
 8009f1a:	d1d6      	bne.n	8009eca <_vfiprintf_r+0x19a>
 8009f1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009f1e:	07d9      	lsls	r1, r3, #31
 8009f20:	d405      	bmi.n	8009f2e <_vfiprintf_r+0x1fe>
 8009f22:	89ab      	ldrh	r3, [r5, #12]
 8009f24:	059a      	lsls	r2, r3, #22
 8009f26:	d402      	bmi.n	8009f2e <_vfiprintf_r+0x1fe>
 8009f28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009f2a:	f7ff fddd 	bl	8009ae8 <__retarget_lock_release_recursive>
 8009f2e:	89ab      	ldrh	r3, [r5, #12]
 8009f30:	065b      	lsls	r3, r3, #25
 8009f32:	f53f af1f 	bmi.w	8009d74 <_vfiprintf_r+0x44>
 8009f36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009f38:	e71e      	b.n	8009d78 <_vfiprintf_r+0x48>
 8009f3a:	ab03      	add	r3, sp, #12
 8009f3c:	9300      	str	r3, [sp, #0]
 8009f3e:	462a      	mov	r2, r5
 8009f40:	4b05      	ldr	r3, [pc, #20]	@ (8009f58 <_vfiprintf_r+0x228>)
 8009f42:	a904      	add	r1, sp, #16
 8009f44:	4630      	mov	r0, r6
 8009f46:	f000 f879 	bl	800a03c <_printf_i>
 8009f4a:	e7e4      	b.n	8009f16 <_vfiprintf_r+0x1e6>
 8009f4c:	0800a924 	.word	0x0800a924
 8009f50:	0800a92e 	.word	0x0800a92e
 8009f54:	00000000 	.word	0x00000000
 8009f58:	08009d0b 	.word	0x08009d0b
 8009f5c:	0800a92a 	.word	0x0800a92a

08009f60 <_printf_common>:
 8009f60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f64:	4616      	mov	r6, r2
 8009f66:	4698      	mov	r8, r3
 8009f68:	688a      	ldr	r2, [r1, #8]
 8009f6a:	690b      	ldr	r3, [r1, #16]
 8009f6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009f70:	4293      	cmp	r3, r2
 8009f72:	bfb8      	it	lt
 8009f74:	4613      	movlt	r3, r2
 8009f76:	6033      	str	r3, [r6, #0]
 8009f78:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009f7c:	4607      	mov	r7, r0
 8009f7e:	460c      	mov	r4, r1
 8009f80:	b10a      	cbz	r2, 8009f86 <_printf_common+0x26>
 8009f82:	3301      	adds	r3, #1
 8009f84:	6033      	str	r3, [r6, #0]
 8009f86:	6823      	ldr	r3, [r4, #0]
 8009f88:	0699      	lsls	r1, r3, #26
 8009f8a:	bf42      	ittt	mi
 8009f8c:	6833      	ldrmi	r3, [r6, #0]
 8009f8e:	3302      	addmi	r3, #2
 8009f90:	6033      	strmi	r3, [r6, #0]
 8009f92:	6825      	ldr	r5, [r4, #0]
 8009f94:	f015 0506 	ands.w	r5, r5, #6
 8009f98:	d106      	bne.n	8009fa8 <_printf_common+0x48>
 8009f9a:	f104 0a19 	add.w	sl, r4, #25
 8009f9e:	68e3      	ldr	r3, [r4, #12]
 8009fa0:	6832      	ldr	r2, [r6, #0]
 8009fa2:	1a9b      	subs	r3, r3, r2
 8009fa4:	42ab      	cmp	r3, r5
 8009fa6:	dc26      	bgt.n	8009ff6 <_printf_common+0x96>
 8009fa8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009fac:	6822      	ldr	r2, [r4, #0]
 8009fae:	3b00      	subs	r3, #0
 8009fb0:	bf18      	it	ne
 8009fb2:	2301      	movne	r3, #1
 8009fb4:	0692      	lsls	r2, r2, #26
 8009fb6:	d42b      	bmi.n	800a010 <_printf_common+0xb0>
 8009fb8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009fbc:	4641      	mov	r1, r8
 8009fbe:	4638      	mov	r0, r7
 8009fc0:	47c8      	blx	r9
 8009fc2:	3001      	adds	r0, #1
 8009fc4:	d01e      	beq.n	800a004 <_printf_common+0xa4>
 8009fc6:	6823      	ldr	r3, [r4, #0]
 8009fc8:	6922      	ldr	r2, [r4, #16]
 8009fca:	f003 0306 	and.w	r3, r3, #6
 8009fce:	2b04      	cmp	r3, #4
 8009fd0:	bf02      	ittt	eq
 8009fd2:	68e5      	ldreq	r5, [r4, #12]
 8009fd4:	6833      	ldreq	r3, [r6, #0]
 8009fd6:	1aed      	subeq	r5, r5, r3
 8009fd8:	68a3      	ldr	r3, [r4, #8]
 8009fda:	bf0c      	ite	eq
 8009fdc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009fe0:	2500      	movne	r5, #0
 8009fe2:	4293      	cmp	r3, r2
 8009fe4:	bfc4      	itt	gt
 8009fe6:	1a9b      	subgt	r3, r3, r2
 8009fe8:	18ed      	addgt	r5, r5, r3
 8009fea:	2600      	movs	r6, #0
 8009fec:	341a      	adds	r4, #26
 8009fee:	42b5      	cmp	r5, r6
 8009ff0:	d11a      	bne.n	800a028 <_printf_common+0xc8>
 8009ff2:	2000      	movs	r0, #0
 8009ff4:	e008      	b.n	800a008 <_printf_common+0xa8>
 8009ff6:	2301      	movs	r3, #1
 8009ff8:	4652      	mov	r2, sl
 8009ffa:	4641      	mov	r1, r8
 8009ffc:	4638      	mov	r0, r7
 8009ffe:	47c8      	blx	r9
 800a000:	3001      	adds	r0, #1
 800a002:	d103      	bne.n	800a00c <_printf_common+0xac>
 800a004:	f04f 30ff 	mov.w	r0, #4294967295
 800a008:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a00c:	3501      	adds	r5, #1
 800a00e:	e7c6      	b.n	8009f9e <_printf_common+0x3e>
 800a010:	18e1      	adds	r1, r4, r3
 800a012:	1c5a      	adds	r2, r3, #1
 800a014:	2030      	movs	r0, #48	@ 0x30
 800a016:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a01a:	4422      	add	r2, r4
 800a01c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a020:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a024:	3302      	adds	r3, #2
 800a026:	e7c7      	b.n	8009fb8 <_printf_common+0x58>
 800a028:	2301      	movs	r3, #1
 800a02a:	4622      	mov	r2, r4
 800a02c:	4641      	mov	r1, r8
 800a02e:	4638      	mov	r0, r7
 800a030:	47c8      	blx	r9
 800a032:	3001      	adds	r0, #1
 800a034:	d0e6      	beq.n	800a004 <_printf_common+0xa4>
 800a036:	3601      	adds	r6, #1
 800a038:	e7d9      	b.n	8009fee <_printf_common+0x8e>
	...

0800a03c <_printf_i>:
 800a03c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a040:	7e0f      	ldrb	r7, [r1, #24]
 800a042:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a044:	2f78      	cmp	r7, #120	@ 0x78
 800a046:	4691      	mov	r9, r2
 800a048:	4680      	mov	r8, r0
 800a04a:	460c      	mov	r4, r1
 800a04c:	469a      	mov	sl, r3
 800a04e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a052:	d807      	bhi.n	800a064 <_printf_i+0x28>
 800a054:	2f62      	cmp	r7, #98	@ 0x62
 800a056:	d80a      	bhi.n	800a06e <_printf_i+0x32>
 800a058:	2f00      	cmp	r7, #0
 800a05a:	f000 80d1 	beq.w	800a200 <_printf_i+0x1c4>
 800a05e:	2f58      	cmp	r7, #88	@ 0x58
 800a060:	f000 80b8 	beq.w	800a1d4 <_printf_i+0x198>
 800a064:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a068:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a06c:	e03a      	b.n	800a0e4 <_printf_i+0xa8>
 800a06e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a072:	2b15      	cmp	r3, #21
 800a074:	d8f6      	bhi.n	800a064 <_printf_i+0x28>
 800a076:	a101      	add	r1, pc, #4	@ (adr r1, 800a07c <_printf_i+0x40>)
 800a078:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a07c:	0800a0d5 	.word	0x0800a0d5
 800a080:	0800a0e9 	.word	0x0800a0e9
 800a084:	0800a065 	.word	0x0800a065
 800a088:	0800a065 	.word	0x0800a065
 800a08c:	0800a065 	.word	0x0800a065
 800a090:	0800a065 	.word	0x0800a065
 800a094:	0800a0e9 	.word	0x0800a0e9
 800a098:	0800a065 	.word	0x0800a065
 800a09c:	0800a065 	.word	0x0800a065
 800a0a0:	0800a065 	.word	0x0800a065
 800a0a4:	0800a065 	.word	0x0800a065
 800a0a8:	0800a1e7 	.word	0x0800a1e7
 800a0ac:	0800a113 	.word	0x0800a113
 800a0b0:	0800a1a1 	.word	0x0800a1a1
 800a0b4:	0800a065 	.word	0x0800a065
 800a0b8:	0800a065 	.word	0x0800a065
 800a0bc:	0800a209 	.word	0x0800a209
 800a0c0:	0800a065 	.word	0x0800a065
 800a0c4:	0800a113 	.word	0x0800a113
 800a0c8:	0800a065 	.word	0x0800a065
 800a0cc:	0800a065 	.word	0x0800a065
 800a0d0:	0800a1a9 	.word	0x0800a1a9
 800a0d4:	6833      	ldr	r3, [r6, #0]
 800a0d6:	1d1a      	adds	r2, r3, #4
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	6032      	str	r2, [r6, #0]
 800a0dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a0e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a0e4:	2301      	movs	r3, #1
 800a0e6:	e09c      	b.n	800a222 <_printf_i+0x1e6>
 800a0e8:	6833      	ldr	r3, [r6, #0]
 800a0ea:	6820      	ldr	r0, [r4, #0]
 800a0ec:	1d19      	adds	r1, r3, #4
 800a0ee:	6031      	str	r1, [r6, #0]
 800a0f0:	0606      	lsls	r6, r0, #24
 800a0f2:	d501      	bpl.n	800a0f8 <_printf_i+0xbc>
 800a0f4:	681d      	ldr	r5, [r3, #0]
 800a0f6:	e003      	b.n	800a100 <_printf_i+0xc4>
 800a0f8:	0645      	lsls	r5, r0, #25
 800a0fa:	d5fb      	bpl.n	800a0f4 <_printf_i+0xb8>
 800a0fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a100:	2d00      	cmp	r5, #0
 800a102:	da03      	bge.n	800a10c <_printf_i+0xd0>
 800a104:	232d      	movs	r3, #45	@ 0x2d
 800a106:	426d      	negs	r5, r5
 800a108:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a10c:	4858      	ldr	r0, [pc, #352]	@ (800a270 <_printf_i+0x234>)
 800a10e:	230a      	movs	r3, #10
 800a110:	e011      	b.n	800a136 <_printf_i+0xfa>
 800a112:	6821      	ldr	r1, [r4, #0]
 800a114:	6833      	ldr	r3, [r6, #0]
 800a116:	0608      	lsls	r0, r1, #24
 800a118:	f853 5b04 	ldr.w	r5, [r3], #4
 800a11c:	d402      	bmi.n	800a124 <_printf_i+0xe8>
 800a11e:	0649      	lsls	r1, r1, #25
 800a120:	bf48      	it	mi
 800a122:	b2ad      	uxthmi	r5, r5
 800a124:	2f6f      	cmp	r7, #111	@ 0x6f
 800a126:	4852      	ldr	r0, [pc, #328]	@ (800a270 <_printf_i+0x234>)
 800a128:	6033      	str	r3, [r6, #0]
 800a12a:	bf14      	ite	ne
 800a12c:	230a      	movne	r3, #10
 800a12e:	2308      	moveq	r3, #8
 800a130:	2100      	movs	r1, #0
 800a132:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a136:	6866      	ldr	r6, [r4, #4]
 800a138:	60a6      	str	r6, [r4, #8]
 800a13a:	2e00      	cmp	r6, #0
 800a13c:	db05      	blt.n	800a14a <_printf_i+0x10e>
 800a13e:	6821      	ldr	r1, [r4, #0]
 800a140:	432e      	orrs	r6, r5
 800a142:	f021 0104 	bic.w	r1, r1, #4
 800a146:	6021      	str	r1, [r4, #0]
 800a148:	d04b      	beq.n	800a1e2 <_printf_i+0x1a6>
 800a14a:	4616      	mov	r6, r2
 800a14c:	fbb5 f1f3 	udiv	r1, r5, r3
 800a150:	fb03 5711 	mls	r7, r3, r1, r5
 800a154:	5dc7      	ldrb	r7, [r0, r7]
 800a156:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a15a:	462f      	mov	r7, r5
 800a15c:	42bb      	cmp	r3, r7
 800a15e:	460d      	mov	r5, r1
 800a160:	d9f4      	bls.n	800a14c <_printf_i+0x110>
 800a162:	2b08      	cmp	r3, #8
 800a164:	d10b      	bne.n	800a17e <_printf_i+0x142>
 800a166:	6823      	ldr	r3, [r4, #0]
 800a168:	07df      	lsls	r7, r3, #31
 800a16a:	d508      	bpl.n	800a17e <_printf_i+0x142>
 800a16c:	6923      	ldr	r3, [r4, #16]
 800a16e:	6861      	ldr	r1, [r4, #4]
 800a170:	4299      	cmp	r1, r3
 800a172:	bfde      	ittt	le
 800a174:	2330      	movle	r3, #48	@ 0x30
 800a176:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a17a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a17e:	1b92      	subs	r2, r2, r6
 800a180:	6122      	str	r2, [r4, #16]
 800a182:	f8cd a000 	str.w	sl, [sp]
 800a186:	464b      	mov	r3, r9
 800a188:	aa03      	add	r2, sp, #12
 800a18a:	4621      	mov	r1, r4
 800a18c:	4640      	mov	r0, r8
 800a18e:	f7ff fee7 	bl	8009f60 <_printf_common>
 800a192:	3001      	adds	r0, #1
 800a194:	d14a      	bne.n	800a22c <_printf_i+0x1f0>
 800a196:	f04f 30ff 	mov.w	r0, #4294967295
 800a19a:	b004      	add	sp, #16
 800a19c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1a0:	6823      	ldr	r3, [r4, #0]
 800a1a2:	f043 0320 	orr.w	r3, r3, #32
 800a1a6:	6023      	str	r3, [r4, #0]
 800a1a8:	4832      	ldr	r0, [pc, #200]	@ (800a274 <_printf_i+0x238>)
 800a1aa:	2778      	movs	r7, #120	@ 0x78
 800a1ac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a1b0:	6823      	ldr	r3, [r4, #0]
 800a1b2:	6831      	ldr	r1, [r6, #0]
 800a1b4:	061f      	lsls	r7, r3, #24
 800a1b6:	f851 5b04 	ldr.w	r5, [r1], #4
 800a1ba:	d402      	bmi.n	800a1c2 <_printf_i+0x186>
 800a1bc:	065f      	lsls	r7, r3, #25
 800a1be:	bf48      	it	mi
 800a1c0:	b2ad      	uxthmi	r5, r5
 800a1c2:	6031      	str	r1, [r6, #0]
 800a1c4:	07d9      	lsls	r1, r3, #31
 800a1c6:	bf44      	itt	mi
 800a1c8:	f043 0320 	orrmi.w	r3, r3, #32
 800a1cc:	6023      	strmi	r3, [r4, #0]
 800a1ce:	b11d      	cbz	r5, 800a1d8 <_printf_i+0x19c>
 800a1d0:	2310      	movs	r3, #16
 800a1d2:	e7ad      	b.n	800a130 <_printf_i+0xf4>
 800a1d4:	4826      	ldr	r0, [pc, #152]	@ (800a270 <_printf_i+0x234>)
 800a1d6:	e7e9      	b.n	800a1ac <_printf_i+0x170>
 800a1d8:	6823      	ldr	r3, [r4, #0]
 800a1da:	f023 0320 	bic.w	r3, r3, #32
 800a1de:	6023      	str	r3, [r4, #0]
 800a1e0:	e7f6      	b.n	800a1d0 <_printf_i+0x194>
 800a1e2:	4616      	mov	r6, r2
 800a1e4:	e7bd      	b.n	800a162 <_printf_i+0x126>
 800a1e6:	6833      	ldr	r3, [r6, #0]
 800a1e8:	6825      	ldr	r5, [r4, #0]
 800a1ea:	6961      	ldr	r1, [r4, #20]
 800a1ec:	1d18      	adds	r0, r3, #4
 800a1ee:	6030      	str	r0, [r6, #0]
 800a1f0:	062e      	lsls	r6, r5, #24
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	d501      	bpl.n	800a1fa <_printf_i+0x1be>
 800a1f6:	6019      	str	r1, [r3, #0]
 800a1f8:	e002      	b.n	800a200 <_printf_i+0x1c4>
 800a1fa:	0668      	lsls	r0, r5, #25
 800a1fc:	d5fb      	bpl.n	800a1f6 <_printf_i+0x1ba>
 800a1fe:	8019      	strh	r1, [r3, #0]
 800a200:	2300      	movs	r3, #0
 800a202:	6123      	str	r3, [r4, #16]
 800a204:	4616      	mov	r6, r2
 800a206:	e7bc      	b.n	800a182 <_printf_i+0x146>
 800a208:	6833      	ldr	r3, [r6, #0]
 800a20a:	1d1a      	adds	r2, r3, #4
 800a20c:	6032      	str	r2, [r6, #0]
 800a20e:	681e      	ldr	r6, [r3, #0]
 800a210:	6862      	ldr	r2, [r4, #4]
 800a212:	2100      	movs	r1, #0
 800a214:	4630      	mov	r0, r6
 800a216:	f7f5 ffdb 	bl	80001d0 <memchr>
 800a21a:	b108      	cbz	r0, 800a220 <_printf_i+0x1e4>
 800a21c:	1b80      	subs	r0, r0, r6
 800a21e:	6060      	str	r0, [r4, #4]
 800a220:	6863      	ldr	r3, [r4, #4]
 800a222:	6123      	str	r3, [r4, #16]
 800a224:	2300      	movs	r3, #0
 800a226:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a22a:	e7aa      	b.n	800a182 <_printf_i+0x146>
 800a22c:	6923      	ldr	r3, [r4, #16]
 800a22e:	4632      	mov	r2, r6
 800a230:	4649      	mov	r1, r9
 800a232:	4640      	mov	r0, r8
 800a234:	47d0      	blx	sl
 800a236:	3001      	adds	r0, #1
 800a238:	d0ad      	beq.n	800a196 <_printf_i+0x15a>
 800a23a:	6823      	ldr	r3, [r4, #0]
 800a23c:	079b      	lsls	r3, r3, #30
 800a23e:	d413      	bmi.n	800a268 <_printf_i+0x22c>
 800a240:	68e0      	ldr	r0, [r4, #12]
 800a242:	9b03      	ldr	r3, [sp, #12]
 800a244:	4298      	cmp	r0, r3
 800a246:	bfb8      	it	lt
 800a248:	4618      	movlt	r0, r3
 800a24a:	e7a6      	b.n	800a19a <_printf_i+0x15e>
 800a24c:	2301      	movs	r3, #1
 800a24e:	4632      	mov	r2, r6
 800a250:	4649      	mov	r1, r9
 800a252:	4640      	mov	r0, r8
 800a254:	47d0      	blx	sl
 800a256:	3001      	adds	r0, #1
 800a258:	d09d      	beq.n	800a196 <_printf_i+0x15a>
 800a25a:	3501      	adds	r5, #1
 800a25c:	68e3      	ldr	r3, [r4, #12]
 800a25e:	9903      	ldr	r1, [sp, #12]
 800a260:	1a5b      	subs	r3, r3, r1
 800a262:	42ab      	cmp	r3, r5
 800a264:	dcf2      	bgt.n	800a24c <_printf_i+0x210>
 800a266:	e7eb      	b.n	800a240 <_printf_i+0x204>
 800a268:	2500      	movs	r5, #0
 800a26a:	f104 0619 	add.w	r6, r4, #25
 800a26e:	e7f5      	b.n	800a25c <_printf_i+0x220>
 800a270:	0800a935 	.word	0x0800a935
 800a274:	0800a946 	.word	0x0800a946

0800a278 <__sflush_r>:
 800a278:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a27c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a280:	0716      	lsls	r6, r2, #28
 800a282:	4605      	mov	r5, r0
 800a284:	460c      	mov	r4, r1
 800a286:	d454      	bmi.n	800a332 <__sflush_r+0xba>
 800a288:	684b      	ldr	r3, [r1, #4]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	dc02      	bgt.n	800a294 <__sflush_r+0x1c>
 800a28e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a290:	2b00      	cmp	r3, #0
 800a292:	dd48      	ble.n	800a326 <__sflush_r+0xae>
 800a294:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a296:	2e00      	cmp	r6, #0
 800a298:	d045      	beq.n	800a326 <__sflush_r+0xae>
 800a29a:	2300      	movs	r3, #0
 800a29c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a2a0:	682f      	ldr	r7, [r5, #0]
 800a2a2:	6a21      	ldr	r1, [r4, #32]
 800a2a4:	602b      	str	r3, [r5, #0]
 800a2a6:	d030      	beq.n	800a30a <__sflush_r+0x92>
 800a2a8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a2aa:	89a3      	ldrh	r3, [r4, #12]
 800a2ac:	0759      	lsls	r1, r3, #29
 800a2ae:	d505      	bpl.n	800a2bc <__sflush_r+0x44>
 800a2b0:	6863      	ldr	r3, [r4, #4]
 800a2b2:	1ad2      	subs	r2, r2, r3
 800a2b4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a2b6:	b10b      	cbz	r3, 800a2bc <__sflush_r+0x44>
 800a2b8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a2ba:	1ad2      	subs	r2, r2, r3
 800a2bc:	2300      	movs	r3, #0
 800a2be:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a2c0:	6a21      	ldr	r1, [r4, #32]
 800a2c2:	4628      	mov	r0, r5
 800a2c4:	47b0      	blx	r6
 800a2c6:	1c43      	adds	r3, r0, #1
 800a2c8:	89a3      	ldrh	r3, [r4, #12]
 800a2ca:	d106      	bne.n	800a2da <__sflush_r+0x62>
 800a2cc:	6829      	ldr	r1, [r5, #0]
 800a2ce:	291d      	cmp	r1, #29
 800a2d0:	d82b      	bhi.n	800a32a <__sflush_r+0xb2>
 800a2d2:	4a2a      	ldr	r2, [pc, #168]	@ (800a37c <__sflush_r+0x104>)
 800a2d4:	40ca      	lsrs	r2, r1
 800a2d6:	07d6      	lsls	r6, r2, #31
 800a2d8:	d527      	bpl.n	800a32a <__sflush_r+0xb2>
 800a2da:	2200      	movs	r2, #0
 800a2dc:	6062      	str	r2, [r4, #4]
 800a2de:	04d9      	lsls	r1, r3, #19
 800a2e0:	6922      	ldr	r2, [r4, #16]
 800a2e2:	6022      	str	r2, [r4, #0]
 800a2e4:	d504      	bpl.n	800a2f0 <__sflush_r+0x78>
 800a2e6:	1c42      	adds	r2, r0, #1
 800a2e8:	d101      	bne.n	800a2ee <__sflush_r+0x76>
 800a2ea:	682b      	ldr	r3, [r5, #0]
 800a2ec:	b903      	cbnz	r3, 800a2f0 <__sflush_r+0x78>
 800a2ee:	6560      	str	r0, [r4, #84]	@ 0x54
 800a2f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a2f2:	602f      	str	r7, [r5, #0]
 800a2f4:	b1b9      	cbz	r1, 800a326 <__sflush_r+0xae>
 800a2f6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a2fa:	4299      	cmp	r1, r3
 800a2fc:	d002      	beq.n	800a304 <__sflush_r+0x8c>
 800a2fe:	4628      	mov	r0, r5
 800a300:	f7ff fbf4 	bl	8009aec <_free_r>
 800a304:	2300      	movs	r3, #0
 800a306:	6363      	str	r3, [r4, #52]	@ 0x34
 800a308:	e00d      	b.n	800a326 <__sflush_r+0xae>
 800a30a:	2301      	movs	r3, #1
 800a30c:	4628      	mov	r0, r5
 800a30e:	47b0      	blx	r6
 800a310:	4602      	mov	r2, r0
 800a312:	1c50      	adds	r0, r2, #1
 800a314:	d1c9      	bne.n	800a2aa <__sflush_r+0x32>
 800a316:	682b      	ldr	r3, [r5, #0]
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d0c6      	beq.n	800a2aa <__sflush_r+0x32>
 800a31c:	2b1d      	cmp	r3, #29
 800a31e:	d001      	beq.n	800a324 <__sflush_r+0xac>
 800a320:	2b16      	cmp	r3, #22
 800a322:	d11e      	bne.n	800a362 <__sflush_r+0xea>
 800a324:	602f      	str	r7, [r5, #0]
 800a326:	2000      	movs	r0, #0
 800a328:	e022      	b.n	800a370 <__sflush_r+0xf8>
 800a32a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a32e:	b21b      	sxth	r3, r3
 800a330:	e01b      	b.n	800a36a <__sflush_r+0xf2>
 800a332:	690f      	ldr	r7, [r1, #16]
 800a334:	2f00      	cmp	r7, #0
 800a336:	d0f6      	beq.n	800a326 <__sflush_r+0xae>
 800a338:	0793      	lsls	r3, r2, #30
 800a33a:	680e      	ldr	r6, [r1, #0]
 800a33c:	bf08      	it	eq
 800a33e:	694b      	ldreq	r3, [r1, #20]
 800a340:	600f      	str	r7, [r1, #0]
 800a342:	bf18      	it	ne
 800a344:	2300      	movne	r3, #0
 800a346:	eba6 0807 	sub.w	r8, r6, r7
 800a34a:	608b      	str	r3, [r1, #8]
 800a34c:	f1b8 0f00 	cmp.w	r8, #0
 800a350:	dde9      	ble.n	800a326 <__sflush_r+0xae>
 800a352:	6a21      	ldr	r1, [r4, #32]
 800a354:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a356:	4643      	mov	r3, r8
 800a358:	463a      	mov	r2, r7
 800a35a:	4628      	mov	r0, r5
 800a35c:	47b0      	blx	r6
 800a35e:	2800      	cmp	r0, #0
 800a360:	dc08      	bgt.n	800a374 <__sflush_r+0xfc>
 800a362:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a366:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a36a:	81a3      	strh	r3, [r4, #12]
 800a36c:	f04f 30ff 	mov.w	r0, #4294967295
 800a370:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a374:	4407      	add	r7, r0
 800a376:	eba8 0800 	sub.w	r8, r8, r0
 800a37a:	e7e7      	b.n	800a34c <__sflush_r+0xd4>
 800a37c:	20400001 	.word	0x20400001

0800a380 <_fflush_r>:
 800a380:	b538      	push	{r3, r4, r5, lr}
 800a382:	690b      	ldr	r3, [r1, #16]
 800a384:	4605      	mov	r5, r0
 800a386:	460c      	mov	r4, r1
 800a388:	b913      	cbnz	r3, 800a390 <_fflush_r+0x10>
 800a38a:	2500      	movs	r5, #0
 800a38c:	4628      	mov	r0, r5
 800a38e:	bd38      	pop	{r3, r4, r5, pc}
 800a390:	b118      	cbz	r0, 800a39a <_fflush_r+0x1a>
 800a392:	6a03      	ldr	r3, [r0, #32]
 800a394:	b90b      	cbnz	r3, 800a39a <_fflush_r+0x1a>
 800a396:	f7ff f951 	bl	800963c <__sinit>
 800a39a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d0f3      	beq.n	800a38a <_fflush_r+0xa>
 800a3a2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a3a4:	07d0      	lsls	r0, r2, #31
 800a3a6:	d404      	bmi.n	800a3b2 <_fflush_r+0x32>
 800a3a8:	0599      	lsls	r1, r3, #22
 800a3aa:	d402      	bmi.n	800a3b2 <_fflush_r+0x32>
 800a3ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a3ae:	f7ff fb9a 	bl	8009ae6 <__retarget_lock_acquire_recursive>
 800a3b2:	4628      	mov	r0, r5
 800a3b4:	4621      	mov	r1, r4
 800a3b6:	f7ff ff5f 	bl	800a278 <__sflush_r>
 800a3ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a3bc:	07da      	lsls	r2, r3, #31
 800a3be:	4605      	mov	r5, r0
 800a3c0:	d4e4      	bmi.n	800a38c <_fflush_r+0xc>
 800a3c2:	89a3      	ldrh	r3, [r4, #12]
 800a3c4:	059b      	lsls	r3, r3, #22
 800a3c6:	d4e1      	bmi.n	800a38c <_fflush_r+0xc>
 800a3c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a3ca:	f7ff fb8d 	bl	8009ae8 <__retarget_lock_release_recursive>
 800a3ce:	e7dd      	b.n	800a38c <_fflush_r+0xc>

0800a3d0 <__swhatbuf_r>:
 800a3d0:	b570      	push	{r4, r5, r6, lr}
 800a3d2:	460c      	mov	r4, r1
 800a3d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3d8:	2900      	cmp	r1, #0
 800a3da:	b096      	sub	sp, #88	@ 0x58
 800a3dc:	4615      	mov	r5, r2
 800a3de:	461e      	mov	r6, r3
 800a3e0:	da0d      	bge.n	800a3fe <__swhatbuf_r+0x2e>
 800a3e2:	89a3      	ldrh	r3, [r4, #12]
 800a3e4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a3e8:	f04f 0100 	mov.w	r1, #0
 800a3ec:	bf14      	ite	ne
 800a3ee:	2340      	movne	r3, #64	@ 0x40
 800a3f0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a3f4:	2000      	movs	r0, #0
 800a3f6:	6031      	str	r1, [r6, #0]
 800a3f8:	602b      	str	r3, [r5, #0]
 800a3fa:	b016      	add	sp, #88	@ 0x58
 800a3fc:	bd70      	pop	{r4, r5, r6, pc}
 800a3fe:	466a      	mov	r2, sp
 800a400:	f000 f848 	bl	800a494 <_fstat_r>
 800a404:	2800      	cmp	r0, #0
 800a406:	dbec      	blt.n	800a3e2 <__swhatbuf_r+0x12>
 800a408:	9901      	ldr	r1, [sp, #4]
 800a40a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a40e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a412:	4259      	negs	r1, r3
 800a414:	4159      	adcs	r1, r3
 800a416:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a41a:	e7eb      	b.n	800a3f4 <__swhatbuf_r+0x24>

0800a41c <__smakebuf_r>:
 800a41c:	898b      	ldrh	r3, [r1, #12]
 800a41e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a420:	079d      	lsls	r5, r3, #30
 800a422:	4606      	mov	r6, r0
 800a424:	460c      	mov	r4, r1
 800a426:	d507      	bpl.n	800a438 <__smakebuf_r+0x1c>
 800a428:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a42c:	6023      	str	r3, [r4, #0]
 800a42e:	6123      	str	r3, [r4, #16]
 800a430:	2301      	movs	r3, #1
 800a432:	6163      	str	r3, [r4, #20]
 800a434:	b003      	add	sp, #12
 800a436:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a438:	ab01      	add	r3, sp, #4
 800a43a:	466a      	mov	r2, sp
 800a43c:	f7ff ffc8 	bl	800a3d0 <__swhatbuf_r>
 800a440:	9f00      	ldr	r7, [sp, #0]
 800a442:	4605      	mov	r5, r0
 800a444:	4639      	mov	r1, r7
 800a446:	4630      	mov	r0, r6
 800a448:	f7ff fbbc 	bl	8009bc4 <_malloc_r>
 800a44c:	b948      	cbnz	r0, 800a462 <__smakebuf_r+0x46>
 800a44e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a452:	059a      	lsls	r2, r3, #22
 800a454:	d4ee      	bmi.n	800a434 <__smakebuf_r+0x18>
 800a456:	f023 0303 	bic.w	r3, r3, #3
 800a45a:	f043 0302 	orr.w	r3, r3, #2
 800a45e:	81a3      	strh	r3, [r4, #12]
 800a460:	e7e2      	b.n	800a428 <__smakebuf_r+0xc>
 800a462:	89a3      	ldrh	r3, [r4, #12]
 800a464:	6020      	str	r0, [r4, #0]
 800a466:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a46a:	81a3      	strh	r3, [r4, #12]
 800a46c:	9b01      	ldr	r3, [sp, #4]
 800a46e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a472:	b15b      	cbz	r3, 800a48c <__smakebuf_r+0x70>
 800a474:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a478:	4630      	mov	r0, r6
 800a47a:	f000 f81d 	bl	800a4b8 <_isatty_r>
 800a47e:	b128      	cbz	r0, 800a48c <__smakebuf_r+0x70>
 800a480:	89a3      	ldrh	r3, [r4, #12]
 800a482:	f023 0303 	bic.w	r3, r3, #3
 800a486:	f043 0301 	orr.w	r3, r3, #1
 800a48a:	81a3      	strh	r3, [r4, #12]
 800a48c:	89a3      	ldrh	r3, [r4, #12]
 800a48e:	431d      	orrs	r5, r3
 800a490:	81a5      	strh	r5, [r4, #12]
 800a492:	e7cf      	b.n	800a434 <__smakebuf_r+0x18>

0800a494 <_fstat_r>:
 800a494:	b538      	push	{r3, r4, r5, lr}
 800a496:	4d07      	ldr	r5, [pc, #28]	@ (800a4b4 <_fstat_r+0x20>)
 800a498:	2300      	movs	r3, #0
 800a49a:	4604      	mov	r4, r0
 800a49c:	4608      	mov	r0, r1
 800a49e:	4611      	mov	r1, r2
 800a4a0:	602b      	str	r3, [r5, #0]
 800a4a2:	f7f7 f880 	bl	80015a6 <_fstat>
 800a4a6:	1c43      	adds	r3, r0, #1
 800a4a8:	d102      	bne.n	800a4b0 <_fstat_r+0x1c>
 800a4aa:	682b      	ldr	r3, [r5, #0]
 800a4ac:	b103      	cbz	r3, 800a4b0 <_fstat_r+0x1c>
 800a4ae:	6023      	str	r3, [r4, #0]
 800a4b0:	bd38      	pop	{r3, r4, r5, pc}
 800a4b2:	bf00      	nop
 800a4b4:	200015ec 	.word	0x200015ec

0800a4b8 <_isatty_r>:
 800a4b8:	b538      	push	{r3, r4, r5, lr}
 800a4ba:	4d06      	ldr	r5, [pc, #24]	@ (800a4d4 <_isatty_r+0x1c>)
 800a4bc:	2300      	movs	r3, #0
 800a4be:	4604      	mov	r4, r0
 800a4c0:	4608      	mov	r0, r1
 800a4c2:	602b      	str	r3, [r5, #0]
 800a4c4:	f7f7 f87f 	bl	80015c6 <_isatty>
 800a4c8:	1c43      	adds	r3, r0, #1
 800a4ca:	d102      	bne.n	800a4d2 <_isatty_r+0x1a>
 800a4cc:	682b      	ldr	r3, [r5, #0]
 800a4ce:	b103      	cbz	r3, 800a4d2 <_isatty_r+0x1a>
 800a4d0:	6023      	str	r3, [r4, #0]
 800a4d2:	bd38      	pop	{r3, r4, r5, pc}
 800a4d4:	200015ec 	.word	0x200015ec

0800a4d8 <_sbrk_r>:
 800a4d8:	b538      	push	{r3, r4, r5, lr}
 800a4da:	4d06      	ldr	r5, [pc, #24]	@ (800a4f4 <_sbrk_r+0x1c>)
 800a4dc:	2300      	movs	r3, #0
 800a4de:	4604      	mov	r4, r0
 800a4e0:	4608      	mov	r0, r1
 800a4e2:	602b      	str	r3, [r5, #0]
 800a4e4:	f7f7 f888 	bl	80015f8 <_sbrk>
 800a4e8:	1c43      	adds	r3, r0, #1
 800a4ea:	d102      	bne.n	800a4f2 <_sbrk_r+0x1a>
 800a4ec:	682b      	ldr	r3, [r5, #0]
 800a4ee:	b103      	cbz	r3, 800a4f2 <_sbrk_r+0x1a>
 800a4f0:	6023      	str	r3, [r4, #0]
 800a4f2:	bd38      	pop	{r3, r4, r5, pc}
 800a4f4:	200015ec 	.word	0x200015ec

0800a4f8 <_init>:
 800a4f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4fa:	bf00      	nop
 800a4fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4fe:	bc08      	pop	{r3}
 800a500:	469e      	mov	lr, r3
 800a502:	4770      	bx	lr

0800a504 <_fini>:
 800a504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a506:	bf00      	nop
 800a508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a50a:	bc08      	pop	{r3}
 800a50c:	469e      	mov	lr, r3
 800a50e:	4770      	bx	lr
