
Xrobot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000109bc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a90  08010b50  08010b50  00020b50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080115e0  080115e0  00030224  2**0
                  CONTENTS
  4 .ARM          00000008  080115e0  080115e0  000215e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080115e8  080115e8  00030224  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080115e8  080115e8  000215e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080115ec  080115ec  000215ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000224  20000000  080115f0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030224  2**0
                  CONTENTS
 10 .bss          000052b4  20000224  20000224  00030224  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200054d8  200054d8  00030224  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030224  2**0
                  CONTENTS, READONLY
 13 .debug_info   000225ad  00000000  00000000  00030254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004d85  00000000  00000000  00052801  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a48  00000000  00000000  00057588  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001850  00000000  00000000  00058fd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00007260  00000000  00000000  0005a820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f1db  00000000  00000000  00061a80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d2108  00000000  00000000  00080c5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00152d63  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000801c  00000000  00000000  00152db4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000224 	.word	0x20000224
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010b34 	.word	0x08010b34

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000228 	.word	0x20000228
 80001cc:	08010b34 	.word	0x08010b34

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <ws2812NumOn>:

uint16_t g_led_data[(TOTALNUM*24)+CYCLE_RESET]={0,};//CYCLE_RESET of data = 0, not BIT_HIGH or BIT_LOW


void ws2812NumOn(uint32_t led_cnt)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start_DMA(&htim8, TIM_CHANNEL_1, (uint16_t *)g_led_data, (TOTALNUM*24)+CYCLE_RESET);
 8000eb4:	f44f 731f 	mov.w	r3, #636	; 0x27c
 8000eb8:	4a04      	ldr	r2, [pc, #16]	; (8000ecc <ws2812NumOn+0x20>)
 8000eba:	2100      	movs	r1, #0
 8000ebc:	4804      	ldr	r0, [pc, #16]	; (8000ed0 <ws2812NumOn+0x24>)
 8000ebe:	f005 fb4b 	bl	8006558 <HAL_TIM_PWM_Start_DMA>
}
 8000ec2:	bf00      	nop
 8000ec4:	3708      	adds	r7, #8
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	20000240 	.word	0x20000240
 8000ed0:	20000924 	.word	0x20000924

08000ed4 <ws2812SetColor>:


void ws2812SetColor(uint32_t index, uint8_t red, uint8_t green, uint8_t blue)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b09d      	sub	sp, #116	; 0x74
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
 8000edc:	4608      	mov	r0, r1
 8000ede:	4611      	mov	r1, r2
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	70fb      	strb	r3, [r7, #3]
 8000ee6:	460b      	mov	r3, r1
 8000ee8:	70bb      	strb	r3, [r7, #2]
 8000eea:	4613      	mov	r3, r2
 8000eec:	707b      	strb	r3, [r7, #1]
	uint32_t buf[TOTALNUM];

	buf[index] = green*0x10000 + red*0x100 + blue;	//8bit+8bit+8bit=24bit
 8000eee:	78bb      	ldrb	r3, [r7, #2]
 8000ef0:	021a      	lsls	r2, r3, #8
 8000ef2:	78fb      	ldrb	r3, [r7, #3]
 8000ef4:	4413      	add	r3, r2
 8000ef6:	021a      	lsls	r2, r3, #8
 8000ef8:	787b      	ldrb	r3, [r7, #1]
 8000efa:	4413      	add	r3, r2
 8000efc:	461a      	mov	r2, r3
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	009b      	lsls	r3, r3, #2
 8000f02:	3370      	adds	r3, #112	; 0x70
 8000f04:	443b      	add	r3, r7
 8000f06:	f843 2c64 	str.w	r2, [r3, #-100]

	for(int i=0;i<24;i++)
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000f0e:	e02c      	b.n	8000f6a <ws2812SetColor+0x96>
	{
		if(buf[index]&(1<<i)) {g_led_data[(TOTALNUM-index)*24-i] = BIT_HIGH;}
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	009b      	lsls	r3, r3, #2
 8000f14:	3370      	adds	r3, #112	; 0x70
 8000f16:	443b      	add	r3, r7
 8000f18:	f853 3c64 	ldr.w	r3, [r3, #-100]
 8000f1c:	2101      	movs	r1, #1
 8000f1e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8000f20:	fa01 f202 	lsl.w	r2, r1, r2
 8000f24:	4013      	ands	r3, r2
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d00e      	beq.n	8000f48 <ws2812SetColor+0x74>
 8000f2a:	687a      	ldr	r2, [r7, #4]
 8000f2c:	4613      	mov	r3, r2
 8000f2e:	0092      	lsls	r2, r2, #2
 8000f30:	1a9b      	subs	r3, r3, r2
 8000f32:	00db      	lsls	r3, r3, #3
 8000f34:	461a      	mov	r2, r3
 8000f36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000f38:	1ad3      	subs	r3, r2, r3
 8000f3a:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8000f3e:	4a10      	ldr	r2, [pc, #64]	; (8000f80 <ws2812SetColor+0xac>)
 8000f40:	2143      	movs	r1, #67	; 0x43
 8000f42:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000f46:	e00d      	b.n	8000f64 <ws2812SetColor+0x90>
		else {g_led_data[(TOTALNUM-index)*24-i] = BIT_LOW;}
 8000f48:	687a      	ldr	r2, [r7, #4]
 8000f4a:	4613      	mov	r3, r2
 8000f4c:	0092      	lsls	r2, r2, #2
 8000f4e:	1a9b      	subs	r3, r3, r2
 8000f50:	00db      	lsls	r3, r3, #3
 8000f52:	461a      	mov	r2, r3
 8000f54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000f56:	1ad3      	subs	r3, r2, r3
 8000f58:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8000f5c:	4a08      	ldr	r2, [pc, #32]	; (8000f80 <ws2812SetColor+0xac>)
 8000f5e:	2121      	movs	r1, #33	; 0x21
 8000f60:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int i=0;i<24;i++)
 8000f64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000f66:	3301      	adds	r3, #1
 8000f68:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000f6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000f6c:	2b17      	cmp	r3, #23
 8000f6e:	ddcf      	ble.n	8000f10 <ws2812SetColor+0x3c>
	}
}
 8000f70:	bf00      	nop
 8000f72:	bf00      	nop
 8000f74:	3774      	adds	r7, #116	; 0x74
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop
 8000f80:	20000240 	.word	0x20000240

08000f84 <ws2812AllColor>:


void ws2812AllColor(uint8_t red, uint8_t green, uint8_t blue)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b087      	sub	sp, #28
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	71fb      	strb	r3, [r7, #7]
 8000f8e:	460b      	mov	r3, r1
 8000f90:	71bb      	strb	r3, [r7, #6]
 8000f92:	4613      	mov	r3, r2
 8000f94:	717b      	strb	r3, [r7, #5]
	uint32_t buf;

	buf = green*0x10000 + red*0x100 + blue;	//8bit+8bit+8bit=24bit
 8000f96:	79bb      	ldrb	r3, [r7, #6]
 8000f98:	021a      	lsls	r2, r3, #8
 8000f9a:	79fb      	ldrb	r3, [r7, #7]
 8000f9c:	4413      	add	r3, r2
 8000f9e:	021a      	lsls	r2, r3, #8
 8000fa0:	797b      	ldrb	r3, [r7, #5]
 8000fa2:	4413      	add	r3, r2
 8000fa4:	60fb      	str	r3, [r7, #12]

	for(int j=TOTALNUM;j>0;j--)
 8000fa6:	2318      	movs	r3, #24
 8000fa8:	617b      	str	r3, [r7, #20]
 8000faa:	e02d      	b.n	8001008 <ws2812AllColor+0x84>
	{
		for(int i=0;i<24;i++)
 8000fac:	2300      	movs	r3, #0
 8000fae:	613b      	str	r3, [r7, #16]
 8000fb0:	e024      	b.n	8000ffc <ws2812AllColor+0x78>
		{
			if(buf&(1<<i)) {g_led_data[(j*24)-i] = BIT_HIGH;}
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	693b      	ldr	r3, [r7, #16]
 8000fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fba:	461a      	mov	r2, r3
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d00c      	beq.n	8000fde <ws2812AllColor+0x5a>
 8000fc4:	697a      	ldr	r2, [r7, #20]
 8000fc6:	4613      	mov	r3, r2
 8000fc8:	005b      	lsls	r3, r3, #1
 8000fca:	4413      	add	r3, r2
 8000fcc:	00db      	lsls	r3, r3, #3
 8000fce:	461a      	mov	r2, r3
 8000fd0:	693b      	ldr	r3, [r7, #16]
 8000fd2:	1ad3      	subs	r3, r2, r3
 8000fd4:	4a11      	ldr	r2, [pc, #68]	; (800101c <ws2812AllColor+0x98>)
 8000fd6:	2143      	movs	r1, #67	; 0x43
 8000fd8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000fdc:	e00b      	b.n	8000ff6 <ws2812AllColor+0x72>
			else {g_led_data[(j*24)-i] = BIT_LOW;}
 8000fde:	697a      	ldr	r2, [r7, #20]
 8000fe0:	4613      	mov	r3, r2
 8000fe2:	005b      	lsls	r3, r3, #1
 8000fe4:	4413      	add	r3, r2
 8000fe6:	00db      	lsls	r3, r3, #3
 8000fe8:	461a      	mov	r2, r3
 8000fea:	693b      	ldr	r3, [r7, #16]
 8000fec:	1ad3      	subs	r3, r2, r3
 8000fee:	4a0b      	ldr	r2, [pc, #44]	; (800101c <ws2812AllColor+0x98>)
 8000ff0:	2121      	movs	r1, #33	; 0x21
 8000ff2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i=0;i<24;i++)
 8000ff6:	693b      	ldr	r3, [r7, #16]
 8000ff8:	3301      	adds	r3, #1
 8000ffa:	613b      	str	r3, [r7, #16]
 8000ffc:	693b      	ldr	r3, [r7, #16]
 8000ffe:	2b17      	cmp	r3, #23
 8001000:	ddd7      	ble.n	8000fb2 <ws2812AllColor+0x2e>
	for(int j=TOTALNUM;j>0;j--)
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	3b01      	subs	r3, #1
 8001006:	617b      	str	r3, [r7, #20]
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	2b00      	cmp	r3, #0
 800100c:	dcce      	bgt.n	8000fac <ws2812AllColor+0x28>
		}
	}
}
 800100e:	bf00      	nop
 8001010:	bf00      	nop
 8001012:	371c      	adds	r7, #28
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr
 800101c:	20000240 	.word	0x20000240

08001020 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001024:	4b17      	ldr	r3, [pc, #92]	; (8001084 <MX_CAN1_Init+0x64>)
 8001026:	4a18      	ldr	r2, [pc, #96]	; (8001088 <MX_CAN1_Init+0x68>)
 8001028:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 800102a:	4b16      	ldr	r3, [pc, #88]	; (8001084 <MX_CAN1_Init+0x64>)
 800102c:	2206      	movs	r2, #6
 800102e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001030:	4b14      	ldr	r3, [pc, #80]	; (8001084 <MX_CAN1_Init+0x64>)
 8001032:	2200      	movs	r2, #0
 8001034:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001036:	4b13      	ldr	r3, [pc, #76]	; (8001084 <MX_CAN1_Init+0x64>)
 8001038:	2200      	movs	r2, #0
 800103a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_10TQ;
 800103c:	4b11      	ldr	r3, [pc, #68]	; (8001084 <MX_CAN1_Init+0x64>)
 800103e:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 8001042:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8001044:	4b0f      	ldr	r3, [pc, #60]	; (8001084 <MX_CAN1_Init+0x64>)
 8001046:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800104a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800104c:	4b0d      	ldr	r3, [pc, #52]	; (8001084 <MX_CAN1_Init+0x64>)
 800104e:	2200      	movs	r2, #0
 8001050:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8001052:	4b0c      	ldr	r3, [pc, #48]	; (8001084 <MX_CAN1_Init+0x64>)
 8001054:	2201      	movs	r2, #1
 8001056:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001058:	4b0a      	ldr	r3, [pc, #40]	; (8001084 <MX_CAN1_Init+0x64>)
 800105a:	2200      	movs	r2, #0
 800105c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800105e:	4b09      	ldr	r3, [pc, #36]	; (8001084 <MX_CAN1_Init+0x64>)
 8001060:	2200      	movs	r2, #0
 8001062:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001064:	4b07      	ldr	r3, [pc, #28]	; (8001084 <MX_CAN1_Init+0x64>)
 8001066:	2200      	movs	r2, #0
 8001068:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800106a:	4b06      	ldr	r3, [pc, #24]	; (8001084 <MX_CAN1_Init+0x64>)
 800106c:	2200      	movs	r2, #0
 800106e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001070:	4804      	ldr	r0, [pc, #16]	; (8001084 <MX_CAN1_Init+0x64>)
 8001072:	f002 fd8b 	bl	8003b8c <HAL_CAN_Init>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 800107c:	f001 fe4a 	bl	8002d14 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001080:	bf00      	nop
 8001082:	bd80      	pop	{r7, pc}
 8001084:	20000788 	.word	0x20000788
 8001088:	40006400 	.word	0x40006400

0800108c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b08a      	sub	sp, #40	; 0x28
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001094:	f107 0314 	add.w	r3, r7, #20
 8001098:	2200      	movs	r2, #0
 800109a:	601a      	str	r2, [r3, #0]
 800109c:	605a      	str	r2, [r3, #4]
 800109e:	609a      	str	r2, [r3, #8]
 80010a0:	60da      	str	r2, [r3, #12]
 80010a2:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a1d      	ldr	r2, [pc, #116]	; (8001120 <HAL_CAN_MspInit+0x94>)
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d134      	bne.n	8001118 <HAL_CAN_MspInit+0x8c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80010ae:	2300      	movs	r3, #0
 80010b0:	613b      	str	r3, [r7, #16]
 80010b2:	4b1c      	ldr	r3, [pc, #112]	; (8001124 <HAL_CAN_MspInit+0x98>)
 80010b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b6:	4a1b      	ldr	r2, [pc, #108]	; (8001124 <HAL_CAN_MspInit+0x98>)
 80010b8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80010bc:	6413      	str	r3, [r2, #64]	; 0x40
 80010be:	4b19      	ldr	r3, [pc, #100]	; (8001124 <HAL_CAN_MspInit+0x98>)
 80010c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010c6:	613b      	str	r3, [r7, #16]
 80010c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ca:	2300      	movs	r3, #0
 80010cc:	60fb      	str	r3, [r7, #12]
 80010ce:	4b15      	ldr	r3, [pc, #84]	; (8001124 <HAL_CAN_MspInit+0x98>)
 80010d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d2:	4a14      	ldr	r2, [pc, #80]	; (8001124 <HAL_CAN_MspInit+0x98>)
 80010d4:	f043 0302 	orr.w	r3, r3, #2
 80010d8:	6313      	str	r3, [r2, #48]	; 0x30
 80010da:	4b12      	ldr	r3, [pc, #72]	; (8001124 <HAL_CAN_MspInit+0x98>)
 80010dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010de:	f003 0302 	and.w	r3, r3, #2
 80010e2:	60fb      	str	r3, [r7, #12]
 80010e4:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80010e6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80010ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ec:	2302      	movs	r3, #2
 80010ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f0:	2300      	movs	r3, #0
 80010f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010f4:	2303      	movs	r3, #3
 80010f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80010f8:	2309      	movs	r3, #9
 80010fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010fc:	f107 0314 	add.w	r3, r7, #20
 8001100:	4619      	mov	r1, r3
 8001102:	4809      	ldr	r0, [pc, #36]	; (8001128 <HAL_CAN_MspInit+0x9c>)
 8001104:	f004 f8f0 	bl	80052e8 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8001108:	2200      	movs	r2, #0
 800110a:	2105      	movs	r1, #5
 800110c:	2014      	movs	r0, #20
 800110e:	f003 fcb1 	bl	8004a74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001112:	2014      	movs	r0, #20
 8001114:	f003 fcca 	bl	8004aac <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001118:	bf00      	nop
 800111a:	3728      	adds	r7, #40	; 0x28
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	40006400 	.word	0x40006400
 8001124:	40023800 	.word	0x40023800
 8001128:	40020400 	.word	0x40020400

0800112c <CanInit>:
}

/* USER CODE BEGIN 1 */

void CanInit(uint32_t id, uint32_t mask)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
 8001134:	6039      	str	r1, [r7, #0]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
    sFilterConfig.FilterActivation = ENABLE;
    sFilterConfig.SlaveStartFilterBank = 0;

	#else//example idmask mode
    sFilterConfig.FilterBank = 0;
 8001136:	4b23      	ldr	r3, [pc, #140]	; (80011c4 <CanInit+0x98>)
 8001138:	2200      	movs	r2, #0
 800113a:	615a      	str	r2, [r3, #20]
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800113c:	4b21      	ldr	r3, [pc, #132]	; (80011c4 <CanInit+0x98>)
 800113e:	2200      	movs	r2, #0
 8001140:	619a      	str	r2, [r3, #24]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001142:	4b20      	ldr	r3, [pc, #128]	; (80011c4 <CanInit+0x98>)
 8001144:	2201      	movs	r2, #1
 8001146:	61da      	str	r2, [r3, #28]
    sFilterConfig.FilterIdHigh = (id<<3)>>16;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	00db      	lsls	r3, r3, #3
 800114c:	0c1b      	lsrs	r3, r3, #16
 800114e:	4a1d      	ldr	r2, [pc, #116]	; (80011c4 <CanInit+0x98>)
 8001150:	6013      	str	r3, [r2, #0]
    sFilterConfig.FilterIdLow = ((id<<3)&0xffff)|(0x1<<2);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	00db      	lsls	r3, r3, #3
 8001156:	b29b      	uxth	r3, r3
 8001158:	f043 0304 	orr.w	r3, r3, #4
 800115c:	4a19      	ldr	r2, [pc, #100]	; (80011c4 <CanInit+0x98>)
 800115e:	6053      	str	r3, [r2, #4]
    sFilterConfig.FilterMaskIdHigh = (mask<<3)>>16;
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	00db      	lsls	r3, r3, #3
 8001164:	0c1b      	lsrs	r3, r3, #16
 8001166:	4a17      	ldr	r2, [pc, #92]	; (80011c4 <CanInit+0x98>)
 8001168:	6093      	str	r3, [r2, #8]
    sFilterConfig.FilterMaskIdLow = ((mask<<3)&0xffff)|(0x1<<2);
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	00db      	lsls	r3, r3, #3
 800116e:	b29b      	uxth	r3, r3
 8001170:	f043 0304 	orr.w	r3, r3, #4
 8001174:	4a13      	ldr	r2, [pc, #76]	; (80011c4 <CanInit+0x98>)
 8001176:	60d3      	str	r3, [r2, #12]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001178:	4b12      	ldr	r3, [pc, #72]	; (80011c4 <CanInit+0x98>)
 800117a:	2200      	movs	r2, #0
 800117c:	611a      	str	r2, [r3, #16]
    sFilterConfig.FilterActivation = ENABLE;
 800117e:	4b11      	ldr	r3, [pc, #68]	; (80011c4 <CanInit+0x98>)
 8001180:	2201      	movs	r2, #1
 8001182:	621a      	str	r2, [r3, #32]
    sFilterConfig.SlaveStartFilterBank = 0;
 8001184:	4b0f      	ldr	r3, [pc, #60]	; (80011c4 <CanInit+0x98>)
 8001186:	2200      	movs	r2, #0
 8001188:	625a      	str	r2, [r3, #36]	; 0x24
    #endif

    if (HAL_CAN_Start(&hcan1) != HAL_OK){Error_Handler();}/* Start Error */
 800118a:	480f      	ldr	r0, [pc, #60]	; (80011c8 <CanInit+0x9c>)
 800118c:	f002 feda 	bl	8003f44 <HAL_CAN_Start>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <CanInit+0x6e>
 8001196:	f001 fdbd 	bl	8002d14 <Error_Handler>
    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK){while(1){;}}
 800119a:	2102      	movs	r1, #2
 800119c:	480a      	ldr	r0, [pc, #40]	; (80011c8 <CanInit+0x9c>)
 800119e:	f003 f937 	bl	8004410 <HAL_CAN_ActivateNotification>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d000      	beq.n	80011aa <CanInit+0x7e>
 80011a8:	e7fe      	b.n	80011a8 <CanInit+0x7c>

    if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 80011aa:	4906      	ldr	r1, [pc, #24]	; (80011c4 <CanInit+0x98>)
 80011ac:	4806      	ldr	r0, [pc, #24]	; (80011c8 <CanInit+0x9c>)
 80011ae:	f002 fde9 	bl	8003d84 <HAL_CAN_ConfigFilter>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <CanInit+0x90>
    {
		/* Filter configuration Error */
		Error_Handler();
 80011b8:	f001 fdac 	bl	8002d14 <Error_Handler>
    }
}
 80011bc:	bf00      	nop
 80011be:	3708      	adds	r7, #8
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	20000760 	.word	0x20000760
 80011c8:	20000788 	.word	0x20000788

080011cc <sendCan>:

void sendCan(uint32_t ID, uint8_t *buf, uint8_t len, uint8_t ext)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b08c      	sub	sp, #48	; 0x30
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	60f8      	str	r0, [r7, #12]
 80011d4:	60b9      	str	r1, [r7, #8]
 80011d6:	4611      	mov	r1, r2
 80011d8:	461a      	mov	r2, r3
 80011da:	460b      	mov	r3, r1
 80011dc:	71fb      	strb	r3, [r7, #7]
 80011de:	4613      	mov	r3, r2
 80011e0:	71bb      	strb	r3, [r7, #6]
	CAN_TxHeaderTypeDef tCan_Tx_Header;

    uint32_t dwTxMailBox;
    uint32_t dwCheck;

    tCan_Tx_Header.StdId = ID;//for send id 3001
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	617b      	str	r3, [r7, #20]
	tCan_Tx_Header.ExtId = ID;//for send id 3001
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	61bb      	str	r3, [r7, #24]
	tCan_Tx_Header.RTR = CAN_RTR_DATA;
 80011ea:	2300      	movs	r3, #0
 80011ec:	623b      	str	r3, [r7, #32]
	tCan_Tx_Header.IDE = ext ? CAN_ID_EXT : CAN_ID_STD;
 80011ee:	79bb      	ldrb	r3, [r7, #6]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <sendCan+0x2c>
 80011f4:	2304      	movs	r3, #4
 80011f6:	e000      	b.n	80011fa <sendCan+0x2e>
 80011f8:	2300      	movs	r3, #0
 80011fa:	61fb      	str	r3, [r7, #28]
	tCan_Tx_Header.DLC = len;
 80011fc:	79fb      	ldrb	r3, [r7, #7]
 80011fe:	627b      	str	r3, [r7, #36]	; 0x24
	tCan_Tx_Header.TransmitGlobalTime = DISABLE;
 8001200:	2300      	movs	r3, #0
 8001202:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

    dwTxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);	//resolve the error situation
 8001206:	480e      	ldr	r0, [pc, #56]	; (8001240 <sendCan+0x74>)
 8001208:	f002 ffbb 	bl	8004182 <HAL_CAN_GetTxMailboxesFreeLevel>
 800120c:	4603      	mov	r3, r0
 800120e:	613b      	str	r3, [r7, #16]

    if(dwTxMailBox == 0){}
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d00d      	beq.n	8001232 <sendCan+0x66>
    else
    {
        dwCheck = HAL_CAN_AddTxMessage(&hcan1, &tCan_Tx_Header, buf, &dwTxMailBox);
 8001216:	f107 0310 	add.w	r3, r7, #16
 800121a:	f107 0114 	add.w	r1, r7, #20
 800121e:	68ba      	ldr	r2, [r7, #8]
 8001220:	4807      	ldr	r0, [pc, #28]	; (8001240 <sendCan+0x74>)
 8001222:	f002 fed3 	bl	8003fcc <HAL_CAN_AddTxMessage>
 8001226:	4603      	mov	r3, r0
 8001228:	62fb      	str	r3, [r7, #44]	; 0x2c
        if(dwCheck != HAL_OK){while(1){;}}
 800122a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800122c:	2b00      	cmp	r3, #0
 800122e:	d000      	beq.n	8001232 <sendCan+0x66>
 8001230:	e7fe      	b.n	8001230 <sendCan+0x64>
    }
    osDelay(1);
 8001232:	2001      	movs	r0, #1
 8001234:	f008 f8db 	bl	80093ee <osDelay>
}
 8001238:	bf00      	nop
 800123a:	3730      	adds	r7, #48	; 0x30
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	20000788 	.word	0x20000788

08001244 <SDOMsg>:

void SDOMsg(uint8_t Node_id,uint16_t index, uint8_t subindex, uint32_t msg, uint8_t len)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	603b      	str	r3, [r7, #0]
 800124c:	4603      	mov	r3, r0
 800124e:	71fb      	strb	r3, [r7, #7]
 8001250:	460b      	mov	r3, r1
 8001252:	80bb      	strh	r3, [r7, #4]
 8001254:	4613      	mov	r3, r2
 8001256:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[8]={0,};
 8001258:	2300      	movs	r3, #0
 800125a:	60bb      	str	r3, [r7, #8]
 800125c:	2300      	movs	r3, #0
 800125e:	60fb      	str	r3, [r7, #12]

	switch (len) {
 8001260:	7e3b      	ldrb	r3, [r7, #24]
 8001262:	3b01      	subs	r3, #1
 8001264:	2b03      	cmp	r3, #3
 8001266:	d817      	bhi.n	8001298 <SDOMsg+0x54>
 8001268:	a201      	add	r2, pc, #4	; (adr r2, 8001270 <SDOMsg+0x2c>)
 800126a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800126e:	bf00      	nop
 8001270:	08001281 	.word	0x08001281
 8001274:	08001287 	.word	0x08001287
 8001278:	0800128d 	.word	0x0800128d
 800127c:	08001293 	.word	0x08001293
		case 1:
			buf[0]=0x2f;	break;	//1byte
 8001280:	232f      	movs	r3, #47	; 0x2f
 8001282:	723b      	strb	r3, [r7, #8]
 8001284:	e008      	b.n	8001298 <SDOMsg+0x54>
		case 2:
			buf[0]=0x2b;	break;	//2byte
 8001286:	232b      	movs	r3, #43	; 0x2b
 8001288:	723b      	strb	r3, [r7, #8]
 800128a:	e005      	b.n	8001298 <SDOMsg+0x54>
		case 3:
			buf[0]=0x27;	break;	//3byte
 800128c:	2327      	movs	r3, #39	; 0x27
 800128e:	723b      	strb	r3, [r7, #8]
 8001290:	e002      	b.n	8001298 <SDOMsg+0x54>
		case 4:
			buf[0]=0x23;	break;	//4byte
 8001292:	2323      	movs	r3, #35	; 0x23
 8001294:	723b      	strb	r3, [r7, #8]
 8001296:	bf00      	nop
	}

	memcpy(buf+1,&index,2);	//index
 8001298:	f107 0308 	add.w	r3, r7, #8
 800129c:	3301      	adds	r3, #1
 800129e:	88ba      	ldrh	r2, [r7, #4]
 80012a0:	801a      	strh	r2, [r3, #0]
	buf[3]=subindex;		//subindex
 80012a2:	79bb      	ldrb	r3, [r7, #6]
 80012a4:	72fb      	strb	r3, [r7, #11]
	memcpy(buf+4,&msg,len);	//data
 80012a6:	f107 0308 	add.w	r3, r7, #8
 80012aa:	3304      	adds	r3, #4
 80012ac:	7e3a      	ldrb	r2, [r7, #24]
 80012ae:	4639      	mov	r1, r7
 80012b0:	4618      	mov	r0, r3
 80012b2:	f00b fc0e 	bl	800cad2 <memcpy>

	sendCan(0x600+Node_id,buf,8,0);
 80012b6:	79fb      	ldrb	r3, [r7, #7]
 80012b8:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 80012bc:	4618      	mov	r0, r3
 80012be:	f107 0108 	add.w	r1, r7, #8
 80012c2:	2300      	movs	r3, #0
 80012c4:	2208      	movs	r2, #8
 80012c6:	f7ff ff81 	bl	80011cc <sendCan>
}
 80012ca:	bf00      	nop
 80012cc:	3710      	adds	r7, #16
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop

080012d4 <NMT_Mode>:

void NMT_Mode(uint8_t command, uint8_t Node_id)// command 1= pre-operation, 2=operation
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b084      	sub	sp, #16
 80012d8:	af00      	add	r7, sp, #0
 80012da:	4603      	mov	r3, r0
 80012dc:	460a      	mov	r2, r1
 80012de:	71fb      	strb	r3, [r7, #7]
 80012e0:	4613      	mov	r3, r2
 80012e2:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[8]={0,};
 80012e4:	2300      	movs	r3, #0
 80012e6:	60bb      	str	r3, [r7, #8]
 80012e8:	2300      	movs	r3, #0
 80012ea:	60fb      	str	r3, [r7, #12]


	if(command == 1){buf[0]=0x80;}//enter nmt pre-operational command
 80012ec:	79fb      	ldrb	r3, [r7, #7]
 80012ee:	2b01      	cmp	r3, #1
 80012f0:	d102      	bne.n	80012f8 <NMT_Mode+0x24>
 80012f2:	2380      	movs	r3, #128	; 0x80
 80012f4:	723b      	strb	r3, [r7, #8]
 80012f6:	e001      	b.n	80012fc <NMT_Mode+0x28>
	else{buf[0]=0x01;}//enter nmt operational command for PDO operation
 80012f8:	2301      	movs	r3, #1
 80012fa:	723b      	strb	r3, [r7, #8]
	buf[1]=Node_id;//node id
 80012fc:	79bb      	ldrb	r3, [r7, #6]
 80012fe:	727b      	strb	r3, [r7, #9]

	sendCan(0, buf, 8, 0);
 8001300:	f107 0108 	add.w	r1, r7, #8
 8001304:	2300      	movs	r3, #0
 8001306:	2208      	movs	r2, #8
 8001308:	2000      	movs	r0, #0
 800130a:	f7ff ff5f 	bl	80011cc <sendCan>
}
 800130e:	bf00      	nop
 8001310:	3710      	adds	r7, #16
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
	...

08001318 <PDOMapping>:


int PDOMapping(uint8_t Node_id, uint16_t PDO_index, MappingPar Param, uint8_t Num_entry)//entry rr
{
 8001318:	b082      	sub	sp, #8
 800131a:	b590      	push	{r4, r7, lr}
 800131c:	b089      	sub	sp, #36	; 0x24
 800131e:	af02      	add	r7, sp, #8
 8001320:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8001324:	e884 000c 	stmia.w	r4, {r2, r3}
 8001328:	4603      	mov	r3, r0
 800132a:	71fb      	strb	r3, [r7, #7]
 800132c:	460b      	mov	r3, r1
 800132e:	80bb      	strh	r3, [r7, #4]
	uint32_t tmp = 0;
 8001330:	2300      	movs	r3, #0
 8001332:	60fb      	str	r3, [r7, #12]
	uint16_t tmp_TxRx = 0;
 8001334:	2300      	movs	r3, #0
 8001336:	82fb      	strh	r3, [r7, #22]
	uint8_t type = 0;
 8001338:	2300      	movs	r3, #0
 800133a:	757b      	strb	r3, [r7, #21]

	if(Num_entry>=5){printf("Num_entry error: %d\n", Num_entry); return 0;}
 800133c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001340:	2b04      	cmp	r3, #4
 8001342:	d907      	bls.n	8001354 <PDOMapping+0x3c>
 8001344:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001348:	4619      	mov	r1, r3
 800134a:	4858      	ldr	r0, [pc, #352]	; (80014ac <PDOMapping+0x194>)
 800134c:	f00c f8d6 	bl	800d4fc <iprintf>
 8001350:	2300      	movs	r3, #0
 8001352:	e0a4      	b.n	800149e <PDOMapping+0x186>

	if(PDO_index>=0x1600&&PDO_index<=0x17ff){tmp_TxRx=0x200+0x100*(PDO_index-0x1600); type=0xff;}
 8001354:	88bb      	ldrh	r3, [r7, #4]
 8001356:	f5b3 5fb0 	cmp.w	r3, #5632	; 0x1600
 800135a:	d30d      	bcc.n	8001378 <PDOMapping+0x60>
 800135c:	88bb      	ldrh	r3, [r7, #4]
 800135e:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8001362:	d209      	bcs.n	8001378 <PDOMapping+0x60>
 8001364:	88bb      	ldrh	r3, [r7, #4]
 8001366:	f5a3 53af 	sub.w	r3, r3, #5600	; 0x15e0
 800136a:	3b1e      	subs	r3, #30
 800136c:	b29b      	uxth	r3, r3
 800136e:	021b      	lsls	r3, r3, #8
 8001370:	82fb      	strh	r3, [r7, #22]
 8001372:	23ff      	movs	r3, #255	; 0xff
 8001374:	757b      	strb	r3, [r7, #21]
 8001376:	e021      	b.n	80013bc <PDOMapping+0xa4>
	else if(PDO_index>=0x1a00&&PDO_index<=0x1bff) {
 8001378:	88bb      	ldrh	r3, [r7, #4]
 800137a:	f5b3 5fd0 	cmp.w	r3, #6656	; 0x1a00
 800137e:	d316      	bcc.n	80013ae <PDOMapping+0x96>
 8001380:	88bb      	ldrh	r3, [r7, #4]
 8001382:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8001386:	d212      	bcs.n	80013ae <PDOMapping+0x96>
		tmp_TxRx=0x180+0x100*(PDO_index-0x1a00);
 8001388:	88bb      	ldrh	r3, [r7, #4]
 800138a:	f5a3 53d0 	sub.w	r3, r3, #6656	; 0x1a00
 800138e:	b29b      	uxth	r3, r3
 8001390:	021b      	lsls	r3, r3, #8
 8001392:	b29b      	uxth	r3, r3
 8001394:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001398:	82fb      	strh	r3, [r7, #22]
		if(Param.option==0){type=0xfe;}
 800139a:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d102      	bne.n	80013a8 <PDOMapping+0x90>
 80013a2:	23fe      	movs	r3, #254	; 0xfe
 80013a4:	757b      	strb	r3, [r7, #21]
 80013a6:	e009      	b.n	80013bc <PDOMapping+0xa4>
		else {type=0xff;}
 80013a8:	23ff      	movs	r3, #255	; 0xff
 80013aa:	757b      	strb	r3, [r7, #21]
		if(Param.option==0){type=0xfe;}
 80013ac:	e006      	b.n	80013bc <PDOMapping+0xa4>
		}
	else {printf("PDO_index error: %d\n", PDO_index); return 0;}
 80013ae:	88bb      	ldrh	r3, [r7, #4]
 80013b0:	4619      	mov	r1, r3
 80013b2:	483f      	ldr	r0, [pc, #252]	; (80014b0 <PDOMapping+0x198>)
 80013b4:	f00c f8a2 	bl	800d4fc <iprintf>
 80013b8:	2300      	movs	r3, #0
 80013ba:	e070      	b.n	800149e <PDOMapping+0x186>

	NMT_Mode(PRE_OPERATION, Node_id);//pre-operation mode
 80013bc:	79fb      	ldrb	r3, [r7, #7]
 80013be:	4619      	mov	r1, r3
 80013c0:	2001      	movs	r0, #1
 80013c2:	f7ff ff87 	bl	80012d4 <NMT_Mode>

	for(int i=0;i<Num_entry;i++) {//clear rpdo0 mapping, 0x60ff(index) 03(subindex) 20(length)
 80013c6:	2300      	movs	r3, #0
 80013c8:	613b      	str	r3, [r7, #16]
 80013ca:	e05d      	b.n	8001488 <PDOMapping+0x170>
		SDOMsg(Node_id, PDO_index, 0, 0, 1);//clear rpdo0 mapping
 80013cc:	88b9      	ldrh	r1, [r7, #4]
 80013ce:	79f8      	ldrb	r0, [r7, #7]
 80013d0:	2301      	movs	r3, #1
 80013d2:	9300      	str	r3, [sp, #0]
 80013d4:	2300      	movs	r3, #0
 80013d6:	2200      	movs	r2, #0
 80013d8:	f7ff ff34 	bl	8001244 <SDOMsg>
		tmp=(0x10000*Param.index[i])+(0x100* Param.subindex[i])+(Param.length[i]);
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80013e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013e6:	021b      	lsls	r3, r3, #8
 80013e8:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80013ec:	693a      	ldr	r2, [r7, #16]
 80013ee:	440a      	add	r2, r1
 80013f0:	7812      	ldrb	r2, [r2, #0]
 80013f2:	4413      	add	r3, r2
 80013f4:	021b      	lsls	r3, r3, #8
 80013f6:	f107 0134 	add.w	r1, r7, #52	; 0x34
 80013fa:	693a      	ldr	r2, [r7, #16]
 80013fc:	440a      	add	r2, r1
 80013fe:	7812      	ldrb	r2, [r2, #0]
 8001400:	4413      	add	r3, r2
 8001402:	60fb      	str	r3, [r7, #12]
		SDOMsg(Node_id, PDO_index, i+1, tmp, 4);
 8001404:	693b      	ldr	r3, [r7, #16]
 8001406:	b2db      	uxtb	r3, r3
 8001408:	3301      	adds	r3, #1
 800140a:	b2da      	uxtb	r2, r3
 800140c:	88b9      	ldrh	r1, [r7, #4]
 800140e:	79f8      	ldrb	r0, [r7, #7]
 8001410:	2304      	movs	r3, #4
 8001412:	9300      	str	r3, [sp, #0]
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	f7ff ff15 	bl	8001244 <SDOMsg>
		SDOMsg(Node_id, PDO_index-0x200, 1, tmp_TxRx+Node_id, 4);//cob-id??
 800141a:	88bb      	ldrh	r3, [r7, #4]
 800141c:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 8001420:	b299      	uxth	r1, r3
 8001422:	8afa      	ldrh	r2, [r7, #22]
 8001424:	79fb      	ldrb	r3, [r7, #7]
 8001426:	4413      	add	r3, r2
 8001428:	461a      	mov	r2, r3
 800142a:	79f8      	ldrb	r0, [r7, #7]
 800142c:	2304      	movs	r3, #4
 800142e:	9300      	str	r3, [sp, #0]
 8001430:	4613      	mov	r3, r2
 8001432:	2201      	movs	r2, #1
 8001434:	f7ff ff06 	bl	8001244 <SDOMsg>
		SDOMsg(Node_id, PDO_index-0x200, 2, type, 1);//transmission type, fix asynchronous with 0xff
 8001438:	88bb      	ldrh	r3, [r7, #4]
 800143a:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 800143e:	b299      	uxth	r1, r3
 8001440:	7d7b      	ldrb	r3, [r7, #21]
 8001442:	79f8      	ldrb	r0, [r7, #7]
 8001444:	2201      	movs	r2, #1
 8001446:	9200      	str	r2, [sp, #0]
 8001448:	2202      	movs	r2, #2
 800144a:	f7ff fefb 	bl	8001244 <SDOMsg>
		SDOMsg(Node_id, PDO_index-0x200, 3+(Param.option*2), Param.option_time, 2);//not necessary 3= inhibit mode, 5=event timer mode
 800144e:	88bb      	ldrh	r3, [r7, #4]
 8001450:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 8001454:	b299      	uxth	r1, r3
 8001456:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800145a:	005b      	lsls	r3, r3, #1
 800145c:	b2db      	uxtb	r3, r3
 800145e:	3303      	adds	r3, #3
 8001460:	b2da      	uxtb	r2, r3
 8001462:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8001464:	461c      	mov	r4, r3
 8001466:	79f8      	ldrb	r0, [r7, #7]
 8001468:	2302      	movs	r3, #2
 800146a:	9300      	str	r3, [sp, #0]
 800146c:	4623      	mov	r3, r4
 800146e:	f7ff fee9 	bl	8001244 <SDOMsg>
		SDOMsg(Node_id, PDO_index, 0, 0x01, 1);//set rpdo0 mapping
 8001472:	88b9      	ldrh	r1, [r7, #4]
 8001474:	79f8      	ldrb	r0, [r7, #7]
 8001476:	2301      	movs	r3, #1
 8001478:	9300      	str	r3, [sp, #0]
 800147a:	2301      	movs	r3, #1
 800147c:	2200      	movs	r2, #0
 800147e:	f7ff fee1 	bl	8001244 <SDOMsg>
	for(int i=0;i<Num_entry;i++) {//clear rpdo0 mapping, 0x60ff(index) 03(subindex) 20(length)
 8001482:	693b      	ldr	r3, [r7, #16]
 8001484:	3301      	adds	r3, #1
 8001486:	613b      	str	r3, [r7, #16]
 8001488:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800148c:	693a      	ldr	r2, [r7, #16]
 800148e:	429a      	cmp	r2, r3
 8001490:	db9c      	blt.n	80013cc <PDOMapping+0xb4>
	}

	NMT_Mode(OPERATION, Node_id);//operation mode
 8001492:	79fb      	ldrb	r3, [r7, #7]
 8001494:	4619      	mov	r1, r3
 8001496:	2002      	movs	r0, #2
 8001498:	f7ff ff1c 	bl	80012d4 <NMT_Mode>

	return 1;
 800149c:	2301      	movs	r3, #1
}
 800149e:	4618      	mov	r0, r3
 80014a0:	371c      	adds	r7, #28
 80014a2:	46bd      	mov	sp, r7
 80014a4:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80014a8:	b002      	add	sp, #8
 80014aa:	4770      	bx	lr
 80014ac:	08010b50 	.word	0x08010b50
 80014b0:	08010b68 	.word	0x08010b68

080014b4 <PDOMsg>:

void PDOMsg(uint8_t Node_id, uint16_t PDO_index, uint8_t *buf, uint8_t length)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	603a      	str	r2, [r7, #0]
 80014bc:	461a      	mov	r2, r3
 80014be:	4603      	mov	r3, r0
 80014c0:	71fb      	strb	r3, [r7, #7]
 80014c2:	460b      	mov	r3, r1
 80014c4:	80bb      	strh	r3, [r7, #4]
 80014c6:	4613      	mov	r3, r2
 80014c8:	71bb      	strb	r3, [r7, #6]
	sendCan((PDO_index-0x1800)+Node_id,buf,length,0);
 80014ca:	88bb      	ldrh	r3, [r7, #4]
 80014cc:	f5a3 52c0 	sub.w	r2, r3, #6144	; 0x1800
 80014d0:	79fb      	ldrb	r3, [r7, #7]
 80014d2:	4413      	add	r3, r2
 80014d4:	4618      	mov	r0, r3
 80014d6:	79ba      	ldrb	r2, [r7, #6]
 80014d8:	2300      	movs	r3, #0
 80014da:	6839      	ldr	r1, [r7, #0]
 80014dc:	f7ff fe76 	bl	80011cc <sendCan>
}
 80014e0:	bf00      	nop
 80014e2:	3708      	adds	r7, #8
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}

080014e8 <Vel_PDOMsg>:

void Vel_PDOMsg(uint8_t Node_id, uint16_t PDO_index, uint16_t vel_left, uint16_t vel_right)
{
 80014e8:	b590      	push	{r4, r7, lr}
 80014ea:	b085      	sub	sp, #20
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	4604      	mov	r4, r0
 80014f0:	4608      	mov	r0, r1
 80014f2:	4611      	mov	r1, r2
 80014f4:	461a      	mov	r2, r3
 80014f6:	4623      	mov	r3, r4
 80014f8:	71fb      	strb	r3, [r7, #7]
 80014fa:	4603      	mov	r3, r0
 80014fc:	80bb      	strh	r3, [r7, #4]
 80014fe:	460b      	mov	r3, r1
 8001500:	807b      	strh	r3, [r7, #2]
 8001502:	4613      	mov	r3, r2
 8001504:	803b      	strh	r3, [r7, #0]
	uint8_t buf[8];

	buf[0]=(uint8_t)vel_left;
 8001506:	887b      	ldrh	r3, [r7, #2]
 8001508:	b2db      	uxtb	r3, r3
 800150a:	723b      	strb	r3, [r7, #8]
	buf[1]=(uint8_t)(vel_left>>8);
 800150c:	887b      	ldrh	r3, [r7, #2]
 800150e:	0a1b      	lsrs	r3, r3, #8
 8001510:	b29b      	uxth	r3, r3
 8001512:	b2db      	uxtb	r3, r3
 8001514:	727b      	strb	r3, [r7, #9]
	buf[2]=(uint8_t)vel_right;
 8001516:	883b      	ldrh	r3, [r7, #0]
 8001518:	b2db      	uxtb	r3, r3
 800151a:	72bb      	strb	r3, [r7, #10]
	buf[3]=(uint8_t)(vel_right>>8);
 800151c:	883b      	ldrh	r3, [r7, #0]
 800151e:	0a1b      	lsrs	r3, r3, #8
 8001520:	b29b      	uxth	r3, r3
 8001522:	b2db      	uxtb	r3, r3
 8001524:	72fb      	strb	r3, [r7, #11]

	PDOMsg(Node_id, PDO_index, buf, 4);
 8001526:	f107 0208 	add.w	r2, r7, #8
 800152a:	88b9      	ldrh	r1, [r7, #4]
 800152c:	79f8      	ldrb	r0, [r7, #7]
 800152e:	2304      	movs	r3, #4
 8001530:	f7ff ffc0 	bl	80014b4 <PDOMsg>
}
 8001534:	bf00      	nop
 8001536:	3714      	adds	r7, #20
 8001538:	46bd      	mov	sp, r7
 800153a:	bd90      	pop	{r4, r7, pc}

0800153c <Tor_OnOff>:


void Tor_OnOff(uint8_t OnOff)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b086      	sub	sp, #24
 8001540:	af02      	add	r7, sp, #8
 8001542:	4603      	mov	r3, r0
 8001544:	71fb      	strb	r3, [r7, #7]
	if(OnOff==1){
 8001546:	79fb      	ldrb	r3, [r7, #7]
 8001548:	2b01      	cmp	r3, #1
 800154a:	d139      	bne.n	80015c0 <Tor_OnOff+0x84>
		for(int i=0;i<2;i++){
 800154c:	2300      	movs	r3, #0
 800154e:	60fb      	str	r3, [r7, #12]
 8001550:	e032      	b.n	80015b8 <Tor_OnOff+0x7c>
			SDOMsg(i+1,0x6040, 0x0, 0x00, 2);//Node_id, index,  subindex,  msg,  len//Initialization step 0: At this time, the low 4-bit status of 6041 is 0000, motor is released;
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	b2db      	uxtb	r3, r3
 8001556:	3301      	adds	r3, #1
 8001558:	b2d8      	uxtb	r0, r3
 800155a:	2302      	movs	r3, #2
 800155c:	9300      	str	r3, [sp, #0]
 800155e:	2300      	movs	r3, #0
 8001560:	2200      	movs	r2, #0
 8001562:	f246 0140 	movw	r1, #24640	; 0x6040
 8001566:	f7ff fe6d 	bl	8001244 <SDOMsg>
			SDOMsg(i+1,0x6040, 0x0, 0x06, 2);//Node_id, index,  subindex,  msg,  len//Initialization step 1: At this time, the low 4-bit status of 6041 is 0001, motor is released;
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	b2db      	uxtb	r3, r3
 800156e:	3301      	adds	r3, #1
 8001570:	b2d8      	uxtb	r0, r3
 8001572:	2302      	movs	r3, #2
 8001574:	9300      	str	r3, [sp, #0]
 8001576:	2306      	movs	r3, #6
 8001578:	2200      	movs	r2, #0
 800157a:	f246 0140 	movw	r1, #24640	; 0x6040
 800157e:	f7ff fe61 	bl	8001244 <SDOMsg>
			SDOMsg(i+1,0x6040, 0x0, 0x07, 2);//Node_id, index,  subindex,  msg,  len//Initialization step 2: At this time, the low 4-bit status of 6041 is 0011, motor is enabled;
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	b2db      	uxtb	r3, r3
 8001586:	3301      	adds	r3, #1
 8001588:	b2d8      	uxtb	r0, r3
 800158a:	2302      	movs	r3, #2
 800158c:	9300      	str	r3, [sp, #0]
 800158e:	2307      	movs	r3, #7
 8001590:	2200      	movs	r2, #0
 8001592:	f246 0140 	movw	r1, #24640	; 0x6040
 8001596:	f7ff fe55 	bl	8001244 <SDOMsg>
			SDOMsg(i+1,0x6040, 0x0, 0x0f, 2);//Node_id, index,  subindex,  msg,  len//Initialization step 3: At this time, the low 4-bit status of 6041 is 0111, motor is enabled;
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	b2db      	uxtb	r3, r3
 800159e:	3301      	adds	r3, #1
 80015a0:	b2d8      	uxtb	r0, r3
 80015a2:	2302      	movs	r3, #2
 80015a4:	9300      	str	r3, [sp, #0]
 80015a6:	230f      	movs	r3, #15
 80015a8:	2200      	movs	r2, #0
 80015aa:	f246 0140 	movw	r1, #24640	; 0x6040
 80015ae:	f7ff fe49 	bl	8001244 <SDOMsg>
		for(int i=0;i<2;i++){
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	3301      	adds	r3, #1
 80015b6:	60fb      	str	r3, [r7, #12]
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	ddc9      	ble.n	8001552 <Tor_OnOff+0x16>
		}
	}
	else{for(int i=0;i<2;i++){SDOMsg(i+1,0x6040, 0x0, 0x00, 2);}}//Node_id, index,  subindex,  msg,  len//Initialization step 0: At this time, the low 4-bit status of 6041 is 0000, motor is released;
}
 80015be:	e014      	b.n	80015ea <Tor_OnOff+0xae>
	else{for(int i=0;i<2;i++){SDOMsg(i+1,0x6040, 0x0, 0x00, 2);}}//Node_id, index,  subindex,  msg,  len//Initialization step 0: At this time, the low 4-bit status of 6041 is 0000, motor is released;
 80015c0:	2300      	movs	r3, #0
 80015c2:	60bb      	str	r3, [r7, #8]
 80015c4:	e00e      	b.n	80015e4 <Tor_OnOff+0xa8>
 80015c6:	68bb      	ldr	r3, [r7, #8]
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	3301      	adds	r3, #1
 80015cc:	b2d8      	uxtb	r0, r3
 80015ce:	2302      	movs	r3, #2
 80015d0:	9300      	str	r3, [sp, #0]
 80015d2:	2300      	movs	r3, #0
 80015d4:	2200      	movs	r2, #0
 80015d6:	f246 0140 	movw	r1, #24640	; 0x6040
 80015da:	f7ff fe33 	bl	8001244 <SDOMsg>
 80015de:	68bb      	ldr	r3, [r7, #8]
 80015e0:	3301      	adds	r3, #1
 80015e2:	60bb      	str	r3, [r7, #8]
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	dded      	ble.n	80015c6 <Tor_OnOff+0x8a>
}
 80015ea:	bf00      	nop
 80015ec:	3710      	adds	r7, #16
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
	...

080015f4 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *CanHandle)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  /* Get RX message */
	if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &g_tCan_Rx_Header, g_uCAN_Rx_Data) != HAL_OK){while(1){;}}
 80015fc:	4b0a      	ldr	r3, [pc, #40]	; (8001628 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 80015fe:	4a0b      	ldr	r2, [pc, #44]	; (800162c <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 8001600:	2100      	movs	r1, #0
 8001602:	480b      	ldr	r0, [pc, #44]	; (8001630 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8001604:	f002 fdf2 	bl	80041ec <HAL_CAN_GetRxMessage>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d000      	beq.n	8001610 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c>
 800160e:	e7fe      	b.n	800160e <HAL_CAN_RxFifo0MsgPendingCallback+0x1a>
	osDelay(10);
 8001610:	200a      	movs	r0, #10
 8001612:	f007 feec 	bl	80093ee <osDelay>
//	printf("g_uCAN_Rx_Data: %x %x %x %x %x %x %x %x \n", g_uCAN_Rx_Data[0], g_uCAN_Rx_Data[1], g_uCAN_Rx_Data[2], g_uCAN_Rx_Data[3],
//													g_uCAN_Rx_Data[4], g_uCAN_Rx_Data[5], g_uCAN_Rx_Data[6], g_uCAN_Rx_Data[7]);
	FLAG_RxCplt++;
 8001616:	4b07      	ldr	r3, [pc, #28]	; (8001634 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	3301      	adds	r3, #1
 800161c:	4a05      	ldr	r2, [pc, #20]	; (8001634 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 800161e:	6013      	str	r3, [r2, #0]
}
 8001620:	bf00      	nop
 8001622:	3708      	adds	r7, #8
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	2000073c 	.word	0x2000073c
 800162c:	20000744 	.word	0x20000744
 8001630:	20000788 	.word	0x20000788
 8001634:	20000738 	.word	0x20000738

08001638 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800163e:	2300      	movs	r3, #0
 8001640:	607b      	str	r3, [r7, #4]
 8001642:	4b17      	ldr	r3, [pc, #92]	; (80016a0 <MX_DMA_Init+0x68>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001646:	4a16      	ldr	r2, [pc, #88]	; (80016a0 <MX_DMA_Init+0x68>)
 8001648:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800164c:	6313      	str	r3, [r2, #48]	; 0x30
 800164e:	4b14      	ldr	r3, [pc, #80]	; (80016a0 <MX_DMA_Init+0x68>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001652:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001656:	607b      	str	r3, [r7, #4]
 8001658:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800165a:	2300      	movs	r3, #0
 800165c:	603b      	str	r3, [r7, #0]
 800165e:	4b10      	ldr	r3, [pc, #64]	; (80016a0 <MX_DMA_Init+0x68>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001662:	4a0f      	ldr	r2, [pc, #60]	; (80016a0 <MX_DMA_Init+0x68>)
 8001664:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001668:	6313      	str	r3, [r2, #48]	; 0x30
 800166a:	4b0d      	ldr	r3, [pc, #52]	; (80016a0 <MX_DMA_Init+0x68>)
 800166c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001672:	603b      	str	r3, [r7, #0]
 8001674:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8001676:	2200      	movs	r2, #0
 8001678:	2105      	movs	r1, #5
 800167a:	200e      	movs	r0, #14
 800167c:	f003 f9fa 	bl	8004a74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001680:	200e      	movs	r0, #14
 8001682:	f003 fa13 	bl	8004aac <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8001686:	2200      	movs	r2, #0
 8001688:	2105      	movs	r1, #5
 800168a:	203a      	movs	r0, #58	; 0x3a
 800168c:	f003 f9f2 	bl	8004a74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001690:	203a      	movs	r0, #58	; 0x3a
 8001692:	f003 fa0b 	bl	8004aac <HAL_NVIC_EnableIRQ>

}
 8001696:	bf00      	nop
 8001698:	3708      	adds	r7, #8
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	40023800 	.word	0x40023800

080016a4 <fanInit>:

#include <fan.h>


void fanInit(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
    //HAL_TIMEx_OCN_Start(&htim1, TIM_CHANNEL_1);//stm32f103
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80016a8:	2100      	movs	r1, #0
 80016aa:	4802      	ldr	r0, [pc, #8]	; (80016b4 <fanInit+0x10>)
 80016ac:	f004 fe8c 	bl	80063c8 <HAL_TIM_PWM_Start>
}
 80016b0:	bf00      	nop
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	20000894 	.word	0x20000894

080016b8 <fanOn>:

void fanOn(uint8_t duty)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b083      	sub	sp, #12
 80016bc:	af00      	add	r7, sp, #0
 80016be:	4603      	mov	r3, r0
 80016c0:	71fb      	strb	r3, [r7, #7]
	if(duty>=100){duty = 100;}
 80016c2:	79fb      	ldrb	r3, [r7, #7]
 80016c4:	2b63      	cmp	r3, #99	; 0x63
 80016c6:	d901      	bls.n	80016cc <fanOn+0x14>
 80016c8:	2364      	movs	r3, #100	; 0x64
 80016ca:	71fb      	strb	r3, [r7, #7]

	if(duty==0){htim1.Instance->CCR1 = 0;}
 80016cc:	79fb      	ldrb	r3, [r7, #7]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d104      	bne.n	80016dc <fanOn+0x24>
 80016d2:	4b07      	ldr	r3, [pc, #28]	; (80016f0 <fanOn+0x38>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	2200      	movs	r2, #0
 80016d8:	635a      	str	r2, [r3, #52]	; 0x34
	else {htim1.Instance->CCR1 = duty;}//write gogo
}
 80016da:	e003      	b.n	80016e4 <fanOn+0x2c>
	else {htim1.Instance->CCR1 = duty;}//write gogo
 80016dc:	4b04      	ldr	r3, [pc, #16]	; (80016f0 <fanOn+0x38>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	79fa      	ldrb	r2, [r7, #7]
 80016e2:	635a      	str	r2, [r3, #52]	; 0x34
}
 80016e4:	bf00      	nop
 80016e6:	370c      	adds	r7, #12
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr
 80016f0:	20000894 	.word	0x20000894
 80016f4:	00000000 	.word	0x00000000

080016f8 <rad2deg>:
//{
//
//}

int16_t rad2deg(double radian)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)(radian*180/MATH_PI);
 8001702:	f04f 0200 	mov.w	r2, #0
 8001706:	4b10      	ldr	r3, [pc, #64]	; (8001748 <rad2deg+0x50>)
 8001708:	e9d7 0100 	ldrd	r0, r1, [r7]
 800170c:	f7fe ff74 	bl	80005f8 <__aeabi_dmul>
 8001710:	4602      	mov	r2, r0
 8001712:	460b      	mov	r3, r1
 8001714:	4610      	mov	r0, r2
 8001716:	4619      	mov	r1, r3
 8001718:	a309      	add	r3, pc, #36	; (adr r3, 8001740 <rad2deg+0x48>)
 800171a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800171e:	f7ff f895 	bl	800084c <__aeabi_ddiv>
 8001722:	4602      	mov	r2, r0
 8001724:	460b      	mov	r3, r1
 8001726:	4610      	mov	r0, r2
 8001728:	4619      	mov	r1, r3
 800172a:	f7ff fa15 	bl	8000b58 <__aeabi_d2iz>
 800172e:	4603      	mov	r3, r0
 8001730:	b21b      	sxth	r3, r3
}
 8001732:	4618      	mov	r0, r3
 8001734:	3708      	adds	r7, #8
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	f3af 8000 	nop.w
 8001740:	54442d18 	.word	0x54442d18
 8001744:	400921fb 	.word	0x400921fb
 8001748:	40668000 	.word	0x40668000

0800174c <HAL_GPIO_EXTI_Callback>:
	//ModeD//for stop
}


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	4603      	mov	r3, r0
 8001754:	80fb      	strh	r3, [r7, #6]
	osThreadFlagsSet(IRQ_PSxHandle, 1);
 8001756:	4b1f      	ldr	r3, [pc, #124]	; (80017d4 <HAL_GPIO_EXTI_Callback+0x88>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	2101      	movs	r1, #1
 800175c:	4618      	mov	r0, r3
 800175e:	f007 fd77 	bl	8009250 <osThreadFlagsSet>

    if(GPIO_Pin == PS_SIG1_Pin) {
 8001762:	88fb      	ldrh	r3, [r7, #6]
 8001764:	2b10      	cmp	r3, #16
 8001766:	d109      	bne.n	800177c <HAL_GPIO_EXTI_Callback+0x30>
    	PS_SIGx_Pin |= 0b00000001;
 8001768:	4b1b      	ldr	r3, [pc, #108]	; (80017d8 <HAL_GPIO_EXTI_Callback+0x8c>)
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	f043 0301 	orr.w	r3, r3, #1
 8001770:	b2da      	uxtb	r2, r3
 8001772:	4b19      	ldr	r3, [pc, #100]	; (80017d8 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001774:	701a      	strb	r2, [r3, #0]
    	printf("GPIO_EXTI_Callback PS_SIG1_Pin.\n");
 8001776:	4819      	ldr	r0, [pc, #100]	; (80017dc <HAL_GPIO_EXTI_Callback+0x90>)
 8001778:	f00b ff46 	bl	800d608 <puts>
	}

    if(GPIO_Pin == PS_SIG2_Pin) {
 800177c:	88fb      	ldrh	r3, [r7, #6]
 800177e:	2b20      	cmp	r3, #32
 8001780:	d109      	bne.n	8001796 <HAL_GPIO_EXTI_Callback+0x4a>
    	PS_SIGx_Pin |= 0b00000010;
 8001782:	4b15      	ldr	r3, [pc, #84]	; (80017d8 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	f043 0302 	orr.w	r3, r3, #2
 800178a:	b2da      	uxtb	r2, r3
 800178c:	4b12      	ldr	r3, [pc, #72]	; (80017d8 <HAL_GPIO_EXTI_Callback+0x8c>)
 800178e:	701a      	strb	r2, [r3, #0]
    	printf("GPIO_EXTI_Callback PS_SIG2_Pin.\n");
 8001790:	4813      	ldr	r0, [pc, #76]	; (80017e0 <HAL_GPIO_EXTI_Callback+0x94>)
 8001792:	f00b ff39 	bl	800d608 <puts>
    }

    if(GPIO_Pin == PS_SIG3_Pin) {
 8001796:	88fb      	ldrh	r3, [r7, #6]
 8001798:	2b40      	cmp	r3, #64	; 0x40
 800179a:	d109      	bne.n	80017b0 <HAL_GPIO_EXTI_Callback+0x64>
    	PS_SIGx_Pin |= 0b00000100;
 800179c:	4b0e      	ldr	r3, [pc, #56]	; (80017d8 <HAL_GPIO_EXTI_Callback+0x8c>)
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	f043 0304 	orr.w	r3, r3, #4
 80017a4:	b2da      	uxtb	r2, r3
 80017a6:	4b0c      	ldr	r3, [pc, #48]	; (80017d8 <HAL_GPIO_EXTI_Callback+0x8c>)
 80017a8:	701a      	strb	r2, [r3, #0]
    	printf("GPIO_EXTI_Callback PS_SIG3_Pin.\n");
 80017aa:	480e      	ldr	r0, [pc, #56]	; (80017e4 <HAL_GPIO_EXTI_Callback+0x98>)
 80017ac:	f00b ff2c 	bl	800d608 <puts>
    }

    if(GPIO_Pin == PS_SIG4_Pin) {
 80017b0:	88fb      	ldrh	r3, [r7, #6]
 80017b2:	2b80      	cmp	r3, #128	; 0x80
 80017b4:	d109      	bne.n	80017ca <HAL_GPIO_EXTI_Callback+0x7e>
    	PS_SIGx_Pin |= 0b00001000;
 80017b6:	4b08      	ldr	r3, [pc, #32]	; (80017d8 <HAL_GPIO_EXTI_Callback+0x8c>)
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	f043 0308 	orr.w	r3, r3, #8
 80017be:	b2da      	uxtb	r2, r3
 80017c0:	4b05      	ldr	r3, [pc, #20]	; (80017d8 <HAL_GPIO_EXTI_Callback+0x8c>)
 80017c2:	701a      	strb	r2, [r3, #0]
    	printf("GPIO_EXTI_Callback PS_SIG4_Pin.\n");
 80017c4:	4808      	ldr	r0, [pc, #32]	; (80017e8 <HAL_GPIO_EXTI_Callback+0x9c>)
 80017c6:	f00b ff1f 	bl	800d608 <puts>
    }
}
 80017ca:	bf00      	nop
 80017cc:	3708      	adds	r7, #8
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	200007d4 	.word	0x200007d4
 80017d8:	200007b0 	.word	0x200007b0
 80017dc:	08010bd8 	.word	0x08010bd8
 80017e0:	08010bf8 	.word	0x08010bf8
 80017e4:	08010c18 	.word	0x08010c18
 80017e8:	08010c38 	.word	0x08010c38

080017ec <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of PSx_SIG_BinSem */
  PSx_SIG_BinSemHandle = osSemaphoreNew(1, 1, &PSx_SIG_BinSem_attributes);
 80017f0:	4a24      	ldr	r2, [pc, #144]	; (8001884 <MX_FREERTOS_Init+0x98>)
 80017f2:	2101      	movs	r1, #1
 80017f4:	2001      	movs	r0, #1
 80017f6:	f007 ff01 	bl	80095fc <osSemaphoreNew>
 80017fa:	4603      	mov	r3, r0
 80017fc:	4a22      	ldr	r2, [pc, #136]	; (8001888 <MX_FREERTOS_Init+0x9c>)
 80017fe:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of VelStopTimer */
  VelStopTimerHandle = osTimerNew(VelStopTimerCallback, osTimerPeriodic, NULL, &VelStopTimer_attributes);
 8001800:	4b22      	ldr	r3, [pc, #136]	; (800188c <MX_FREERTOS_Init+0xa0>)
 8001802:	2200      	movs	r2, #0
 8001804:	2101      	movs	r1, #1
 8001806:	4822      	ldr	r0, [pc, #136]	; (8001890 <MX_FREERTOS_Init+0xa4>)
 8001808:	f007 fe4e 	bl	80094a8 <osTimerNew>
 800180c:	4603      	mov	r3, r0
 800180e:	4a21      	ldr	r2, [pc, #132]	; (8001894 <MX_FREERTOS_Init+0xa8>)
 8001810:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  osTimerStart(VelStopTimerHandle, 1000);
 8001812:	4b20      	ldr	r3, [pc, #128]	; (8001894 <MX_FREERTOS_Init+0xa8>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800181a:	4618      	mov	r0, r3
 800181c:	f007 fec0 	bl	80095a0 <osTimerStart>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001820:	4a1d      	ldr	r2, [pc, #116]	; (8001898 <MX_FREERTOS_Init+0xac>)
 8001822:	2100      	movs	r1, #0
 8001824:	481d      	ldr	r0, [pc, #116]	; (800189c <MX_FREERTOS_Init+0xb0>)
 8001826:	f007 fc80 	bl	800912a <osThreadNew>
 800182a:	4603      	mov	r3, r0
 800182c:	4a1c      	ldr	r2, [pc, #112]	; (80018a0 <MX_FREERTOS_Init+0xb4>)
 800182e:	6013      	str	r3, [r2, #0]

  /* creation of canTask */
  canTaskHandle = osThreadNew(StartTask02, NULL, &canTask_attributes);
 8001830:	4a1c      	ldr	r2, [pc, #112]	; (80018a4 <MX_FREERTOS_Init+0xb8>)
 8001832:	2100      	movs	r1, #0
 8001834:	481c      	ldr	r0, [pc, #112]	; (80018a8 <MX_FREERTOS_Init+0xbc>)
 8001836:	f007 fc78 	bl	800912a <osThreadNew>
 800183a:	4603      	mov	r3, r0
 800183c:	4a1b      	ldr	r2, [pc, #108]	; (80018ac <MX_FREERTOS_Init+0xc0>)
 800183e:	6013      	str	r3, [r2, #0]

  /* creation of UartComm */
  UartCommHandle = osThreadNew(StartTask03, NULL, &UartComm_attributes);
 8001840:	4a1b      	ldr	r2, [pc, #108]	; (80018b0 <MX_FREERTOS_Init+0xc4>)
 8001842:	2100      	movs	r1, #0
 8001844:	481b      	ldr	r0, [pc, #108]	; (80018b4 <MX_FREERTOS_Init+0xc8>)
 8001846:	f007 fc70 	bl	800912a <osThreadNew>
 800184a:	4603      	mov	r3, r0
 800184c:	4a1a      	ldr	r2, [pc, #104]	; (80018b8 <MX_FREERTOS_Init+0xcc>)
 800184e:	6013      	str	r3, [r2, #0]

  /* creation of NP_LED */
  NP_LEDHandle = osThreadNew(StartTask04, NULL, &NP_LED_attributes);
 8001850:	4a1a      	ldr	r2, [pc, #104]	; (80018bc <MX_FREERTOS_Init+0xd0>)
 8001852:	2100      	movs	r1, #0
 8001854:	481a      	ldr	r0, [pc, #104]	; (80018c0 <MX_FREERTOS_Init+0xd4>)
 8001856:	f007 fc68 	bl	800912a <osThreadNew>
 800185a:	4603      	mov	r3, r0
 800185c:	4a19      	ldr	r2, [pc, #100]	; (80018c4 <MX_FREERTOS_Init+0xd8>)
 800185e:	6013      	str	r3, [r2, #0]

  /* creation of fancntl */
  fancntlHandle = osThreadNew(StartTask05, NULL, &fancntl_attributes);
 8001860:	4a19      	ldr	r2, [pc, #100]	; (80018c8 <MX_FREERTOS_Init+0xdc>)
 8001862:	2100      	movs	r1, #0
 8001864:	4819      	ldr	r0, [pc, #100]	; (80018cc <MX_FREERTOS_Init+0xe0>)
 8001866:	f007 fc60 	bl	800912a <osThreadNew>
 800186a:	4603      	mov	r3, r0
 800186c:	4a18      	ldr	r2, [pc, #96]	; (80018d0 <MX_FREERTOS_Init+0xe4>)
 800186e:	6013      	str	r3, [r2, #0]

  /* creation of IRQ_PSx */
  IRQ_PSxHandle = osThreadNew(StartTask06, NULL, &IRQ_PSx_attributes);
 8001870:	4a18      	ldr	r2, [pc, #96]	; (80018d4 <MX_FREERTOS_Init+0xe8>)
 8001872:	2100      	movs	r1, #0
 8001874:	4818      	ldr	r0, [pc, #96]	; (80018d8 <MX_FREERTOS_Init+0xec>)
 8001876:	f007 fc58 	bl	800912a <osThreadNew>
 800187a:	4603      	mov	r3, r0
 800187c:	4a17      	ldr	r2, [pc, #92]	; (80018dc <MX_FREERTOS_Init+0xf0>)
 800187e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001880:	bf00      	nop
 8001882:	bd80      	pop	{r7, pc}
 8001884:	08010f88 	.word	0x08010f88
 8001888:	200007dc 	.word	0x200007dc
 800188c:	08010f78 	.word	0x08010f78
 8001890:	080028a1 	.word	0x080028a1
 8001894:	200007d8 	.word	0x200007d8
 8001898:	08010ea0 	.word	0x08010ea0
 800189c:	080018e1 	.word	0x080018e1
 80018a0:	200007c0 	.word	0x200007c0
 80018a4:	08010ec4 	.word	0x08010ec4
 80018a8:	08001911 	.word	0x08001911
 80018ac:	200007c4 	.word	0x200007c4
 80018b0:	08010ee8 	.word	0x08010ee8
 80018b4:	08001eb9 	.word	0x08001eb9
 80018b8:	200007c8 	.word	0x200007c8
 80018bc:	08010f0c 	.word	0x08010f0c
 80018c0:	080023c9 	.word	0x080023c9
 80018c4:	200007cc 	.word	0x200007cc
 80018c8:	08010f30 	.word	0x08010f30
 80018cc:	08002795 	.word	0x08002795
 80018d0:	200007d0 	.word	0x200007d0
 80018d4:	08010f54 	.word	0x08010f54
 80018d8:	080027bd 	.word	0x080027bd
 80018dc:	200007d4 	.word	0x200007d4

080018e0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b084      	sub	sp, #16
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	//StartTask01 is related gpio toggle for state check //
	uint32_t lastTime = osKernelGetTickCount();
 80018e8:	f007 fc0a 	bl	8009100 <osKernelGetTickCount>
 80018ec:	60f8      	str	r0, [r7, #12]

  /* Infinite loop */
  for(;;)
  {
	lastTime += PERIOD_STATUS_LED;
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80018f4:	60fb      	str	r3, [r7, #12]
	osDelayUntil(lastTime);
 80018f6:	68f8      	ldr	r0, [r7, #12]
 80018f8:	f007 fd94 	bl	8009424 <osDelayUntil>

	HAL_GPIO_TogglePin(testled_GPIO_Port, testled_Pin);
 80018fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001900:	4801      	ldr	r0, [pc, #4]	; (8001908 <StartDefaultTask+0x28>)
 8001902:	f003 febe 	bl	8005682 <HAL_GPIO_TogglePin>
	lastTime += PERIOD_STATUS_LED;
 8001906:	e7f2      	b.n	80018ee <StartDefaultTask+0xe>
 8001908:	40020800 	.word	0x40020800
 800190c:	00000000 	.word	0x00000000

08001910 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8001910:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001914:	b094      	sub	sp, #80	; 0x50
 8001916:	af04      	add	r7, sp, #16
 8001918:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
	//StartTask02 is related CAN communication. //
	int8_t canbuf[8]={1, 2, 3, 4, 5, 6, 7, 8};
 800191a:	4ab1      	ldr	r2, [pc, #708]	; (8001be0 <StartTask02+0x2d0>)
 800191c:	f107 0308 	add.w	r3, r7, #8
 8001920:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001924:	e883 0003 	stmia.w	r3, {r0, r1}
	uint32_t CanId = 0;
 8001928:	2300      	movs	r3, #0
 800192a:	63fb      	str	r3, [r7, #60]	; 0x3c




	int16_t Tar_cmd_FL = 0;//Front Left
 800192c:	2300      	movs	r3, #0
 800192e:	877b      	strh	r3, [r7, #58]	; 0x3a
	int16_t Tar_cmd_FR = 0;//Front Right
 8001930:	2300      	movs	r3, #0
 8001932:	873b      	strh	r3, [r7, #56]	; 0x38
	int16_t Tar_cmd_RL= 0;//Rear Left
 8001934:	2300      	movs	r3, #0
 8001936:	86fb      	strh	r3, [r7, #54]	; 0x36
	int16_t Tar_cmd_RR = 0;//Rear Right
 8001938:	2300      	movs	r3, #0
 800193a:	86bb      	strh	r3, [r7, #52]	; 0x34

	int16_t Tmp_cmd_FL = 0;
 800193c:	2300      	movs	r3, #0
 800193e:	83fb      	strh	r3, [r7, #30]
	int16_t Tmp_cmd_FR = 0;
 8001940:	2300      	movs	r3, #0
 8001942:	83bb      	strh	r3, [r7, #28]
	int16_t Tmp_cmd_RL= 0;
 8001944:	2300      	movs	r3, #0
 8001946:	837b      	strh	r3, [r7, #26]
	int16_t Tmp_cmd_RR = 0;
 8001948:	2300      	movs	r3, #0
 800194a:	833b      	strh	r3, [r7, #24]

	int16_t Real_cmd_v_x = 0;
 800194c:	2300      	movs	r3, #0
 800194e:	82fb      	strh	r3, [r7, #22]
	int16_t Real_cmd_v_y = 0;
 8001950:	2300      	movs	r3, #0
 8001952:	82bb      	strh	r3, [r7, #20]
	int16_t Real_cmd_w = 0;
 8001954:	2300      	movs	r3, #0
 8001956:	827b      	strh	r3, [r7, #18]

	uint8_t torqueSW = 0;
 8001958:	2300      	movs	r3, #0
 800195a:	747b      	strb	r3, [r7, #17]

	//////////////////////////////
	uint32_t lastTime;

	CanInit(0,0);
 800195c:	2100      	movs	r1, #0
 800195e:	2000      	movs	r0, #0
 8001960:	f7ff fbe4 	bl	800112c <CanInit>

	osDelay(3000);//must delay for nmt from motor driver
 8001964:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001968:	f007 fd41 	bl	80093ee <osDelay>
	PDOMapping(1, RxPDO0, vel_RxPDO0, 1);
 800196c:	4b9d      	ldr	r3, [pc, #628]	; (8001be4 <StartTask02+0x2d4>)
 800196e:	2201      	movs	r2, #1
 8001970:	9203      	str	r2, [sp, #12]
 8001972:	466c      	mov	r4, sp
 8001974:	f103 0208 	add.w	r2, r3, #8
 8001978:	ca07      	ldmia	r2, {r0, r1, r2}
 800197a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800197e:	cb0c      	ldmia	r3, {r2, r3}
 8001980:	f44f 51b0 	mov.w	r1, #5632	; 0x1600
 8001984:	2001      	movs	r0, #1
 8001986:	f7ff fcc7 	bl	8001318 <PDOMapping>
	PDOMapping(2, RxPDO0, vel_RxPDO0, 1);
 800198a:	4b96      	ldr	r3, [pc, #600]	; (8001be4 <StartTask02+0x2d4>)
 800198c:	2201      	movs	r2, #1
 800198e:	9203      	str	r2, [sp, #12]
 8001990:	466c      	mov	r4, sp
 8001992:	f103 0208 	add.w	r2, r3, #8
 8001996:	ca07      	ldmia	r2, {r0, r1, r2}
 8001998:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800199c:	cb0c      	ldmia	r3, {r2, r3}
 800199e:	f44f 51b0 	mov.w	r1, #5632	; 0x1600
 80019a2:	2002      	movs	r0, #2
 80019a4:	f7ff fcb8 	bl	8001318 <PDOMapping>
//	PDOMapping(2, TxPDO0, vel_TxPDO0, 1);//event time mode
//	PDOMapping(1, TxPDO1, vel_TxPDO1, 1);//inhibit mode 100ms
//	PDOMapping(2, TxPDO1, vel_TxPDO1, 1);//inhibit mode


	for(int i=0;i<2;i++){
 80019a8:	2300      	movs	r3, #0
 80019aa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80019ac:	e029      	b.n	8001a02 <StartTask02+0xf2>
		SDOMsg(i+1,0x2010, 0x0, 0x01, 1);//Node_id, index,  subindex,  msg,  len//save eeprom
 80019ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019b0:	b2db      	uxtb	r3, r3
 80019b2:	3301      	adds	r3, #1
 80019b4:	b2d8      	uxtb	r0, r3
 80019b6:	2301      	movs	r3, #1
 80019b8:	9300      	str	r3, [sp, #0]
 80019ba:	2301      	movs	r3, #1
 80019bc:	2200      	movs	r2, #0
 80019be:	f242 0110 	movw	r1, #8208	; 0x2010
 80019c2:	f7ff fc3f 	bl	8001244 <SDOMsg>
		SDOMsg(i+1,0x6060, 0x0, 0x03, 1);//Node_id, index,  subindex,  msg,  len//3: Profile velocity mode;
 80019c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	3301      	adds	r3, #1
 80019cc:	b2d8      	uxtb	r0, r3
 80019ce:	2301      	movs	r3, #1
 80019d0:	9300      	str	r3, [sp, #0]
 80019d2:	2303      	movs	r3, #3
 80019d4:	2200      	movs	r2, #0
 80019d6:	f246 0160 	movw	r1, #24672	; 0x6060
 80019da:	f7ff fc33 	bl	8001244 <SDOMsg>
		Tor_OnOff(TORQUEON);
 80019de:	2001      	movs	r0, #1
 80019e0:	f7ff fdac 	bl	800153c <Tor_OnOff>
		SDOMsg(i+1,0x200f, 0x0, 0x01, 2);//Node_id, index,  subindex,  msg,  len//1e: Synchronization control
 80019e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019e6:	b2db      	uxtb	r3, r3
 80019e8:	3301      	adds	r3, #1
 80019ea:	b2d8      	uxtb	r0, r3
 80019ec:	2302      	movs	r3, #2
 80019ee:	9300      	str	r3, [sp, #0]
 80019f0:	2301      	movs	r3, #1
 80019f2:	2200      	movs	r2, #0
 80019f4:	f242 010f 	movw	r1, #8207	; 0x200f
 80019f8:	f7ff fc24 	bl	8001244 <SDOMsg>
	for(int i=0;i<2;i++){
 80019fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019fe:	3301      	adds	r3, #1
 8001a00:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001a02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a04:	2b01      	cmp	r3, #1
 8001a06:	ddd2      	ble.n	80019ae <StartTask02+0x9e>
	}

	//PDOMapping(Node_id, 0x1A01, vel_TxPDO2, 2);
	Vel_PDOMsg(1, TxPDO0, 0x2, 0x1);
 8001a08:	2301      	movs	r3, #1
 8001a0a:	2202      	movs	r2, #2
 8001a0c:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 8001a10:	2001      	movs	r0, #1
 8001a12:	f7ff fd69 	bl	80014e8 <Vel_PDOMsg>
	Vel_PDOMsg(2, TxPDO0, 0x10, 0x20);
 8001a16:	2320      	movs	r3, #32
 8001a18:	2210      	movs	r2, #16
 8001a1a:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 8001a1e:	2002      	movs	r0, #2
 8001a20:	f7ff fd62 	bl	80014e8 <Vel_PDOMsg>
	//osDelay(3000);
	Vel_PDOMsg(1, TxPDO0, 0x0, 0x0);
 8001a24:	2300      	movs	r3, #0
 8001a26:	2200      	movs	r2, #0
 8001a28:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 8001a2c:	2001      	movs	r0, #1
 8001a2e:	f7ff fd5b 	bl	80014e8 <Vel_PDOMsg>
	Vel_PDOMsg(2, TxPDO0, 0x0, 0x0);
 8001a32:	2300      	movs	r3, #0
 8001a34:	2200      	movs	r2, #0
 8001a36:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 8001a3a:	2002      	movs	r0, #2
 8001a3c:	f7ff fd54 	bl	80014e8 <Vel_PDOMsg>
  /* Infinite loop */

	lastTime = osKernelGetTickCount();
 8001a40:	f007 fb5e 	bl	8009100 <osKernelGetTickCount>
 8001a44:	6338      	str	r0, [r7, #48]	; 0x30
  for(;;)
  {

	lastTime += PERIOD_CANCOMM;;
 8001a46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a48:	3364      	adds	r3, #100	; 0x64
 8001a4a:	633b      	str	r3, [r7, #48]	; 0x30
	osDelayUntil(lastTime);
 8001a4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001a4e:	f007 fce9 	bl	8009424 <osDelayUntil>


	//SDOMsg(1,0x1011, 0x3, 0xf1, 1);

	if(FLAG_RxCplt>0)	//real time, check stdid, extid
 8001a52:	4b65      	ldr	r3, [pc, #404]	; (8001be8 <StartTask02+0x2d8>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	f000 80ac 	beq.w	8001bb4 <StartTask02+0x2a4>
	{
		for(int i=0;i<8;i++){canbuf[i] = g_uCAN_Rx_Data[i];}
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a60:	e00d      	b.n	8001a7e <StartTask02+0x16e>
 8001a62:	4a62      	ldr	r2, [pc, #392]	; (8001bec <StartTask02+0x2dc>)
 8001a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a66:	4413      	add	r3, r2
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	b259      	sxtb	r1, r3
 8001a6c:	f107 0208 	add.w	r2, r7, #8
 8001a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a72:	4413      	add	r3, r2
 8001a74:	460a      	mov	r2, r1
 8001a76:	701a      	strb	r2, [r3, #0]
 8001a78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a7a:	3301      	adds	r3, #1
 8001a7c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a80:	2b07      	cmp	r3, #7
 8001a82:	ddee      	ble.n	8001a62 <StartTask02+0x152>
		FLAG_RxCplt--;
 8001a84:	4b58      	ldr	r3, [pc, #352]	; (8001be8 <StartTask02+0x2d8>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	3b01      	subs	r3, #1
 8001a8a:	4a57      	ldr	r2, [pc, #348]	; (8001be8 <StartTask02+0x2d8>)
 8001a8c:	6013      	str	r3, [r2, #0]
		if(g_tCan_Rx_Header.StdId>g_tCan_Rx_Header.ExtId){CanId = g_tCan_Rx_Header.StdId;}//꼭체크
 8001a8e:	4b58      	ldr	r3, [pc, #352]	; (8001bf0 <StartTask02+0x2e0>)
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	4b57      	ldr	r3, [pc, #348]	; (8001bf0 <StartTask02+0x2e0>)
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	429a      	cmp	r2, r3
 8001a98:	d903      	bls.n	8001aa2 <StartTask02+0x192>
 8001a9a:	4b55      	ldr	r3, [pc, #340]	; (8001bf0 <StartTask02+0x2e0>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001aa0:	e002      	b.n	8001aa8 <StartTask02+0x198>
		else {CanId = g_tCan_Rx_Header.ExtId;}
 8001aa2:	4b53      	ldr	r3, [pc, #332]	; (8001bf0 <StartTask02+0x2e0>)
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	63fb      	str	r3, [r7, #60]	; 0x3c

		//sendCan(1, canbuf, 8, 0);//(uint32_t ID, uint8_t data[8], uint8_t len, uint8_t ext)

		switch(CanId)//parse
 8001aa8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001aaa:	f240 72d2 	movw	r2, #2002	; 0x7d2
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d068      	beq.n	8001b84 <StartTask02+0x274>
 8001ab2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ab4:	f240 72d2 	movw	r2, #2002	; 0x7d2
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d864      	bhi.n	8001b86 <StartTask02+0x276>
 8001abc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001abe:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d00e      	beq.n	8001ae4 <StartTask02+0x1d4>
 8001ac6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ac8:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d85a      	bhi.n	8001b86 <StartTask02+0x276>
 8001ad0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ad2:	f240 1281 	movw	r2, #385	; 0x181
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d02f      	beq.n	8001b3a <StartTask02+0x22a>
 8001ada:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001adc:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8001ae0:	d03d      	beq.n	8001b5e <StartTask02+0x24e>
 8001ae2:	e050      	b.n	8001b86 <StartTask02+0x276>
		{
			case 0x3E9:
				Tar_cmd_v_x = (int16_t)canbuf[1]<<8 | (int16_t)canbuf[0];
 8001ae4:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8001ae8:	021b      	lsls	r3, r3, #8
 8001aea:	b21a      	sxth	r2, r3
 8001aec:	f997 3008 	ldrsb.w	r3, [r7, #8]
 8001af0:	b21b      	sxth	r3, r3
 8001af2:	4313      	orrs	r3, r2
 8001af4:	b21a      	sxth	r2, r3
 8001af6:	4b3f      	ldr	r3, [pc, #252]	; (8001bf4 <StartTask02+0x2e4>)
 8001af8:	801a      	strh	r2, [r3, #0]
				Tar_cmd_v_y = (int16_t)canbuf[3]<<8 | (int16_t)canbuf[2];
 8001afa:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001afe:	021b      	lsls	r3, r3, #8
 8001b00:	b21a      	sxth	r2, r3
 8001b02:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8001b06:	b21b      	sxth	r3, r3
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	b21a      	sxth	r2, r3
 8001b0c:	4b3a      	ldr	r3, [pc, #232]	; (8001bf8 <StartTask02+0x2e8>)
 8001b0e:	801a      	strh	r2, [r3, #0]
				Tar_cmd_w = canbuf[5]<<8 | (int16_t)canbuf[4];
 8001b10:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001b14:	021b      	lsls	r3, r3, #8
 8001b16:	b21a      	sxth	r2, r3
 8001b18:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8001b1c:	b21b      	sxth	r3, r3
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	b21a      	sxth	r2, r3
 8001b22:	4b36      	ldr	r3, [pc, #216]	; (8001bfc <StartTask02+0x2ec>)
 8001b24:	801a      	strh	r2, [r3, #0]
				torqueSW = canbuf[6];
 8001b26:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001b2a:	747b      	strb	r3, [r7, #17]
				Stop_flag++;
 8001b2c:	4b34      	ldr	r3, [pc, #208]	; (8001c00 <StartTask02+0x2f0>)
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	3301      	adds	r3, #1
 8001b32:	b2da      	uxtb	r2, r3
 8001b34:	4b32      	ldr	r3, [pc, #200]	; (8001c00 <StartTask02+0x2f0>)
 8001b36:	701a      	strb	r2, [r3, #0]
				break;
 8001b38:	e025      	b.n	8001b86 <StartTask02+0x276>

			case 0x181:
				Tmp_cmd_FL =(int16_t)canbuf[1]<<8 | (int16_t)canbuf[0];
 8001b3a:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8001b3e:	021b      	lsls	r3, r3, #8
 8001b40:	b21a      	sxth	r2, r3
 8001b42:	f997 3008 	ldrsb.w	r3, [r7, #8]
 8001b46:	b21b      	sxth	r3, r3
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	83fb      	strh	r3, [r7, #30]
				Tmp_cmd_FR =(int16_t)canbuf[3]<<8 | (int16_t)canbuf[2];
 8001b4c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001b50:	021b      	lsls	r3, r3, #8
 8001b52:	b21a      	sxth	r2, r3
 8001b54:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8001b58:	b21b      	sxth	r3, r3
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	83bb      	strh	r3, [r7, #28]

			case 0x182:
				Tmp_cmd_RL= (int16_t)canbuf[1]<<8 | (int16_t)canbuf[0];
 8001b5e:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8001b62:	021b      	lsls	r3, r3, #8
 8001b64:	b21a      	sxth	r2, r3
 8001b66:	f997 3008 	ldrsb.w	r3, [r7, #8]
 8001b6a:	b21b      	sxth	r3, r3
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	837b      	strh	r3, [r7, #26]
				Tmp_cmd_RR =(int16_t)canbuf[3]<<8 | (int16_t)canbuf[2];
 8001b70:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001b74:	021b      	lsls	r3, r3, #8
 8001b76:	b21a      	sxth	r2, r3
 8001b78:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8001b7c:	b21b      	sxth	r3, r3
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	833b      	strh	r3, [r7, #24]
				break;
 8001b82:	e000      	b.n	8001b86 <StartTask02+0x276>

			case 2002:

				break;
 8001b84:	bf00      	nop
		}

		g_tCan_Rx_Header.StdId=0;
 8001b86:	4b1a      	ldr	r3, [pc, #104]	; (8001bf0 <StartTask02+0x2e0>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	601a      	str	r2, [r3, #0]
		g_tCan_Rx_Header.ExtId=0;
 8001b8c:	4b18      	ldr	r3, [pc, #96]	; (8001bf0 <StartTask02+0x2e0>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	605a      	str	r2, [r3, #4]
		CanId = 0;
 8001b92:	2300      	movs	r3, #0
 8001b94:	63fb      	str	r3, [r7, #60]	; 0x3c

		for(int i=0;i<8;i++){canbuf[i]=0;}
 8001b96:	2300      	movs	r3, #0
 8001b98:	627b      	str	r3, [r7, #36]	; 0x24
 8001b9a:	e008      	b.n	8001bae <StartTask02+0x29e>
 8001b9c:	f107 0208 	add.w	r2, r7, #8
 8001ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ba2:	4413      	add	r3, r2
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	701a      	strb	r2, [r3, #0]
 8001ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001baa:	3301      	adds	r3, #1
 8001bac:	627b      	str	r3, [r7, #36]	; 0x24
 8001bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bb0:	2b07      	cmp	r3, #7
 8001bb2:	ddf3      	ble.n	8001b9c <StartTask02+0x28c>

	}

	canbuf[7] = 8;
 8001bb4:	2308      	movs	r3, #8
 8001bb6:	73fb      	strb	r3, [r7, #15]
	canbuf[6] = 7;
 8001bb8:	2307      	movs	r3, #7
 8001bba:	73bb      	strb	r3, [r7, #14]
	canbuf[5] = 6;
 8001bbc:	2306      	movs	r3, #6
 8001bbe:	737b      	strb	r3, [r7, #13]
	canbuf[4] = 5;
 8001bc0:	2305      	movs	r3, #5
 8001bc2:	733b      	strb	r3, [r7, #12]
	canbuf[3] = 4;
 8001bc4:	2304      	movs	r3, #4
 8001bc6:	72fb      	strb	r3, [r7, #11]
	canbuf[2] = 3;
 8001bc8:	2303      	movs	r3, #3
 8001bca:	72bb      	strb	r3, [r7, #10]
	canbuf[1] = 2;
 8001bcc:	2302      	movs	r3, #2
 8001bce:	727b      	strb	r3, [r7, #9]
	canbuf[0] = 1;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	723b      	strb	r3, [r7, #8]
	osDelay(10);
 8001bd4:	200a      	movs	r0, #10
 8001bd6:	f007 fc0a 	bl	80093ee <osDelay>

	//sendCan(2, canbuf, 8, 0);//(uint32_t ID, uint8_t data[8], uint8_t len, uint8_t ext)
	for(int i=0;i<8;i++){canbuf[i]=0;}
 8001bda:	2300      	movs	r3, #0
 8001bdc:	623b      	str	r3, [r7, #32]
 8001bde:	e01a      	b.n	8001c16 <StartTask02+0x306>
 8001be0:	08010c58 	.word	0x08010c58
 8001be4:	20000000 	.word	0x20000000
 8001be8:	20000738 	.word	0x20000738
 8001bec:	2000073c 	.word	0x2000073c
 8001bf0:	20000744 	.word	0x20000744
 8001bf4:	200007b8 	.word	0x200007b8
 8001bf8:	200007ba 	.word	0x200007ba
 8001bfc:	200007bc 	.word	0x200007bc
 8001c00:	200007b6 	.word	0x200007b6
 8001c04:	f107 0208 	add.w	r2, r7, #8
 8001c08:	6a3b      	ldr	r3, [r7, #32]
 8001c0a:	4413      	add	r3, r2
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	701a      	strb	r2, [r3, #0]
 8001c10:	6a3b      	ldr	r3, [r7, #32]
 8001c12:	3301      	adds	r3, #1
 8001c14:	623b      	str	r3, [r7, #32]
 8001c16:	6a3b      	ldr	r3, [r7, #32]
 8001c18:	2b07      	cmp	r3, #7
 8001c1a:	ddf3      	ble.n	8001c04 <StartTask02+0x2f4>
//	Tar_cmd_v_y=10;
//	Tar_cmd_w = 0;
///////////
	//printf("Tar_cmd_v_x: %d\n", Tar_cmd_v_x);

	osDelay(10);
 8001c1c:	200a      	movs	r0, #10
 8001c1e:	f007 fbe6 	bl	80093ee <osDelay>

	//printf("11Tar_cmd_v_x&Tar_cmd_v_y&Tar_cmd_w%d %d %d\n", Tar_cmd_v_x,Tar_cmd_v_y,Tar_cmd_w);
	if(Tar_cmd_w){
 8001c22:	4b9d      	ldr	r3, [pc, #628]	; (8001e98 <StartTask02+0x588>)
 8001c24:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d02b      	beq.n	8001c84 <StartTask02+0x374>
		Tar_cmd_v_x=0;
 8001c2c:	4b9b      	ldr	r3, [pc, #620]	; (8001e9c <StartTask02+0x58c>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	801a      	strh	r2, [r3, #0]
		Tar_cmd_v_y=0;
 8001c32:	4b9b      	ldr	r3, [pc, #620]	; (8001ea0 <StartTask02+0x590>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	801a      	strh	r2, [r3, #0]

		Tar_cmd_FL = Tar_cmd_w/CONSTANT_C_AxC_V;
 8001c38:	4b97      	ldr	r3, [pc, #604]	; (8001e98 <StartTask02+0x588>)
 8001c3a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f7fe fc70 	bl	8000524 <__aeabi_i2d>
 8001c44:	a390      	add	r3, pc, #576	; (adr r3, 8001e88 <StartTask02+0x578>)
 8001c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c4a:	f7fe fdff 	bl	800084c <__aeabi_ddiv>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	460b      	mov	r3, r1
 8001c52:	4610      	mov	r0, r2
 8001c54:	4619      	mov	r1, r3
 8001c56:	f7fe ff7f 	bl	8000b58 <__aeabi_d2iz>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	877b      	strh	r3, [r7, #58]	; 0x3a
		if(Tar_cmd_FL>50){Tar_cmd_FL=50;}
 8001c5e:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	; 0x3a
 8001c62:	2b32      	cmp	r3, #50	; 0x32
 8001c64:	dd01      	ble.n	8001c6a <StartTask02+0x35a>
 8001c66:	2332      	movs	r3, #50	; 0x32
 8001c68:	877b      	strh	r3, [r7, #58]	; 0x3a
		Tar_cmd_RR = Tar_cmd_RL = Tar_cmd_FR = Tar_cmd_FL;
 8001c6a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8001c6c:	873b      	strh	r3, [r7, #56]	; 0x38
 8001c6e:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001c70:	86fb      	strh	r3, [r7, #54]	; 0x36
 8001c72:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001c74:	86bb      	strh	r3, [r7, #52]	; 0x34
		osDelay(10);
 8001c76:	200a      	movs	r0, #10
 8001c78:	f007 fbb9 	bl	80093ee <osDelay>
		//printf("Tar_cmd_FL: %d\n", Tar_cmd_FL);
		//SteDeg=rad2deg(ANGLE_VEL);
		ModeABCD = 2;
 8001c7c:	4b89      	ldr	r3, [pc, #548]	; (8001ea4 <StartTask02+0x594>)
 8001c7e:	2202      	movs	r2, #2
 8001c80:	701a      	strb	r2, [r3, #0]
 8001c82:	e0c5      	b.n	8001e10 <StartTask02+0x500>
	}


	else{
		Tar_cmd_FL = CONSTANT_VEL  *  (Tar_cmd_v_x*cos(ANGLE_RAD) + Tar_cmd_v_y*sin(ANGLE_RAD));
 8001c84:	4b85      	ldr	r3, [pc, #532]	; (8001e9c <StartTask02+0x58c>)
 8001c86:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7fe fc4a 	bl	8000524 <__aeabi_i2d>
 8001c90:	4604      	mov	r4, r0
 8001c92:	460d      	mov	r5, r1
 8001c94:	4b82      	ldr	r3, [pc, #520]	; (8001ea0 <StartTask02+0x590>)
 8001c96:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f7fe fc42 	bl	8000524 <__aeabi_i2d>
 8001ca0:	4680      	mov	r8, r0
 8001ca2:	4689      	mov	r9, r1
 8001ca4:	4b7d      	ldr	r3, [pc, #500]	; (8001e9c <StartTask02+0x58c>)
 8001ca6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7fe fc3a 	bl	8000524 <__aeabi_i2d>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	460b      	mov	r3, r1
 8001cb4:	ec43 2b11 	vmov	d1, r2, r3
 8001cb8:	ec49 8b10 	vmov	d0, r8, r9
 8001cbc:	f00d fcd4 	bl	800f668 <atan2>
 8001cc0:	eeb0 7a40 	vmov.f32	s14, s0
 8001cc4:	eef0 7a60 	vmov.f32	s15, s1
 8001cc8:	eeb0 0a47 	vmov.f32	s0, s14
 8001ccc:	eef0 0a67 	vmov.f32	s1, s15
 8001cd0:	f00d fc1e 	bl	800f510 <cos>
 8001cd4:	ec53 2b10 	vmov	r2, r3, d0
 8001cd8:	4620      	mov	r0, r4
 8001cda:	4629      	mov	r1, r5
 8001cdc:	f7fe fc8c 	bl	80005f8 <__aeabi_dmul>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	4690      	mov	r8, r2
 8001ce6:	4699      	mov	r9, r3
 8001ce8:	4b6d      	ldr	r3, [pc, #436]	; (8001ea0 <StartTask02+0x590>)
 8001cea:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f7fe fc18 	bl	8000524 <__aeabi_i2d>
 8001cf4:	4604      	mov	r4, r0
 8001cf6:	460d      	mov	r5, r1
 8001cf8:	4b69      	ldr	r3, [pc, #420]	; (8001ea0 <StartTask02+0x590>)
 8001cfa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f7fe fc10 	bl	8000524 <__aeabi_i2d>
 8001d04:	4682      	mov	sl, r0
 8001d06:	468b      	mov	fp, r1
 8001d08:	4b64      	ldr	r3, [pc, #400]	; (8001e9c <StartTask02+0x58c>)
 8001d0a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f7fe fc08 	bl	8000524 <__aeabi_i2d>
 8001d14:	4602      	mov	r2, r0
 8001d16:	460b      	mov	r3, r1
 8001d18:	ec43 2b11 	vmov	d1, r2, r3
 8001d1c:	ec4b ab10 	vmov	d0, sl, fp
 8001d20:	f00d fca2 	bl	800f668 <atan2>
 8001d24:	eeb0 7a40 	vmov.f32	s14, s0
 8001d28:	eef0 7a60 	vmov.f32	s15, s1
 8001d2c:	eeb0 0a47 	vmov.f32	s0, s14
 8001d30:	eef0 0a67 	vmov.f32	s1, s15
 8001d34:	f00d fc40 	bl	800f5b8 <sin>
 8001d38:	ec53 2b10 	vmov	r2, r3, d0
 8001d3c:	4620      	mov	r0, r4
 8001d3e:	4629      	mov	r1, r5
 8001d40:	f7fe fc5a 	bl	80005f8 <__aeabi_dmul>
 8001d44:	4602      	mov	r2, r0
 8001d46:	460b      	mov	r3, r1
 8001d48:	4640      	mov	r0, r8
 8001d4a:	4649      	mov	r1, r9
 8001d4c:	f7fe fa9e 	bl	800028c <__adddf3>
 8001d50:	4602      	mov	r2, r0
 8001d52:	460b      	mov	r3, r1
 8001d54:	4610      	mov	r0, r2
 8001d56:	4619      	mov	r1, r3
 8001d58:	a34d      	add	r3, pc, #308	; (adr r3, 8001e90 <StartTask02+0x580>)
 8001d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d5e:	f7fe fc4b 	bl	80005f8 <__aeabi_dmul>
 8001d62:	4602      	mov	r2, r0
 8001d64:	460b      	mov	r3, r1
 8001d66:	4610      	mov	r0, r2
 8001d68:	4619      	mov	r1, r3
 8001d6a:	f7fe fef5 	bl	8000b58 <__aeabi_d2iz>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	877b      	strh	r3, [r7, #58]	; 0x3a
		//printf("Tar_cmd_FL: %d\n", Tar_cmd_FL);

		if(Tar_cmd_FL>50){Tar_cmd_FL=50;}
 8001d72:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	; 0x3a
 8001d76:	2b32      	cmp	r3, #50	; 0x32
 8001d78:	dd01      	ble.n	8001d7e <StartTask02+0x46e>
 8001d7a:	2332      	movs	r3, #50	; 0x32
 8001d7c:	877b      	strh	r3, [r7, #58]	; 0x3a
		Tar_cmd_FR = -Tar_cmd_FL;
 8001d7e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8001d80:	425b      	negs	r3, r3
 8001d82:	b29b      	uxth	r3, r3
 8001d84:	873b      	strh	r3, [r7, #56]	; 0x38
		Tar_cmd_RL = Tar_cmd_FL;
 8001d86:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8001d88:	86fb      	strh	r3, [r7, #54]	; 0x36
		Tar_cmd_RR = -Tar_cmd_FL;
 8001d8a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8001d8c:	425b      	negs	r3, r3
 8001d8e:	b29b      	uxth	r3, r3
 8001d90:	86bb      	strh	r3, [r7, #52]	; 0x34

		if(Tar_cmd_v_x<0){
 8001d92:	4b42      	ldr	r3, [pc, #264]	; (8001e9c <StartTask02+0x58c>)
 8001d94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	da0f      	bge.n	8001dbc <StartTask02+0x4ac>
			Tar_cmd_FL*=-1;
 8001d9c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8001d9e:	425b      	negs	r3, r3
 8001da0:	b29b      	uxth	r3, r3
 8001da2:	877b      	strh	r3, [r7, #58]	; 0x3a
			Tar_cmd_FR*=-1;
 8001da4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001da6:	425b      	negs	r3, r3
 8001da8:	b29b      	uxth	r3, r3
 8001daa:	873b      	strh	r3, [r7, #56]	; 0x38
			Tar_cmd_RL*=-1;
 8001dac:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001dae:	425b      	negs	r3, r3
 8001db0:	b29b      	uxth	r3, r3
 8001db2:	86fb      	strh	r3, [r7, #54]	; 0x36
			Tar_cmd_RR*=-1;
 8001db4:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001db6:	425b      	negs	r3, r3
 8001db8:	b29b      	uxth	r3, r3
 8001dba:	86bb      	strh	r3, [r7, #52]	; 0x34
		}

		SteDeg=rad2deg(ANGLE_RAD);
 8001dbc:	4b38      	ldr	r3, [pc, #224]	; (8001ea0 <StartTask02+0x590>)
 8001dbe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f7fe fbae 	bl	8000524 <__aeabi_i2d>
 8001dc8:	4604      	mov	r4, r0
 8001dca:	460d      	mov	r5, r1
 8001dcc:	4b33      	ldr	r3, [pc, #204]	; (8001e9c <StartTask02+0x58c>)
 8001dce:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f7fe fba6 	bl	8000524 <__aeabi_i2d>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	460b      	mov	r3, r1
 8001ddc:	ec43 2b11 	vmov	d1, r2, r3
 8001de0:	ec45 4b10 	vmov	d0, r4, r5
 8001de4:	f00d fc40 	bl	800f668 <atan2>
 8001de8:	eeb0 7a40 	vmov.f32	s14, s0
 8001dec:	eef0 7a60 	vmov.f32	s15, s1
 8001df0:	eeb0 0a47 	vmov.f32	s0, s14
 8001df4:	eef0 0a67 	vmov.f32	s1, s15
 8001df8:	f7ff fc7e 	bl	80016f8 <rad2deg>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	461a      	mov	r2, r3
 8001e00:	4b29      	ldr	r3, [pc, #164]	; (8001ea8 <StartTask02+0x598>)
 8001e02:	801a      	strh	r2, [r3, #0]
		osDelay(10);
 8001e04:	200a      	movs	r0, #10
 8001e06:	f007 faf2 	bl	80093ee <osDelay>
		//printf("FL FR RL RR: %d %d %d %d \n",Tar_cmd_FL, Tar_cmd_FR, Tar_cmd_RL, Tar_cmd_RR);
		ModeABCD = 1;
 8001e0a:	4b26      	ldr	r3, [pc, #152]	; (8001ea4 <StartTask02+0x594>)
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	701a      	strb	r2, [r3, #0]
		//printf("rad2deg(%d)\n", rad2deg(ANGLE_RAD));
	}
	//printf("33Tar_cmd_v_x&Tar_cmd_v_y&Tar_cmd_w%d %d %d\n", Tar_cmd_v_x,Tar_cmd_v_y,Tar_cmd_w);
	if((Tar_cmd_v_x==0) && (Tar_cmd_v_y==0) && (Tar_cmd_w==0) || (Stop_flag==0)){
 8001e10:	4b22      	ldr	r3, [pc, #136]	; (8001e9c <StartTask02+0x58c>)
 8001e12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d109      	bne.n	8001e2e <StartTask02+0x51e>
 8001e1a:	4b21      	ldr	r3, [pc, #132]	; (8001ea0 <StartTask02+0x590>)
 8001e1c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d104      	bne.n	8001e2e <StartTask02+0x51e>
 8001e24:	4b1c      	ldr	r3, [pc, #112]	; (8001e98 <StartTask02+0x588>)
 8001e26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d003      	beq.n	8001e36 <StartTask02+0x526>
 8001e2e:	4b1f      	ldr	r3, [pc, #124]	; (8001eac <StartTask02+0x59c>)
 8001e30:	781b      	ldrb	r3, [r3, #0]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d10a      	bne.n	8001e4c <StartTask02+0x53c>

		ModeABCD = 4;
 8001e36:	4b1b      	ldr	r3, [pc, #108]	; (8001ea4 <StartTask02+0x594>)
 8001e38:	2204      	movs	r2, #4
 8001e3a:	701a      	strb	r2, [r3, #0]
		Tar_cmd_RR = Tar_cmd_RL = Tar_cmd_FR = Tar_cmd_FL=0;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	877b      	strh	r3, [r7, #58]	; 0x3a
 8001e40:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8001e42:	873b      	strh	r3, [r7, #56]	; 0x38
 8001e44:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001e46:	86fb      	strh	r3, [r7, #54]	; 0x36
 8001e48:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001e4a:	86bb      	strh	r3, [r7, #52]	; 0x34
		//osDelay(10);
		//printf("Tar_cmd_v_x&Tar_cmd_v_y&Tar_cmd_w\n");
	}

	osDelay(20);
 8001e4c:	2014      	movs	r0, #20
 8001e4e:	f007 face 	bl	80093ee <osDelay>
	if(STinitdone){
 8001e52:	4b17      	ldr	r3, [pc, #92]	; (8001eb0 <StartTask02+0x5a0>)
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	f43f adf5 	beq.w	8001a46 <StartTask02+0x136>
		Vel_PDOMsg(1, TxPDO0, Tar_cmd_FL, Tar_cmd_FR);
 8001e5c:	f9b7 203a 	ldrsh.w	r2, [r7, #58]	; 0x3a
 8001e60:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 8001e64:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 8001e68:	2001      	movs	r0, #1
 8001e6a:	f7ff fb3d 	bl	80014e8 <Vel_PDOMsg>
		Vel_PDOMsg(2, TxPDO0, Tar_cmd_RL, Tar_cmd_RR);
 8001e6e:	f9b7 2036 	ldrsh.w	r2, [r7, #54]	; 0x36
 8001e72:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8001e76:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 8001e7a:	2002      	movs	r0, #2
 8001e7c:	f7ff fb34 	bl	80014e8 <Vel_PDOMsg>
	lastTime += PERIOD_CANCOMM;;
 8001e80:	e5e1      	b.n	8001a46 <StartTask02+0x136>
 8001e82:	bf00      	nop
 8001e84:	f3af 8000 	nop.w
 8001e88:	8ccd1fe0 	.word	0x8ccd1fe0
 8001e8c:	40412c3c 	.word	0x40412c3c
 8001e90:	cc196908 	.word	0xcc196908
 8001e94:	3fbc42f1 	.word	0x3fbc42f1
 8001e98:	200007bc 	.word	0x200007bc
 8001e9c:	200007b8 	.word	0x200007b8
 8001ea0:	200007ba 	.word	0x200007ba
 8001ea4:	200007b4 	.word	0x200007b4
 8001ea8:	200007b2 	.word	0x200007b2
 8001eac:	200007b6 	.word	0x200007b6
 8001eb0:	200007b5 	.word	0x200007b5
 8001eb4:	00000000 	.word	0x00000000

08001eb8 <StartTask03>:
* @retval None
*/

/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b088      	sub	sp, #32
 8001ebc:	af02      	add	r7, sp, #8
 8001ebe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
	uint32_t lastTime;
	uint8_t Dir_Rot=0; //direction of rotation
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	74fb      	strb	r3, [r7, #19]
//	char buf[48]={	 1,  2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12,		//1 front right
//					13, 14, 15, 16, 17, 18, 19, 20, 21, 22,	23, 24,		//2 front left
//					25, 26, 27, 28, 29, 30, 31, 32,	33, 34, 35, 36,		//3 rear right
//					37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48	};	//4 rear left

	osDelay(1000);
 8001ec4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001ec8:	f007 fa91 	bl	80093ee <osDelay>

	GPIO_enableirq();
 8001ecc:	f000 fdd8 	bl	8002a80 <GPIO_enableirq>
	osDelay(100);
 8001ed0:	2064      	movs	r0, #100	; 0x64
 8001ed2:	f007 fa8c 	bl	80093ee <osDelay>

	if(HAL_GPIO_ReadPin(GPIOA, PS_SIG1_Pin)){
 8001ed6:	2110      	movs	r1, #16
 8001ed8:	4884      	ldr	r0, [pc, #528]	; (80020ec <StartTask03+0x234>)
 8001eda:	f003 fba1 	bl	8005620 <HAL_GPIO_ReadPin>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d00b      	beq.n	8001efc <StartTask03+0x44>
		DataSetSteering(buf, 0, SERVO_CCW, RPM_1, SERVO_INIT);
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	9300      	str	r3, [sp, #0]
 8001ee8:	230a      	movs	r3, #10
 8001eea:	2201      	movs	r2, #1
 8001eec:	2100      	movs	r1, #0
 8001eee:	4880      	ldr	r0, [pc, #512]	; (80020f0 <StartTask03+0x238>)
 8001ef0:	f000 ff68 	bl	8002dc4 <DataSetSteering>
		printf("PS_SIG1_Pin CCW init.\n");
 8001ef4:	487f      	ldr	r0, [pc, #508]	; (80020f4 <StartTask03+0x23c>)
 8001ef6:	f00b fb87 	bl	800d608 <puts>
 8001efa:	e00a      	b.n	8001f12 <StartTask03+0x5a>
	}
	else {
		DataSetSteering(buf, 0, SERVO_CW, RPM_1, SERVO_INIT);
 8001efc:	2301      	movs	r3, #1
 8001efe:	9300      	str	r3, [sp, #0]
 8001f00:	230a      	movs	r3, #10
 8001f02:	2200      	movs	r2, #0
 8001f04:	2100      	movs	r1, #0
 8001f06:	487a      	ldr	r0, [pc, #488]	; (80020f0 <StartTask03+0x238>)
 8001f08:	f000 ff5c 	bl	8002dc4 <DataSetSteering>
		printf("PS_SIG1_Pin CW init.\n");
 8001f0c:	487a      	ldr	r0, [pc, #488]	; (80020f8 <StartTask03+0x240>)
 8001f0e:	f00b fb7b 	bl	800d608 <puts>
	}

	if(HAL_GPIO_ReadPin(GPIOA, PS_SIG2_Pin)){
 8001f12:	2120      	movs	r1, #32
 8001f14:	4875      	ldr	r0, [pc, #468]	; (80020ec <StartTask03+0x234>)
 8001f16:	f003 fb83 	bl	8005620 <HAL_GPIO_ReadPin>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d00b      	beq.n	8001f38 <StartTask03+0x80>
		DataSetSteering(buf, 1, SERVO_CW, RPM_1, SERVO_INIT);
 8001f20:	2301      	movs	r3, #1
 8001f22:	9300      	str	r3, [sp, #0]
 8001f24:	230a      	movs	r3, #10
 8001f26:	2200      	movs	r2, #0
 8001f28:	2101      	movs	r1, #1
 8001f2a:	4871      	ldr	r0, [pc, #452]	; (80020f0 <StartTask03+0x238>)
 8001f2c:	f000 ff4a 	bl	8002dc4 <DataSetSteering>
		printf("PS_SIG2_Pin CW init.\n");
 8001f30:	4872      	ldr	r0, [pc, #456]	; (80020fc <StartTask03+0x244>)
 8001f32:	f00b fb69 	bl	800d608 <puts>
 8001f36:	e00a      	b.n	8001f4e <StartTask03+0x96>
	}
	else {
		DataSetSteering(buf, 1, SERVO_CCW, RPM_1, SERVO_INIT);
 8001f38:	2301      	movs	r3, #1
 8001f3a:	9300      	str	r3, [sp, #0]
 8001f3c:	230a      	movs	r3, #10
 8001f3e:	2201      	movs	r2, #1
 8001f40:	2101      	movs	r1, #1
 8001f42:	486b      	ldr	r0, [pc, #428]	; (80020f0 <StartTask03+0x238>)
 8001f44:	f000 ff3e 	bl	8002dc4 <DataSetSteering>
		printf("PS_SIG2_Pin CCW init.\n");
 8001f48:	486d      	ldr	r0, [pc, #436]	; (8002100 <StartTask03+0x248>)
 8001f4a:	f00b fb5d 	bl	800d608 <puts>
	}
	if(HAL_GPIO_ReadPin(GPIOA, PS_SIG3_Pin)){
 8001f4e:	2140      	movs	r1, #64	; 0x40
 8001f50:	4866      	ldr	r0, [pc, #408]	; (80020ec <StartTask03+0x234>)
 8001f52:	f003 fb65 	bl	8005620 <HAL_GPIO_ReadPin>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d00b      	beq.n	8001f74 <StartTask03+0xbc>
		DataSetSteering(buf, 2, SERVO_CW, RPM_1, SERVO_INIT);
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	9300      	str	r3, [sp, #0]
 8001f60:	230a      	movs	r3, #10
 8001f62:	2200      	movs	r2, #0
 8001f64:	2102      	movs	r1, #2
 8001f66:	4862      	ldr	r0, [pc, #392]	; (80020f0 <StartTask03+0x238>)
 8001f68:	f000 ff2c 	bl	8002dc4 <DataSetSteering>
		printf("PS_SIG3_Pin CW init.\n");
 8001f6c:	4865      	ldr	r0, [pc, #404]	; (8002104 <StartTask03+0x24c>)
 8001f6e:	f00b fb4b 	bl	800d608 <puts>
 8001f72:	e00a      	b.n	8001f8a <StartTask03+0xd2>
	}
	else {
		DataSetSteering(buf, 2, SERVO_CCW, RPM_1, SERVO_INIT);
 8001f74:	2301      	movs	r3, #1
 8001f76:	9300      	str	r3, [sp, #0]
 8001f78:	230a      	movs	r3, #10
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	2102      	movs	r1, #2
 8001f7e:	485c      	ldr	r0, [pc, #368]	; (80020f0 <StartTask03+0x238>)
 8001f80:	f000 ff20 	bl	8002dc4 <DataSetSteering>
		printf("PS_SIG3_Pin CCW init.\n");
 8001f84:	4860      	ldr	r0, [pc, #384]	; (8002108 <StartTask03+0x250>)
 8001f86:	f00b fb3f 	bl	800d608 <puts>
	}
	if(HAL_GPIO_ReadPin(GPIOA, PS_SIG4_Pin)){
 8001f8a:	2180      	movs	r1, #128	; 0x80
 8001f8c:	4857      	ldr	r0, [pc, #348]	; (80020ec <StartTask03+0x234>)
 8001f8e:	f003 fb47 	bl	8005620 <HAL_GPIO_ReadPin>
 8001f92:	4603      	mov	r3, r0
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d00b      	beq.n	8001fb0 <StartTask03+0xf8>
		DataSetSteering(buf, 3, SERVO_CCW, RPM_1, SERVO_INIT);
 8001f98:	2301      	movs	r3, #1
 8001f9a:	9300      	str	r3, [sp, #0]
 8001f9c:	230a      	movs	r3, #10
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	2103      	movs	r1, #3
 8001fa2:	4853      	ldr	r0, [pc, #332]	; (80020f0 <StartTask03+0x238>)
 8001fa4:	f000 ff0e 	bl	8002dc4 <DataSetSteering>
		printf("PS_SIG4_Pin CCW init.\n");
 8001fa8:	4858      	ldr	r0, [pc, #352]	; (800210c <StartTask03+0x254>)
 8001faa:	f00b fb2d 	bl	800d608 <puts>
 8001fae:	e00a      	b.n	8001fc6 <StartTask03+0x10e>
	}
	else {
		DataSetSteering(buf, 3, SERVO_CW, RPM_1, SERVO_INIT);
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	9300      	str	r3, [sp, #0]
 8001fb4:	230a      	movs	r3, #10
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	2103      	movs	r1, #3
 8001fba:	484d      	ldr	r0, [pc, #308]	; (80020f0 <StartTask03+0x238>)
 8001fbc:	f000 ff02 	bl	8002dc4 <DataSetSteering>
		printf("PS_SIG4_Pin CW init.\n");
 8001fc0:	4853      	ldr	r0, [pc, #332]	; (8002110 <StartTask03+0x258>)
 8001fc2:	f00b fb21 	bl	800d608 <puts>
	}
	osDelay(1000);
 8001fc6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001fca:	f007 fa10 	bl	80093ee <osDelay>


	for(int i=0;i<20;i++){
 8001fce:	2300      	movs	r3, #0
 8001fd0:	60fb      	str	r3, [r7, #12]
 8001fd2:	e009      	b.n	8001fe8 <StartTask03+0x130>
		osDelay(500);
 8001fd4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001fd8:	f007 fa09 	bl	80093ee <osDelay>
		ServoMotor_writeDMA(buf);//servo init. must done init within 500*20ms
 8001fdc:	4844      	ldr	r0, [pc, #272]	; (80020f0 <StartTask03+0x238>)
 8001fde:	f000 fec9 	bl	8002d74 <ServoMotor_writeDMA>
	for(int i=0;i<20;i++){
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	3301      	adds	r3, #1
 8001fe6:	60fb      	str	r3, [r7, #12]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	2b13      	cmp	r3, #19
 8001fec:	ddf2      	ble.n	8001fd4 <StartTask03+0x11c>
	}
	osDelay(500);
 8001fee:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ff2:	f007 f9fc 	bl	80093ee <osDelay>
	GPIO_disableirq();
 8001ff6:	f000 fd39 	bl	8002a6c <GPIO_disableirq>

	STinitdone = 1;
 8001ffa:	4b46      	ldr	r3, [pc, #280]	; (8002114 <StartTask03+0x25c>)
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	701a      	strb	r2, [r3, #0]
	lastTime = osKernelGetTickCount();
 8002000:	f007 f87e 	bl	8009100 <osKernelGetTickCount>
 8002004:	6178      	str	r0, [r7, #20]
  /* Infinite loop */
  for(;;)
  {
	lastTime += PERIOD_STEERING;
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800200c:	617b      	str	r3, [r7, #20]
	osDelayUntil(lastTime);
 800200e:	6978      	ldr	r0, [r7, #20]
 8002010:	f007 fa08 	bl	8009424 <osDelayUntil>

	if(ModeABCD == 1){
 8002014:	4b40      	ldr	r3, [pc, #256]	; (8002118 <StartTask03+0x260>)
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	2b01      	cmp	r3, #1
 800201a:	f040 80f8 	bne.w	800220e <StartTask03+0x356>

		if(SteDeg == 180||SteDeg == -180){SteDeg = 0;}
 800201e:	4b3f      	ldr	r3, [pc, #252]	; (800211c <StartTask03+0x264>)
 8002020:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002024:	2bb4      	cmp	r3, #180	; 0xb4
 8002026:	d005      	beq.n	8002034 <StartTask03+0x17c>
 8002028:	4b3c      	ldr	r3, [pc, #240]	; (800211c <StartTask03+0x264>)
 800202a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800202e:	f113 0fb4 	cmn.w	r3, #180	; 0xb4
 8002032:	d102      	bne.n	800203a <StartTask03+0x182>
 8002034:	4b39      	ldr	r3, [pc, #228]	; (800211c <StartTask03+0x264>)
 8002036:	2200      	movs	r2, #0
 8002038:	801a      	strh	r2, [r3, #0]
		if(Tar_cmd_v_x==0&&Tar_cmd_v_y>0){SteDeg=90; Dir_Rot=SERVO_CCW;}
 800203a:	4b39      	ldr	r3, [pc, #228]	; (8002120 <StartTask03+0x268>)
 800203c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d10a      	bne.n	800205a <StartTask03+0x1a2>
 8002044:	4b37      	ldr	r3, [pc, #220]	; (8002124 <StartTask03+0x26c>)
 8002046:	f9b3 3000 	ldrsh.w	r3, [r3]
 800204a:	2b00      	cmp	r3, #0
 800204c:	dd05      	ble.n	800205a <StartTask03+0x1a2>
 800204e:	4b33      	ldr	r3, [pc, #204]	; (800211c <StartTask03+0x264>)
 8002050:	225a      	movs	r2, #90	; 0x5a
 8002052:	801a      	strh	r2, [r3, #0]
 8002054:	2301      	movs	r3, #1
 8002056:	74fb      	strb	r3, [r7, #19]
 8002058:	e00e      	b.n	8002078 <StartTask03+0x1c0>
		else if(Tar_cmd_v_x==0&&Tar_cmd_v_y<0){SteDeg=90; Dir_Rot=SERVO_CW;}
 800205a:	4b31      	ldr	r3, [pc, #196]	; (8002120 <StartTask03+0x268>)
 800205c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d109      	bne.n	8002078 <StartTask03+0x1c0>
 8002064:	4b2f      	ldr	r3, [pc, #188]	; (8002124 <StartTask03+0x26c>)
 8002066:	f9b3 3000 	ldrsh.w	r3, [r3]
 800206a:	2b00      	cmp	r3, #0
 800206c:	da04      	bge.n	8002078 <StartTask03+0x1c0>
 800206e:	4b2b      	ldr	r3, [pc, #172]	; (800211c <StartTask03+0x264>)
 8002070:	225a      	movs	r2, #90	; 0x5a
 8002072:	801a      	strh	r2, [r3, #0]
 8002074:	2300      	movs	r3, #0
 8002076:	74fb      	strb	r3, [r7, #19]

		if		((Tar_cmd_v_x>0) && (Tar_cmd_v_y>0)){/*SteDeg*=1;*/		Dir_Rot=SERVO_CCW; }//the first quadrant
 8002078:	4b29      	ldr	r3, [pc, #164]	; (8002120 <StartTask03+0x268>)
 800207a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800207e:	2b00      	cmp	r3, #0
 8002080:	dd07      	ble.n	8002092 <StartTask03+0x1da>
 8002082:	4b28      	ldr	r3, [pc, #160]	; (8002124 <StartTask03+0x26c>)
 8002084:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002088:	2b00      	cmp	r3, #0
 800208a:	dd02      	ble.n	8002092 <StartTask03+0x1da>
 800208c:	2301      	movs	r3, #1
 800208e:	74fb      	strb	r3, [r7, #19]
 8002090:	e05f      	b.n	8002152 <StartTask03+0x29a>
		else if	((Tar_cmd_v_x<0) && (Tar_cmd_v_y>0)){SteDeg=180-SteDeg;	Dir_Rot=SERVO_CW; }//the second quadrant
 8002092:	4b23      	ldr	r3, [pc, #140]	; (8002120 <StartTask03+0x268>)
 8002094:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002098:	2b00      	cmp	r3, #0
 800209a:	da11      	bge.n	80020c0 <StartTask03+0x208>
 800209c:	4b21      	ldr	r3, [pc, #132]	; (8002124 <StartTask03+0x26c>)
 800209e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	dd0c      	ble.n	80020c0 <StartTask03+0x208>
 80020a6:	4b1d      	ldr	r3, [pc, #116]	; (800211c <StartTask03+0x264>)
 80020a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020ac:	b29b      	uxth	r3, r3
 80020ae:	f1c3 03b4 	rsb	r3, r3, #180	; 0xb4
 80020b2:	b29b      	uxth	r3, r3
 80020b4:	b21a      	sxth	r2, r3
 80020b6:	4b19      	ldr	r3, [pc, #100]	; (800211c <StartTask03+0x264>)
 80020b8:	801a      	strh	r2, [r3, #0]
 80020ba:	2300      	movs	r3, #0
 80020bc:	74fb      	strb	r3, [r7, #19]
 80020be:	e048      	b.n	8002152 <StartTask03+0x29a>
		else if	((Tar_cmd_v_x<0) && (Tar_cmd_v_y<0)){SteDeg=180+SteDeg;	Dir_Rot=SERVO_CCW; }//the third quadrant
 80020c0:	4b17      	ldr	r3, [pc, #92]	; (8002120 <StartTask03+0x268>)
 80020c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	da2e      	bge.n	8002128 <StartTask03+0x270>
 80020ca:	4b16      	ldr	r3, [pc, #88]	; (8002124 <StartTask03+0x26c>)
 80020cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	da29      	bge.n	8002128 <StartTask03+0x270>
 80020d4:	4b11      	ldr	r3, [pc, #68]	; (800211c <StartTask03+0x264>)
 80020d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020da:	b29b      	uxth	r3, r3
 80020dc:	33b4      	adds	r3, #180	; 0xb4
 80020de:	b29b      	uxth	r3, r3
 80020e0:	b21a      	sxth	r2, r3
 80020e2:	4b0e      	ldr	r3, [pc, #56]	; (800211c <StartTask03+0x264>)
 80020e4:	801a      	strh	r2, [r3, #0]
 80020e6:	2301      	movs	r3, #1
 80020e8:	74fb      	strb	r3, [r7, #19]
 80020ea:	e032      	b.n	8002152 <StartTask03+0x29a>
 80020ec:	40020000 	.word	0x40020000
 80020f0:	20000014 	.word	0x20000014
 80020f4:	08010c60 	.word	0x08010c60
 80020f8:	08010c78 	.word	0x08010c78
 80020fc:	08010c90 	.word	0x08010c90
 8002100:	08010ca8 	.word	0x08010ca8
 8002104:	08010cc0 	.word	0x08010cc0
 8002108:	08010cd8 	.word	0x08010cd8
 800210c:	08010cf0 	.word	0x08010cf0
 8002110:	08010d08 	.word	0x08010d08
 8002114:	200007b5 	.word	0x200007b5
 8002118:	200007b4 	.word	0x200007b4
 800211c:	200007b2 	.word	0x200007b2
 8002120:	200007b8 	.word	0x200007b8
 8002124:	200007ba 	.word	0x200007ba
		else if	((Tar_cmd_v_x>0) && (Tar_cmd_v_y<0)){SteDeg*=-1;		Dir_Rot=SERVO_CW; }//the fourth quadrant
 8002128:	4ba1      	ldr	r3, [pc, #644]	; (80023b0 <StartTask03+0x4f8>)
 800212a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800212e:	2b00      	cmp	r3, #0
 8002130:	dd0f      	ble.n	8002152 <StartTask03+0x29a>
 8002132:	4ba0      	ldr	r3, [pc, #640]	; (80023b4 <StartTask03+0x4fc>)
 8002134:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002138:	2b00      	cmp	r3, #0
 800213a:	da0a      	bge.n	8002152 <StartTask03+0x29a>
 800213c:	4b9e      	ldr	r3, [pc, #632]	; (80023b8 <StartTask03+0x500>)
 800213e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002142:	b29b      	uxth	r3, r3
 8002144:	425b      	negs	r3, r3
 8002146:	b29b      	uxth	r3, r3
 8002148:	b21a      	sxth	r2, r3
 800214a:	4b9b      	ldr	r3, [pc, #620]	; (80023b8 <StartTask03+0x500>)
 800214c:	801a      	strh	r2, [r3, #0]
 800214e:	2300      	movs	r3, #0
 8002150:	74fb      	strb	r3, [r7, #19]
//		else if	((Tar_cmd_v_x<0) && (Tar_cmd_v_y>0)){SteDeg=180-SteDeg;	Dir_Rot=SERVO_CW; osDelay(10); printf("the second quadrant: %d\n", SteDeg);}//the second quadrant
//		else if	((Tar_cmd_v_x<0) && (Tar_cmd_v_y<0)){SteDeg=180+SteDeg;	Dir_Rot=SERVO_CCW; osDelay(10); printf("the third quadrant: %d\n", SteDeg);}//the third quadrant
//		else if	((Tar_cmd_v_x>0) && (Tar_cmd_v_y<0)){SteDeg*=-1;		Dir_Rot=SERVO_CW; osDelay(10); printf("the fourth quadrant: %d\n", SteDeg);}//the fourth quadrant


		if((SteDeg>=0) && (SteDeg<=90)){//prevent from angle over range
 8002152:	4b99      	ldr	r3, [pc, #612]	; (80023b8 <StartTask03+0x500>)
 8002154:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002158:	2b00      	cmp	r3, #0
 800215a:	db58      	blt.n	800220e <StartTask03+0x356>
 800215c:	4b96      	ldr	r3, [pc, #600]	; (80023b8 <StartTask03+0x500>)
 800215e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002162:	2b5a      	cmp	r3, #90	; 0x5a
 8002164:	dc53      	bgt.n	800220e <StartTask03+0x356>
			DataSetSteering(buf, 0, Dir_Rot, SteDeg*100, SERVO_POS);
 8002166:	4b94      	ldr	r3, [pc, #592]	; (80023b8 <StartTask03+0x500>)
 8002168:	f9b3 3000 	ldrsh.w	r3, [r3]
 800216c:	b29b      	uxth	r3, r3
 800216e:	461a      	mov	r2, r3
 8002170:	0092      	lsls	r2, r2, #2
 8002172:	4413      	add	r3, r2
 8002174:	461a      	mov	r2, r3
 8002176:	0091      	lsls	r1, r2, #2
 8002178:	461a      	mov	r2, r3
 800217a:	460b      	mov	r3, r1
 800217c:	4413      	add	r3, r2
 800217e:	009b      	lsls	r3, r3, #2
 8002180:	b29b      	uxth	r3, r3
 8002182:	7cfa      	ldrb	r2, [r7, #19]
 8002184:	2100      	movs	r1, #0
 8002186:	9100      	str	r1, [sp, #0]
 8002188:	2100      	movs	r1, #0
 800218a:	488c      	ldr	r0, [pc, #560]	; (80023bc <StartTask03+0x504>)
 800218c:	f000 fe1a 	bl	8002dc4 <DataSetSteering>
			DataSetSteering(buf, 1, Dir_Rot, SteDeg*100, SERVO_POS);
 8002190:	4b89      	ldr	r3, [pc, #548]	; (80023b8 <StartTask03+0x500>)
 8002192:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002196:	b29b      	uxth	r3, r3
 8002198:	461a      	mov	r2, r3
 800219a:	0092      	lsls	r2, r2, #2
 800219c:	4413      	add	r3, r2
 800219e:	461a      	mov	r2, r3
 80021a0:	0091      	lsls	r1, r2, #2
 80021a2:	461a      	mov	r2, r3
 80021a4:	460b      	mov	r3, r1
 80021a6:	4413      	add	r3, r2
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	b29b      	uxth	r3, r3
 80021ac:	7cfa      	ldrb	r2, [r7, #19]
 80021ae:	2100      	movs	r1, #0
 80021b0:	9100      	str	r1, [sp, #0]
 80021b2:	2101      	movs	r1, #1
 80021b4:	4881      	ldr	r0, [pc, #516]	; (80023bc <StartTask03+0x504>)
 80021b6:	f000 fe05 	bl	8002dc4 <DataSetSteering>
			DataSetSteering(buf, 2, Dir_Rot, SteDeg*100, SERVO_POS);
 80021ba:	4b7f      	ldr	r3, [pc, #508]	; (80023b8 <StartTask03+0x500>)
 80021bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021c0:	b29b      	uxth	r3, r3
 80021c2:	461a      	mov	r2, r3
 80021c4:	0092      	lsls	r2, r2, #2
 80021c6:	4413      	add	r3, r2
 80021c8:	461a      	mov	r2, r3
 80021ca:	0091      	lsls	r1, r2, #2
 80021cc:	461a      	mov	r2, r3
 80021ce:	460b      	mov	r3, r1
 80021d0:	4413      	add	r3, r2
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	b29b      	uxth	r3, r3
 80021d6:	7cfa      	ldrb	r2, [r7, #19]
 80021d8:	2100      	movs	r1, #0
 80021da:	9100      	str	r1, [sp, #0]
 80021dc:	2102      	movs	r1, #2
 80021de:	4877      	ldr	r0, [pc, #476]	; (80023bc <StartTask03+0x504>)
 80021e0:	f000 fdf0 	bl	8002dc4 <DataSetSteering>
			DataSetSteering(buf, 3, Dir_Rot, SteDeg*100, SERVO_POS);
 80021e4:	4b74      	ldr	r3, [pc, #464]	; (80023b8 <StartTask03+0x500>)
 80021e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021ea:	b29b      	uxth	r3, r3
 80021ec:	461a      	mov	r2, r3
 80021ee:	0092      	lsls	r2, r2, #2
 80021f0:	4413      	add	r3, r2
 80021f2:	461a      	mov	r2, r3
 80021f4:	0091      	lsls	r1, r2, #2
 80021f6:	461a      	mov	r2, r3
 80021f8:	460b      	mov	r3, r1
 80021fa:	4413      	add	r3, r2
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	b29b      	uxth	r3, r3
 8002200:	7cfa      	ldrb	r2, [r7, #19]
 8002202:	2100      	movs	r1, #0
 8002204:	9100      	str	r1, [sp, #0]
 8002206:	2103      	movs	r1, #3
 8002208:	486c      	ldr	r0, [pc, #432]	; (80023bc <StartTask03+0x504>)
 800220a:	f000 fddb 	bl	8002dc4 <DataSetSteering>
		}

	}

	if(ModeABCD == 2){
 800220e:	4b6c      	ldr	r3, [pc, #432]	; (80023c0 <StartTask03+0x508>)
 8002210:	781b      	ldrb	r3, [r3, #0]
 8002212:	2b02      	cmp	r3, #2
 8002214:	d15b      	bne.n	80022ce <StartTask03+0x416>
		SteDeg=rad2deg(ANGLE_VEL);
 8002216:	ed9f 0b64 	vldr	d0, [pc, #400]	; 80023a8 <StartTask03+0x4f0>
 800221a:	f7ff fa6d 	bl	80016f8 <rad2deg>
 800221e:	4603      	mov	r3, r0
 8002220:	461a      	mov	r2, r3
 8002222:	4b65      	ldr	r3, [pc, #404]	; (80023b8 <StartTask03+0x500>)
 8002224:	801a      	strh	r2, [r3, #0]
		DataSetSteering(buf, 0, SERVO_CCW, SteDeg*100, SERVO_POS);
 8002226:	4b64      	ldr	r3, [pc, #400]	; (80023b8 <StartTask03+0x500>)
 8002228:	f9b3 3000 	ldrsh.w	r3, [r3]
 800222c:	b29b      	uxth	r3, r3
 800222e:	461a      	mov	r2, r3
 8002230:	0092      	lsls	r2, r2, #2
 8002232:	4413      	add	r3, r2
 8002234:	461a      	mov	r2, r3
 8002236:	0091      	lsls	r1, r2, #2
 8002238:	461a      	mov	r2, r3
 800223a:	460b      	mov	r3, r1
 800223c:	4413      	add	r3, r2
 800223e:	009b      	lsls	r3, r3, #2
 8002240:	b29b      	uxth	r3, r3
 8002242:	2200      	movs	r2, #0
 8002244:	9200      	str	r2, [sp, #0]
 8002246:	2201      	movs	r2, #1
 8002248:	2100      	movs	r1, #0
 800224a:	485c      	ldr	r0, [pc, #368]	; (80023bc <StartTask03+0x504>)
 800224c:	f000 fdba 	bl	8002dc4 <DataSetSteering>
		DataSetSteering(buf, 1, SERVO_CW, SteDeg*100, SERVO_POS);
 8002250:	4b59      	ldr	r3, [pc, #356]	; (80023b8 <StartTask03+0x500>)
 8002252:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002256:	b29b      	uxth	r3, r3
 8002258:	461a      	mov	r2, r3
 800225a:	0092      	lsls	r2, r2, #2
 800225c:	4413      	add	r3, r2
 800225e:	461a      	mov	r2, r3
 8002260:	0091      	lsls	r1, r2, #2
 8002262:	461a      	mov	r2, r3
 8002264:	460b      	mov	r3, r1
 8002266:	4413      	add	r3, r2
 8002268:	009b      	lsls	r3, r3, #2
 800226a:	b29b      	uxth	r3, r3
 800226c:	2200      	movs	r2, #0
 800226e:	9200      	str	r2, [sp, #0]
 8002270:	2200      	movs	r2, #0
 8002272:	2101      	movs	r1, #1
 8002274:	4851      	ldr	r0, [pc, #324]	; (80023bc <StartTask03+0x504>)
 8002276:	f000 fda5 	bl	8002dc4 <DataSetSteering>
		DataSetSteering(buf, 2, SERVO_CW, SteDeg*100, SERVO_POS);
 800227a:	4b4f      	ldr	r3, [pc, #316]	; (80023b8 <StartTask03+0x500>)
 800227c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002280:	b29b      	uxth	r3, r3
 8002282:	461a      	mov	r2, r3
 8002284:	0092      	lsls	r2, r2, #2
 8002286:	4413      	add	r3, r2
 8002288:	461a      	mov	r2, r3
 800228a:	0091      	lsls	r1, r2, #2
 800228c:	461a      	mov	r2, r3
 800228e:	460b      	mov	r3, r1
 8002290:	4413      	add	r3, r2
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	b29b      	uxth	r3, r3
 8002296:	2200      	movs	r2, #0
 8002298:	9200      	str	r2, [sp, #0]
 800229a:	2200      	movs	r2, #0
 800229c:	2102      	movs	r1, #2
 800229e:	4847      	ldr	r0, [pc, #284]	; (80023bc <StartTask03+0x504>)
 80022a0:	f000 fd90 	bl	8002dc4 <DataSetSteering>
		DataSetSteering(buf, 3, SERVO_CCW, SteDeg*100, SERVO_POS);
 80022a4:	4b44      	ldr	r3, [pc, #272]	; (80023b8 <StartTask03+0x500>)
 80022a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022aa:	b29b      	uxth	r3, r3
 80022ac:	461a      	mov	r2, r3
 80022ae:	0092      	lsls	r2, r2, #2
 80022b0:	4413      	add	r3, r2
 80022b2:	461a      	mov	r2, r3
 80022b4:	0091      	lsls	r1, r2, #2
 80022b6:	461a      	mov	r2, r3
 80022b8:	460b      	mov	r3, r1
 80022ba:	4413      	add	r3, r2
 80022bc:	009b      	lsls	r3, r3, #2
 80022be:	b29b      	uxth	r3, r3
 80022c0:	2200      	movs	r2, #0
 80022c2:	9200      	str	r2, [sp, #0]
 80022c4:	2201      	movs	r2, #1
 80022c6:	2103      	movs	r1, #3
 80022c8:	483c      	ldr	r0, [pc, #240]	; (80023bc <StartTask03+0x504>)
 80022ca:	f000 fd7b 	bl	8002dc4 <DataSetSteering>
	}

	if(ModeABCD == 4){
 80022ce:	4b3c      	ldr	r3, [pc, #240]	; (80023c0 <StartTask03+0x508>)
 80022d0:	781b      	ldrb	r3, [r3, #0]
 80022d2:	2b04      	cmp	r3, #4
 80022d4:	d161      	bne.n	800239a <StartTask03+0x4e2>
		SteDeg=rad2deg(ANGLE_VEL);
 80022d6:	ed9f 0b34 	vldr	d0, [pc, #208]	; 80023a8 <StartTask03+0x4f0>
 80022da:	f7ff fa0d 	bl	80016f8 <rad2deg>
 80022de:	4603      	mov	r3, r0
 80022e0:	461a      	mov	r2, r3
 80022e2:	4b35      	ldr	r3, [pc, #212]	; (80023b8 <StartTask03+0x500>)
 80022e4:	801a      	strh	r2, [r3, #0]
		DataSetSteering(buf, 0, SERVO_CW, SteDeg*100, SERVO_POS);
 80022e6:	4b34      	ldr	r3, [pc, #208]	; (80023b8 <StartTask03+0x500>)
 80022e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022ec:	b29b      	uxth	r3, r3
 80022ee:	461a      	mov	r2, r3
 80022f0:	0092      	lsls	r2, r2, #2
 80022f2:	4413      	add	r3, r2
 80022f4:	461a      	mov	r2, r3
 80022f6:	0091      	lsls	r1, r2, #2
 80022f8:	461a      	mov	r2, r3
 80022fa:	460b      	mov	r3, r1
 80022fc:	4413      	add	r3, r2
 80022fe:	009b      	lsls	r3, r3, #2
 8002300:	b29b      	uxth	r3, r3
 8002302:	2200      	movs	r2, #0
 8002304:	9200      	str	r2, [sp, #0]
 8002306:	2200      	movs	r2, #0
 8002308:	2100      	movs	r1, #0
 800230a:	482c      	ldr	r0, [pc, #176]	; (80023bc <StartTask03+0x504>)
 800230c:	f000 fd5a 	bl	8002dc4 <DataSetSteering>
		DataSetSteering(buf, 1, SERVO_CCW, SteDeg*100, SERVO_POS);
 8002310:	4b29      	ldr	r3, [pc, #164]	; (80023b8 <StartTask03+0x500>)
 8002312:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002316:	b29b      	uxth	r3, r3
 8002318:	461a      	mov	r2, r3
 800231a:	0092      	lsls	r2, r2, #2
 800231c:	4413      	add	r3, r2
 800231e:	461a      	mov	r2, r3
 8002320:	0091      	lsls	r1, r2, #2
 8002322:	461a      	mov	r2, r3
 8002324:	460b      	mov	r3, r1
 8002326:	4413      	add	r3, r2
 8002328:	009b      	lsls	r3, r3, #2
 800232a:	b29b      	uxth	r3, r3
 800232c:	2200      	movs	r2, #0
 800232e:	9200      	str	r2, [sp, #0]
 8002330:	2201      	movs	r2, #1
 8002332:	2101      	movs	r1, #1
 8002334:	4821      	ldr	r0, [pc, #132]	; (80023bc <StartTask03+0x504>)
 8002336:	f000 fd45 	bl	8002dc4 <DataSetSteering>
		DataSetSteering(buf, 2, SERVO_CCW, SteDeg*100, SERVO_POS);
 800233a:	4b1f      	ldr	r3, [pc, #124]	; (80023b8 <StartTask03+0x500>)
 800233c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002340:	b29b      	uxth	r3, r3
 8002342:	461a      	mov	r2, r3
 8002344:	0092      	lsls	r2, r2, #2
 8002346:	4413      	add	r3, r2
 8002348:	461a      	mov	r2, r3
 800234a:	0091      	lsls	r1, r2, #2
 800234c:	461a      	mov	r2, r3
 800234e:	460b      	mov	r3, r1
 8002350:	4413      	add	r3, r2
 8002352:	009b      	lsls	r3, r3, #2
 8002354:	b29b      	uxth	r3, r3
 8002356:	2200      	movs	r2, #0
 8002358:	9200      	str	r2, [sp, #0]
 800235a:	2201      	movs	r2, #1
 800235c:	2102      	movs	r1, #2
 800235e:	4817      	ldr	r0, [pc, #92]	; (80023bc <StartTask03+0x504>)
 8002360:	f000 fd30 	bl	8002dc4 <DataSetSteering>
		DataSetSteering(buf, 3, SERVO_CW, SteDeg*100, SERVO_POS);
 8002364:	4b14      	ldr	r3, [pc, #80]	; (80023b8 <StartTask03+0x500>)
 8002366:	f9b3 3000 	ldrsh.w	r3, [r3]
 800236a:	b29b      	uxth	r3, r3
 800236c:	461a      	mov	r2, r3
 800236e:	0092      	lsls	r2, r2, #2
 8002370:	4413      	add	r3, r2
 8002372:	461a      	mov	r2, r3
 8002374:	0091      	lsls	r1, r2, #2
 8002376:	461a      	mov	r2, r3
 8002378:	460b      	mov	r3, r1
 800237a:	4413      	add	r3, r2
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	b29b      	uxth	r3, r3
 8002380:	2200      	movs	r2, #0
 8002382:	9200      	str	r2, [sp, #0]
 8002384:	2200      	movs	r2, #0
 8002386:	2103      	movs	r1, #3
 8002388:	480c      	ldr	r0, [pc, #48]	; (80023bc <StartTask03+0x504>)
 800238a:	f000 fd1b 	bl	8002dc4 <DataSetSteering>
		osDelay(10);
 800238e:	200a      	movs	r0, #10
 8002390:	f007 f82d 	bl	80093ee <osDelay>
		printf("Mode D\n");
 8002394:	480b      	ldr	r0, [pc, #44]	; (80023c4 <StartTask03+0x50c>)
 8002396:	f00b f937 	bl	800d608 <puts>
	}
	osDelay(10);
 800239a:	200a      	movs	r0, #10
 800239c:	f007 f827 	bl	80093ee <osDelay>
	ServoMotor_writeDMA(buf);//use osdelay(6)*2ea
 80023a0:	4806      	ldr	r0, [pc, #24]	; (80023bc <StartTask03+0x504>)
 80023a2:	f000 fce7 	bl	8002d74 <ServoMotor_writeDMA>
	lastTime += PERIOD_STEERING;
 80023a6:	e62e      	b.n	8002006 <StartTask03+0x14e>
 80023a8:	ccefcd31 	.word	0xccefcd31
 80023ac:	3fe7a426 	.word	0x3fe7a426
 80023b0:	200007b8 	.word	0x200007b8
 80023b4:	200007ba 	.word	0x200007ba
 80023b8:	200007b2 	.word	0x200007b2
 80023bc:	20000014 	.word	0x20000014
 80023c0:	200007b4 	.word	0x200007b4
 80023c4:	08010d20 	.word	0x08010d20

080023c8 <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void *argument)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
	//StartTask04 is related ws2812b//
	uint32_t lastTime = osKernelGetTickCount();
 80023d0:	f006 fe96 	bl	8009100 <osKernelGetTickCount>
 80023d4:	60f8      	str	r0, [r7, #12]


  /* Infinite loop */
  for(;;)
  {
		lastTime += PERIOD_NP_LED;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80023dc:	60fb      	str	r3, [r7, #12]
		osDelayUntil(lastTime);
 80023de:	68f8      	ldr	r0, [r7, #12]
 80023e0:	f007 f820 	bl	8009424 <osDelayUntil>


		temp++;
 80023e4:	4bea      	ldr	r3, [pc, #936]	; (8002790 <StartTask04+0x3c8>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	3301      	adds	r3, #1
 80023ea:	4ae9      	ldr	r2, [pc, #932]	; (8002790 <StartTask04+0x3c8>)
 80023ec:	6013      	str	r3, [r2, #0]
		switch (temp) {
 80023ee:	4be8      	ldr	r3, [pc, #928]	; (8002790 <StartTask04+0x3c8>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	3b01      	subs	r3, #1
 80023f4:	2b07      	cmp	r3, #7
 80023f6:	f200 81c2 	bhi.w	800277e <StartTask04+0x3b6>
 80023fa:	a201      	add	r2, pc, #4	; (adr r2, 8002400 <StartTask04+0x38>)
 80023fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002400:	08002421 	.word	0x08002421
 8002404:	08002483 	.word	0x08002483
 8002408:	080024e5 	.word	0x080024e5
 800240c:	08002547 	.word	0x08002547
 8002410:	080025a9 	.word	0x080025a9
 8002414:	08002623 	.word	0x08002623
 8002418:	0800269d 	.word	0x0800269d
 800241c:	080026ff 	.word	0x080026ff
			case 1:
				//printf("case1\n");
				ws2812SetColor(0,0,0,1);//index, r, g, b
 8002420:	2301      	movs	r3, #1
 8002422:	2200      	movs	r2, #0
 8002424:	2100      	movs	r1, #0
 8002426:	2000      	movs	r0, #0
 8002428:	f7fe fd54 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(1,0,1,0);//index, r, g, b
 800242c:	2300      	movs	r3, #0
 800242e:	2201      	movs	r2, #1
 8002430:	2100      	movs	r1, #0
 8002432:	2001      	movs	r0, #1
 8002434:	f7fe fd4e 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(2,1,0,0);//index, r, g, b
 8002438:	2300      	movs	r3, #0
 800243a:	2200      	movs	r2, #0
 800243c:	2101      	movs	r1, #1
 800243e:	2002      	movs	r0, #2
 8002440:	f7fe fd48 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(3,0,0,1);//index, r, g, b
 8002444:	2301      	movs	r3, #1
 8002446:	2200      	movs	r2, #0
 8002448:	2100      	movs	r1, #0
 800244a:	2003      	movs	r0, #3
 800244c:	f7fe fd42 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(4,0,1,0);//index, r, g, b
 8002450:	2300      	movs	r3, #0
 8002452:	2201      	movs	r2, #1
 8002454:	2100      	movs	r1, #0
 8002456:	2004      	movs	r0, #4
 8002458:	f7fe fd3c 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(5,1,0,0);//index, r, g, b
 800245c:	2300      	movs	r3, #0
 800245e:	2200      	movs	r2, #0
 8002460:	2101      	movs	r1, #1
 8002462:	2005      	movs	r0, #5
 8002464:	f7fe fd36 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(6,0,0,1);//index, r, g, b
 8002468:	2301      	movs	r3, #1
 800246a:	2200      	movs	r2, #0
 800246c:	2100      	movs	r1, #0
 800246e:	2006      	movs	r0, #6
 8002470:	f7fe fd30 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(7,0,1,0);//index, r, g, b
 8002474:	2300      	movs	r3, #0
 8002476:	2201      	movs	r2, #1
 8002478:	2100      	movs	r1, #0
 800247a:	2007      	movs	r0, #7
 800247c:	f7fe fd2a 	bl	8000ed4 <ws2812SetColor>
				break;
 8002480:	e17d      	b.n	800277e <StartTask04+0x3b6>
			case 2:
				//printf("case2\n");
				ws2812SetColor(7,0,0,1);//index, r, g, b
 8002482:	2301      	movs	r3, #1
 8002484:	2200      	movs	r2, #0
 8002486:	2100      	movs	r1, #0
 8002488:	2007      	movs	r0, #7
 800248a:	f7fe fd23 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(0,0,1,0);//index, r, g, b
 800248e:	2300      	movs	r3, #0
 8002490:	2201      	movs	r2, #1
 8002492:	2100      	movs	r1, #0
 8002494:	2000      	movs	r0, #0
 8002496:	f7fe fd1d 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(1,1,0,0);//index, r, g, b
 800249a:	2300      	movs	r3, #0
 800249c:	2200      	movs	r2, #0
 800249e:	2101      	movs	r1, #1
 80024a0:	2001      	movs	r0, #1
 80024a2:	f7fe fd17 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(2,0,0,1);//index, r, g, b
 80024a6:	2301      	movs	r3, #1
 80024a8:	2200      	movs	r2, #0
 80024aa:	2100      	movs	r1, #0
 80024ac:	2002      	movs	r0, #2
 80024ae:	f7fe fd11 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(3,0,1,0);//index, r, g, b
 80024b2:	2300      	movs	r3, #0
 80024b4:	2201      	movs	r2, #1
 80024b6:	2100      	movs	r1, #0
 80024b8:	2003      	movs	r0, #3
 80024ba:	f7fe fd0b 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(4,1,0,0);//index, r, g, b
 80024be:	2300      	movs	r3, #0
 80024c0:	2200      	movs	r2, #0
 80024c2:	2101      	movs	r1, #1
 80024c4:	2004      	movs	r0, #4
 80024c6:	f7fe fd05 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(5,0,0,1);//index, r, g, b
 80024ca:	2301      	movs	r3, #1
 80024cc:	2200      	movs	r2, #0
 80024ce:	2100      	movs	r1, #0
 80024d0:	2005      	movs	r0, #5
 80024d2:	f7fe fcff 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(6,0,1,0);//index, r, g, b
 80024d6:	2300      	movs	r3, #0
 80024d8:	2201      	movs	r2, #1
 80024da:	2100      	movs	r1, #0
 80024dc:	2006      	movs	r0, #6
 80024de:	f7fe fcf9 	bl	8000ed4 <ws2812SetColor>
				break;
 80024e2:	e14c      	b.n	800277e <StartTask04+0x3b6>
			case 3:
				//printf("case3\n");
				ws2812SetColor(6,0,0,1);//index, r, g, b
 80024e4:	2301      	movs	r3, #1
 80024e6:	2200      	movs	r2, #0
 80024e8:	2100      	movs	r1, #0
 80024ea:	2006      	movs	r0, #6
 80024ec:	f7fe fcf2 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(7,0,1,0);//index, r, g, b
 80024f0:	2300      	movs	r3, #0
 80024f2:	2201      	movs	r2, #1
 80024f4:	2100      	movs	r1, #0
 80024f6:	2007      	movs	r0, #7
 80024f8:	f7fe fcec 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(0,1,0,0);//index, r, g, b
 80024fc:	2300      	movs	r3, #0
 80024fe:	2200      	movs	r2, #0
 8002500:	2101      	movs	r1, #1
 8002502:	2000      	movs	r0, #0
 8002504:	f7fe fce6 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(1,0,0,1);//index, r, g, b
 8002508:	2301      	movs	r3, #1
 800250a:	2200      	movs	r2, #0
 800250c:	2100      	movs	r1, #0
 800250e:	2001      	movs	r0, #1
 8002510:	f7fe fce0 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(2,0,1,0);//index, r, g, b
 8002514:	2300      	movs	r3, #0
 8002516:	2201      	movs	r2, #1
 8002518:	2100      	movs	r1, #0
 800251a:	2002      	movs	r0, #2
 800251c:	f7fe fcda 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(3,1,0,0);//index, r, g, b
 8002520:	2300      	movs	r3, #0
 8002522:	2200      	movs	r2, #0
 8002524:	2101      	movs	r1, #1
 8002526:	2003      	movs	r0, #3
 8002528:	f7fe fcd4 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(4,0,0,1);//index, r, g, b
 800252c:	2301      	movs	r3, #1
 800252e:	2200      	movs	r2, #0
 8002530:	2100      	movs	r1, #0
 8002532:	2004      	movs	r0, #4
 8002534:	f7fe fcce 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(5,0,1,0);//index, r, g, b
 8002538:	2300      	movs	r3, #0
 800253a:	2201      	movs	r2, #1
 800253c:	2100      	movs	r1, #0
 800253e:	2005      	movs	r0, #5
 8002540:	f7fe fcc8 	bl	8000ed4 <ws2812SetColor>
				break;
 8002544:	e11b      	b.n	800277e <StartTask04+0x3b6>
			case 4:
				//printf("case4\n");
				ws2812SetColor(5,0,0,1);//index, r, g, b
 8002546:	2301      	movs	r3, #1
 8002548:	2200      	movs	r2, #0
 800254a:	2100      	movs	r1, #0
 800254c:	2005      	movs	r0, #5
 800254e:	f7fe fcc1 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(6,0,1,0);//index, r, g, b
 8002552:	2300      	movs	r3, #0
 8002554:	2201      	movs	r2, #1
 8002556:	2100      	movs	r1, #0
 8002558:	2006      	movs	r0, #6
 800255a:	f7fe fcbb 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(7,1,0,0);//index, r, g, b
 800255e:	2300      	movs	r3, #0
 8002560:	2200      	movs	r2, #0
 8002562:	2101      	movs	r1, #1
 8002564:	2007      	movs	r0, #7
 8002566:	f7fe fcb5 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(0,0,0,1);//index, r, g, b
 800256a:	2301      	movs	r3, #1
 800256c:	2200      	movs	r2, #0
 800256e:	2100      	movs	r1, #0
 8002570:	2000      	movs	r0, #0
 8002572:	f7fe fcaf 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(1,0,1,0);//index, r, g, b
 8002576:	2300      	movs	r3, #0
 8002578:	2201      	movs	r2, #1
 800257a:	2100      	movs	r1, #0
 800257c:	2001      	movs	r0, #1
 800257e:	f7fe fca9 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(2,1,0,0);//index, r, g, b
 8002582:	2300      	movs	r3, #0
 8002584:	2200      	movs	r2, #0
 8002586:	2101      	movs	r1, #1
 8002588:	2002      	movs	r0, #2
 800258a:	f7fe fca3 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(3,0,0,1);//index, r, g, b
 800258e:	2301      	movs	r3, #1
 8002590:	2200      	movs	r2, #0
 8002592:	2100      	movs	r1, #0
 8002594:	2003      	movs	r0, #3
 8002596:	f7fe fc9d 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(4,0,1,0);//index, r, g, b
 800259a:	2300      	movs	r3, #0
 800259c:	2201      	movs	r2, #1
 800259e:	2100      	movs	r1, #0
 80025a0:	2004      	movs	r0, #4
 80025a2:	f7fe fc97 	bl	8000ed4 <ws2812SetColor>
				break;
 80025a6:	e0ea      	b.n	800277e <StartTask04+0x3b6>
			case 5:
				//printf("case5\n");
				ws2812SetColor(4,0,0,1);//index, r, g, b
 80025a8:	2301      	movs	r3, #1
 80025aa:	2200      	movs	r2, #0
 80025ac:	2100      	movs	r1, #0
 80025ae:	2004      	movs	r0, #4
 80025b0:	f7fe fc90 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(5,0,1,0);//index, r, g, b
 80025b4:	2300      	movs	r3, #0
 80025b6:	2201      	movs	r2, #1
 80025b8:	2100      	movs	r1, #0
 80025ba:	2005      	movs	r0, #5
 80025bc:	f7fe fc8a 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(6,1,0,0);//index, r, g, b
 80025c0:	2300      	movs	r3, #0
 80025c2:	2200      	movs	r2, #0
 80025c4:	2101      	movs	r1, #1
 80025c6:	2006      	movs	r0, #6
 80025c8:	f7fe fc84 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(7,0,0,1);//index, r, g, b
 80025cc:	2301      	movs	r3, #1
 80025ce:	2200      	movs	r2, #0
 80025d0:	2100      	movs	r1, #0
 80025d2:	2007      	movs	r0, #7
 80025d4:	f7fe fc7e 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(0,0,1,0);//index, r, g, b
 80025d8:	2300      	movs	r3, #0
 80025da:	2201      	movs	r2, #1
 80025dc:	2100      	movs	r1, #0
 80025de:	2000      	movs	r0, #0
 80025e0:	f7fe fc78 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(1,1,0,0);//index, r, g, b
 80025e4:	2300      	movs	r3, #0
 80025e6:	2200      	movs	r2, #0
 80025e8:	2101      	movs	r1, #1
 80025ea:	2001      	movs	r0, #1
 80025ec:	f7fe fc72 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(2,0,0,1);//index, r, g, b
 80025f0:	2301      	movs	r3, #1
 80025f2:	2200      	movs	r2, #0
 80025f4:	2100      	movs	r1, #0
 80025f6:	2002      	movs	r0, #2
 80025f8:	f7fe fc6c 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(3,0,1,0);//index, r, g, b
 80025fc:	2300      	movs	r3, #0
 80025fe:	2201      	movs	r2, #1
 8002600:	2100      	movs	r1, #0
 8002602:	2003      	movs	r0, #3
 8002604:	f7fe fc66 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(8,0,0,1);//index, r, g, b
 8002608:	2301      	movs	r3, #1
 800260a:	2200      	movs	r2, #0
 800260c:	2100      	movs	r1, #0
 800260e:	2008      	movs	r0, #8
 8002610:	f7fe fc60 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(9,0,1,0);//index, r, g, b
 8002614:	2300      	movs	r3, #0
 8002616:	2201      	movs	r2, #1
 8002618:	2100      	movs	r1, #0
 800261a:	2009      	movs	r0, #9
 800261c:	f7fe fc5a 	bl	8000ed4 <ws2812SetColor>

				break;
 8002620:	e0ad      	b.n	800277e <StartTask04+0x3b6>
			case 6:
				//printf("case6\n");
				ws2812SetColor(3,0,0,1);//index, r, g, b
 8002622:	2301      	movs	r3, #1
 8002624:	2200      	movs	r2, #0
 8002626:	2100      	movs	r1, #0
 8002628:	2003      	movs	r0, #3
 800262a:	f7fe fc53 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(4,0,1,0);//index, r, g, b
 800262e:	2300      	movs	r3, #0
 8002630:	2201      	movs	r2, #1
 8002632:	2100      	movs	r1, #0
 8002634:	2004      	movs	r0, #4
 8002636:	f7fe fc4d 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(5,1,0,0);//index, r, g, b
 800263a:	2300      	movs	r3, #0
 800263c:	2200      	movs	r2, #0
 800263e:	2101      	movs	r1, #1
 8002640:	2005      	movs	r0, #5
 8002642:	f7fe fc47 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(6,0,0,1);//index, r, g, b
 8002646:	2301      	movs	r3, #1
 8002648:	2200      	movs	r2, #0
 800264a:	2100      	movs	r1, #0
 800264c:	2006      	movs	r0, #6
 800264e:	f7fe fc41 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(7,0,1,0);//index, r, g, b
 8002652:	2300      	movs	r3, #0
 8002654:	2201      	movs	r2, #1
 8002656:	2100      	movs	r1, #0
 8002658:	2007      	movs	r0, #7
 800265a:	f7fe fc3b 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(0,1,0,0);//index, r, g, b
 800265e:	2300      	movs	r3, #0
 8002660:	2200      	movs	r2, #0
 8002662:	2101      	movs	r1, #1
 8002664:	2000      	movs	r0, #0
 8002666:	f7fe fc35 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(1,0,0,1);//index, r, g, b
 800266a:	2301      	movs	r3, #1
 800266c:	2200      	movs	r2, #0
 800266e:	2100      	movs	r1, #0
 8002670:	2001      	movs	r0, #1
 8002672:	f7fe fc2f 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(2,0,1,0);//index, r, g, b
 8002676:	2300      	movs	r3, #0
 8002678:	2201      	movs	r2, #1
 800267a:	2100      	movs	r1, #0
 800267c:	2002      	movs	r0, #2
 800267e:	f7fe fc29 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(8,0,1,1);//index, r, g, b
 8002682:	2301      	movs	r3, #1
 8002684:	2201      	movs	r2, #1
 8002686:	2100      	movs	r1, #0
 8002688:	2008      	movs	r0, #8
 800268a:	f7fe fc23 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(9,1,1,0);//index, r, g, b
 800268e:	2300      	movs	r3, #0
 8002690:	2201      	movs	r2, #1
 8002692:	2101      	movs	r1, #1
 8002694:	2009      	movs	r0, #9
 8002696:	f7fe fc1d 	bl	8000ed4 <ws2812SetColor>
				break;
 800269a:	e070      	b.n	800277e <StartTask04+0x3b6>
			case 7:
				//printf("case7\n");
				ws2812SetColor(2,0,0,1);//index, r, g, b
 800269c:	2301      	movs	r3, #1
 800269e:	2200      	movs	r2, #0
 80026a0:	2100      	movs	r1, #0
 80026a2:	2002      	movs	r0, #2
 80026a4:	f7fe fc16 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(3,0,1,0);//index, r, g, b
 80026a8:	2300      	movs	r3, #0
 80026aa:	2201      	movs	r2, #1
 80026ac:	2100      	movs	r1, #0
 80026ae:	2003      	movs	r0, #3
 80026b0:	f7fe fc10 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(4,1,0,0);//index, r, g, b
 80026b4:	2300      	movs	r3, #0
 80026b6:	2200      	movs	r2, #0
 80026b8:	2101      	movs	r1, #1
 80026ba:	2004      	movs	r0, #4
 80026bc:	f7fe fc0a 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(5,0,0,1);//index, r, g, b
 80026c0:	2301      	movs	r3, #1
 80026c2:	2200      	movs	r2, #0
 80026c4:	2100      	movs	r1, #0
 80026c6:	2005      	movs	r0, #5
 80026c8:	f7fe fc04 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(6,0,1,0);//index, r, g, b
 80026cc:	2300      	movs	r3, #0
 80026ce:	2201      	movs	r2, #1
 80026d0:	2100      	movs	r1, #0
 80026d2:	2006      	movs	r0, #6
 80026d4:	f7fe fbfe 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(7,1,0,0);//index, r, g, b
 80026d8:	2300      	movs	r3, #0
 80026da:	2200      	movs	r2, #0
 80026dc:	2101      	movs	r1, #1
 80026de:	2007      	movs	r0, #7
 80026e0:	f7fe fbf8 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(0,0,0,1);//index, r, g, b
 80026e4:	2301      	movs	r3, #1
 80026e6:	2200      	movs	r2, #0
 80026e8:	2100      	movs	r1, #0
 80026ea:	2000      	movs	r0, #0
 80026ec:	f7fe fbf2 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(1,0,1,0);//index, r, g, b
 80026f0:	2300      	movs	r3, #0
 80026f2:	2201      	movs	r2, #1
 80026f4:	2100      	movs	r1, #0
 80026f6:	2001      	movs	r0, #1
 80026f8:	f7fe fbec 	bl	8000ed4 <ws2812SetColor>
				break;
 80026fc:	e03f      	b.n	800277e <StartTask04+0x3b6>
			case 8:
				//printf("case8\n");
				ws2812SetColor(1,0,0,1);//index, r, g, b
 80026fe:	2301      	movs	r3, #1
 8002700:	2200      	movs	r2, #0
 8002702:	2100      	movs	r1, #0
 8002704:	2001      	movs	r0, #1
 8002706:	f7fe fbe5 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(2,0,1,0);//index, r, g, b
 800270a:	2300      	movs	r3, #0
 800270c:	2201      	movs	r2, #1
 800270e:	2100      	movs	r1, #0
 8002710:	2002      	movs	r0, #2
 8002712:	f7fe fbdf 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(3,1,0,0);//index, r, g, b
 8002716:	2300      	movs	r3, #0
 8002718:	2200      	movs	r2, #0
 800271a:	2101      	movs	r1, #1
 800271c:	2003      	movs	r0, #3
 800271e:	f7fe fbd9 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(4,0,0,1);//index, r, g, b
 8002722:	2301      	movs	r3, #1
 8002724:	2200      	movs	r2, #0
 8002726:	2100      	movs	r1, #0
 8002728:	2004      	movs	r0, #4
 800272a:	f7fe fbd3 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(5,0,1,0);//index, r, g, b
 800272e:	2300      	movs	r3, #0
 8002730:	2201      	movs	r2, #1
 8002732:	2100      	movs	r1, #0
 8002734:	2005      	movs	r0, #5
 8002736:	f7fe fbcd 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(6,1,0,0);//index, r, g, b
 800273a:	2300      	movs	r3, #0
 800273c:	2200      	movs	r2, #0
 800273e:	2101      	movs	r1, #1
 8002740:	2006      	movs	r0, #6
 8002742:	f7fe fbc7 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(7,0,0,1);//index, r, g, b
 8002746:	2301      	movs	r3, #1
 8002748:	2200      	movs	r2, #0
 800274a:	2100      	movs	r1, #0
 800274c:	2007      	movs	r0, #7
 800274e:	f7fe fbc1 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(0,0,1,0);//index, r, g, b
 8002752:	2300      	movs	r3, #0
 8002754:	2201      	movs	r2, #1
 8002756:	2100      	movs	r1, #0
 8002758:	2000      	movs	r0, #0
 800275a:	f7fe fbbb 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(8,1,1,1);//index, r, g, b
 800275e:	2301      	movs	r3, #1
 8002760:	2201      	movs	r2, #1
 8002762:	2101      	movs	r1, #1
 8002764:	2008      	movs	r0, #8
 8002766:	f7fe fbb5 	bl	8000ed4 <ws2812SetColor>
				ws2812SetColor(9,1,1,1);//index, r, g, b
 800276a:	2301      	movs	r3, #1
 800276c:	2201      	movs	r2, #1
 800276e:	2101      	movs	r1, #1
 8002770:	2009      	movs	r0, #9
 8002772:	f7fe fbaf 	bl	8000ed4 <ws2812SetColor>
				temp=1;
 8002776:	4b06      	ldr	r3, [pc, #24]	; (8002790 <StartTask04+0x3c8>)
 8002778:	2201      	movs	r2, #1
 800277a:	601a      	str	r2, [r3, #0]
				break;
 800277c:	bf00      	nop
		}

		ws2812AllColor(0,0,0);//r, g, b
 800277e:	2200      	movs	r2, #0
 8002780:	2100      	movs	r1, #0
 8002782:	2000      	movs	r0, #0
 8002784:	f7fe fbfe 	bl	8000f84 <ws2812AllColor>
		ws2812NumOn(NUM_NPLED);
 8002788:	2018      	movs	r0, #24
 800278a:	f7fe fb8f 	bl	8000eac <ws2812NumOn>
  {
 800278e:	e622      	b.n	80023d6 <StartTask04+0xe>
 8002790:	200007e0 	.word	0x200007e0

08002794 <StartTask05>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask05 */
void StartTask05(void *argument)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b084      	sub	sp, #16
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask05 */
	uint32_t lastTime = osKernelGetTickCount();
 800279c:	f006 fcb0 	bl	8009100 <osKernelGetTickCount>
 80027a0:	60f8      	str	r0, [r7, #12]

	fanInit();
 80027a2:	f7fe ff7f 	bl	80016a4 <fanInit>

  /* Infinite loop */
  for(;;)
  {
	lastTime += PERIOD_FAN;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80027ac:	60fb      	str	r3, [r7, #12]
	osDelayUntil(lastTime);
 80027ae:	68f8      	ldr	r0, [r7, #12]
 80027b0:	f006 fe38 	bl	8009424 <osDelayUntil>
	fanOn(30);
 80027b4:	201e      	movs	r0, #30
 80027b6:	f7fe ff7f 	bl	80016b8 <fanOn>
	lastTime += PERIOD_FAN;
 80027ba:	e7f4      	b.n	80027a6 <StartTask05+0x12>

080027bc <StartTask06>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask06 */
void StartTask06(void *argument)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b084      	sub	sp, #16
 80027c0:	af02      	add	r7, sp, #8
 80027c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask06 */
	//uint32_t lastTime = osKernelGetTickCount();
	osDelay(10);//for printf();
 80027c4:	200a      	movs	r0, #10
 80027c6:	f006 fe12 	bl	80093ee <osDelay>
	printf("StartTask06 PS_SIG3_Pin.%d: \n", PS_SIGx_Pin);
 80027ca:	4b2e      	ldr	r3, [pc, #184]	; (8002884 <StartTask06+0xc8>)
 80027cc:	781b      	ldrb	r3, [r3, #0]
 80027ce:	4619      	mov	r1, r3
 80027d0:	482d      	ldr	r0, [pc, #180]	; (8002888 <StartTask06+0xcc>)
 80027d2:	f00a fe93 	bl	800d4fc <iprintf>
  /* Infinite loop */
  for(;;)
  {
		osThreadFlagsWait(1, 0, osWaitForever);
 80027d6:	f04f 32ff 	mov.w	r2, #4294967295
 80027da:	2100      	movs	r1, #0
 80027dc:	2001      	movs	r0, #1
 80027de:	f006 fd85 	bl	80092ec <osThreadFlagsWait>

	if(PS_SIGx_Pin&1){//1ch init
 80027e2:	4b28      	ldr	r3, [pc, #160]	; (8002884 <StartTask06+0xc8>)
 80027e4:	781b      	ldrb	r3, [r3, #0]
 80027e6:	f003 0301 	and.w	r3, r3, #1
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d00d      	beq.n	800280a <StartTask06+0x4e>
		PS_SIGx_Pin=0; printf(" PS_SIG1_stop.\n");
 80027ee:	4b25      	ldr	r3, [pc, #148]	; (8002884 <StartTask06+0xc8>)
 80027f0:	2200      	movs	r2, #0
 80027f2:	701a      	strb	r2, [r3, #0]
 80027f4:	4825      	ldr	r0, [pc, #148]	; (800288c <StartTask06+0xd0>)
 80027f6:	f00a ff07 	bl	800d608 <puts>
		DataSetSteering(buf, 0, SERVO_CCW, 0, 0);
 80027fa:	2300      	movs	r3, #0
 80027fc:	9300      	str	r3, [sp, #0]
 80027fe:	2300      	movs	r3, #0
 8002800:	2201      	movs	r2, #1
 8002802:	2100      	movs	r1, #0
 8002804:	4822      	ldr	r0, [pc, #136]	; (8002890 <StartTask06+0xd4>)
 8002806:	f000 fadd 	bl	8002dc4 <DataSetSteering>
		//ServoMotor_writeDMA(buf);//use osdelay(6)*2ea
		//for(int i=0;i<48;i++){buf[i]=0;}//clear buf
	}

	if(PS_SIGx_Pin&2){//2ch init
 800280a:	4b1e      	ldr	r3, [pc, #120]	; (8002884 <StartTask06+0xc8>)
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	f003 0302 	and.w	r3, r3, #2
 8002812:	2b00      	cmp	r3, #0
 8002814:	d00d      	beq.n	8002832 <StartTask06+0x76>
		PS_SIGx_Pin=0; printf(" PS_SIG2_stop.\n");
 8002816:	4b1b      	ldr	r3, [pc, #108]	; (8002884 <StartTask06+0xc8>)
 8002818:	2200      	movs	r2, #0
 800281a:	701a      	strb	r2, [r3, #0]
 800281c:	481d      	ldr	r0, [pc, #116]	; (8002894 <StartTask06+0xd8>)
 800281e:	f00a fef3 	bl	800d608 <puts>
		DataSetSteering(buf, 1, SERVO_CCW, 0, 0);
 8002822:	2300      	movs	r3, #0
 8002824:	9300      	str	r3, [sp, #0]
 8002826:	2300      	movs	r3, #0
 8002828:	2201      	movs	r2, #1
 800282a:	2101      	movs	r1, #1
 800282c:	4818      	ldr	r0, [pc, #96]	; (8002890 <StartTask06+0xd4>)
 800282e:	f000 fac9 	bl	8002dc4 <DataSetSteering>
		//ServoMotor_writeDMA(buf);//use osdelay(6)*2ea
		//for(int i=0;i<48;i++){buf[i]=0;}//clear buf
	}
	if(PS_SIGx_Pin&4){//3ch init
 8002832:	4b14      	ldr	r3, [pc, #80]	; (8002884 <StartTask06+0xc8>)
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	f003 0304 	and.w	r3, r3, #4
 800283a:	2b00      	cmp	r3, #0
 800283c:	d00d      	beq.n	800285a <StartTask06+0x9e>
		PS_SIGx_Pin=0; printf(" PS_SIG3_stop.\n");
 800283e:	4b11      	ldr	r3, [pc, #68]	; (8002884 <StartTask06+0xc8>)
 8002840:	2200      	movs	r2, #0
 8002842:	701a      	strb	r2, [r3, #0]
 8002844:	4814      	ldr	r0, [pc, #80]	; (8002898 <StartTask06+0xdc>)
 8002846:	f00a fedf 	bl	800d608 <puts>
		DataSetSteering(buf, 2, SERVO_CCW, 0, 0);
 800284a:	2300      	movs	r3, #0
 800284c:	9300      	str	r3, [sp, #0]
 800284e:	2300      	movs	r3, #0
 8002850:	2201      	movs	r2, #1
 8002852:	2102      	movs	r1, #2
 8002854:	480e      	ldr	r0, [pc, #56]	; (8002890 <StartTask06+0xd4>)
 8002856:	f000 fab5 	bl	8002dc4 <DataSetSteering>
		//ServoMotor_writeDMA(buf);//use osdelay(6)*2ea
		//for(int i=0;i<48;i++){buf[i]=0;}//clear buf
	}
	if(PS_SIGx_Pin&8){//4ch init
 800285a:	4b0a      	ldr	r3, [pc, #40]	; (8002884 <StartTask06+0xc8>)
 800285c:	781b      	ldrb	r3, [r3, #0]
 800285e:	f003 0308 	and.w	r3, r3, #8
 8002862:	2b00      	cmp	r3, #0
 8002864:	d0b7      	beq.n	80027d6 <StartTask06+0x1a>
		PS_SIGx_Pin=0; printf(" PS_SIG4_stop.\n");
 8002866:	4b07      	ldr	r3, [pc, #28]	; (8002884 <StartTask06+0xc8>)
 8002868:	2200      	movs	r2, #0
 800286a:	701a      	strb	r2, [r3, #0]
 800286c:	480b      	ldr	r0, [pc, #44]	; (800289c <StartTask06+0xe0>)
 800286e:	f00a fecb 	bl	800d608 <puts>
		DataSetSteering(buf, 3, SERVO_CCW, 0, 0);
 8002872:	2300      	movs	r3, #0
 8002874:	9300      	str	r3, [sp, #0]
 8002876:	2300      	movs	r3, #0
 8002878:	2201      	movs	r2, #1
 800287a:	2103      	movs	r1, #3
 800287c:	4804      	ldr	r0, [pc, #16]	; (8002890 <StartTask06+0xd4>)
 800287e:	f000 faa1 	bl	8002dc4 <DataSetSteering>
		osThreadFlagsWait(1, 0, osWaitForever);
 8002882:	e7a8      	b.n	80027d6 <StartTask06+0x1a>
 8002884:	200007b0 	.word	0x200007b0
 8002888:	08010d28 	.word	0x08010d28
 800288c:	08010d48 	.word	0x08010d48
 8002890:	20000014 	.word	0x20000014
 8002894:	08010d58 	.word	0x08010d58
 8002898:	08010d68 	.word	0x08010d68
 800289c:	08010d78 	.word	0x08010d78

080028a0 <VelStopTimerCallback>:
  /* USER CODE END StartTask06 */
}

/* VelStopTimerCallback function */
void VelStopTimerCallback(void *argument)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b082      	sub	sp, #8
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN VelStopTimerCallback */
	printf("Stop_flag:%d \n", Stop_flag);
 80028a8:	4b0a      	ldr	r3, [pc, #40]	; (80028d4 <VelStopTimerCallback+0x34>)
 80028aa:	781b      	ldrb	r3, [r3, #0]
 80028ac:	4619      	mov	r1, r3
 80028ae:	480a      	ldr	r0, [pc, #40]	; (80028d8 <VelStopTimerCallback+0x38>)
 80028b0:	f00a fe24 	bl	800d4fc <iprintf>
	if(Stop_flag){Stop_flag = 0;}
 80028b4:	4b07      	ldr	r3, [pc, #28]	; (80028d4 <VelStopTimerCallback+0x34>)
 80028b6:	781b      	ldrb	r3, [r3, #0]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d003      	beq.n	80028c4 <VelStopTimerCallback+0x24>
 80028bc:	4b05      	ldr	r3, [pc, #20]	; (80028d4 <VelStopTimerCallback+0x34>)
 80028be:	2200      	movs	r2, #0
 80028c0:	701a      	strb	r2, [r3, #0]
	else {ModeABCD = 4;}
  /* USER CODE END VelStopTimerCallback */
}
 80028c2:	e002      	b.n	80028ca <VelStopTimerCallback+0x2a>
	else {ModeABCD = 4;}
 80028c4:	4b05      	ldr	r3, [pc, #20]	; (80028dc <VelStopTimerCallback+0x3c>)
 80028c6:	2204      	movs	r2, #4
 80028c8:	701a      	strb	r2, [r3, #0]
}
 80028ca:	bf00      	nop
 80028cc:	3708      	adds	r7, #8
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	200007b6 	.word	0x200007b6
 80028d8:	08010d88 	.word	0x08010d88
 80028dc:	200007b4 	.word	0x200007b4

080028e0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b08a      	sub	sp, #40	; 0x28
 80028e4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028e6:	f107 0314 	add.w	r3, r7, #20
 80028ea:	2200      	movs	r2, #0
 80028ec:	601a      	str	r2, [r3, #0]
 80028ee:	605a      	str	r2, [r3, #4]
 80028f0:	609a      	str	r2, [r3, #8]
 80028f2:	60da      	str	r2, [r3, #12]
 80028f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80028f6:	2300      	movs	r3, #0
 80028f8:	613b      	str	r3, [r7, #16]
 80028fa:	4b57      	ldr	r3, [pc, #348]	; (8002a58 <MX_GPIO_Init+0x178>)
 80028fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fe:	4a56      	ldr	r2, [pc, #344]	; (8002a58 <MX_GPIO_Init+0x178>)
 8002900:	f043 0304 	orr.w	r3, r3, #4
 8002904:	6313      	str	r3, [r2, #48]	; 0x30
 8002906:	4b54      	ldr	r3, [pc, #336]	; (8002a58 <MX_GPIO_Init+0x178>)
 8002908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800290a:	f003 0304 	and.w	r3, r3, #4
 800290e:	613b      	str	r3, [r7, #16]
 8002910:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002912:	2300      	movs	r3, #0
 8002914:	60fb      	str	r3, [r7, #12]
 8002916:	4b50      	ldr	r3, [pc, #320]	; (8002a58 <MX_GPIO_Init+0x178>)
 8002918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800291a:	4a4f      	ldr	r2, [pc, #316]	; (8002a58 <MX_GPIO_Init+0x178>)
 800291c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002920:	6313      	str	r3, [r2, #48]	; 0x30
 8002922:	4b4d      	ldr	r3, [pc, #308]	; (8002a58 <MX_GPIO_Init+0x178>)
 8002924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002926:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800292a:	60fb      	str	r3, [r7, #12]
 800292c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800292e:	2300      	movs	r3, #0
 8002930:	60bb      	str	r3, [r7, #8]
 8002932:	4b49      	ldr	r3, [pc, #292]	; (8002a58 <MX_GPIO_Init+0x178>)
 8002934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002936:	4a48      	ldr	r2, [pc, #288]	; (8002a58 <MX_GPIO_Init+0x178>)
 8002938:	f043 0301 	orr.w	r3, r3, #1
 800293c:	6313      	str	r3, [r2, #48]	; 0x30
 800293e:	4b46      	ldr	r3, [pc, #280]	; (8002a58 <MX_GPIO_Init+0x178>)
 8002940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002942:	f003 0301 	and.w	r3, r3, #1
 8002946:	60bb      	str	r3, [r7, #8]
 8002948:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800294a:	2300      	movs	r3, #0
 800294c:	607b      	str	r3, [r7, #4]
 800294e:	4b42      	ldr	r3, [pc, #264]	; (8002a58 <MX_GPIO_Init+0x178>)
 8002950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002952:	4a41      	ldr	r2, [pc, #260]	; (8002a58 <MX_GPIO_Init+0x178>)
 8002954:	f043 0302 	orr.w	r3, r3, #2
 8002958:	6313      	str	r3, [r2, #48]	; 0x30
 800295a:	4b3f      	ldr	r3, [pc, #252]	; (8002a58 <MX_GPIO_Init+0x178>)
 800295c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800295e:	f003 0302 	and.w	r3, r3, #2
 8002962:	607b      	str	r3, [r7, #4]
 8002964:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002966:	2300      	movs	r3, #0
 8002968:	603b      	str	r3, [r7, #0]
 800296a:	4b3b      	ldr	r3, [pc, #236]	; (8002a58 <MX_GPIO_Init+0x178>)
 800296c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296e:	4a3a      	ldr	r2, [pc, #232]	; (8002a58 <MX_GPIO_Init+0x178>)
 8002970:	f043 0308 	orr.w	r3, r3, #8
 8002974:	6313      	str	r3, [r2, #48]	; 0x30
 8002976:	4b38      	ldr	r3, [pc, #224]	; (8002a58 <MX_GPIO_Init+0x178>)
 8002978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800297a:	f003 0308 	and.w	r3, r3, #8
 800297e:	603b      	str	r3, [r7, #0]
 8002980:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, testled_Pin|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1
 8002982:	2200      	movs	r2, #0
 8002984:	f64f 413e 	movw	r1, #64574	; 0xfc3e
 8002988:	4834      	ldr	r0, [pc, #208]	; (8002a5c <MX_GPIO_Init+0x17c>)
 800298a:	f002 fe61 	bl	8005650 <HAL_GPIO_WritePin>
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RS485_DE_Pin|GPIO_PIN_4, GPIO_PIN_RESET);
 800298e:	2200      	movs	r2, #0
 8002990:	f244 0110 	movw	r1, #16400	; 0x4010
 8002994:	4832      	ldr	r0, [pc, #200]	; (8002a60 <MX_GPIO_Init+0x180>)
 8002996:	f002 fe5b 	bl	8005650 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800299a:	2200      	movs	r2, #0
 800299c:	2104      	movs	r1, #4
 800299e:	4831      	ldr	r0, [pc, #196]	; (8002a64 <MX_GPIO_Init+0x184>)
 80029a0:	f002 fe56 	bl	8005650 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PC14 PC15 PC1
                           PC2 PC3 PC4 PC5
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = testled_Pin|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1
 80029a4:	f64f 433e 	movw	r3, #64574	; 0xfc3e
 80029a8:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029aa:	2301      	movs	r3, #1
 80029ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ae:	2300      	movs	r3, #0
 80029b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029b2:	2300      	movs	r3, #0
 80029b4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029b6:	f107 0314 	add.w	r3, r7, #20
 80029ba:	4619      	mov	r1, r3
 80029bc:	4827      	ldr	r0, [pc, #156]	; (8002a5c <MX_GPIO_Init+0x17c>)
 80029be:	f002 fc93 	bl	80052e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80029c2:	2301      	movs	r3, #1
 80029c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80029c6:	2303      	movs	r3, #3
 80029c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ca:	2300      	movs	r3, #0
 80029cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029ce:	f107 0314 	add.w	r3, r7, #20
 80029d2:	4619      	mov	r1, r3
 80029d4:	4821      	ldr	r0, [pc, #132]	; (8002a5c <MX_GPIO_Init+0x17c>)
 80029d6:	f002 fc87 	bl	80052e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = PS_SIG1_Pin|PS_SIG2_Pin|PS_SIG3_Pin|PS_SIG4_Pin;
 80029da:	23f0      	movs	r3, #240	; 0xf0
 80029dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80029de:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80029e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e4:	2300      	movs	r3, #0
 80029e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029e8:	f107 0314 	add.w	r3, r7, #20
 80029ec:	4619      	mov	r1, r3
 80029ee:	481e      	ldr	r0, [pc, #120]	; (8002a68 <MX_GPIO_Init+0x188>)
 80029f0:	f002 fc7a 	bl	80052e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PB4 */
  GPIO_InitStruct.Pin = RS485_DE_Pin|GPIO_PIN_4;
 80029f4:	f244 0310 	movw	r3, #16400	; 0x4010
 80029f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029fa:	2301      	movs	r3, #1
 80029fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029fe:	2300      	movs	r3, #0
 8002a00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a02:	2300      	movs	r3, #0
 8002a04:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a06:	f107 0314 	add.w	r3, r7, #20
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	4814      	ldr	r0, [pc, #80]	; (8002a60 <MX_GPIO_Init+0x180>)
 8002a0e:	f002 fc6b 	bl	80052e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002a12:	2304      	movs	r3, #4
 8002a14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a16:	2301      	movs	r3, #1
 8002a18:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a22:	f107 0314 	add.w	r3, r7, #20
 8002a26:	4619      	mov	r1, r3
 8002a28:	480e      	ldr	r0, [pc, #56]	; (8002a64 <MX_GPIO_Init+0x184>)
 8002a2a:	f002 fc5d 	bl	80052e8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8002a2e:	2200      	movs	r2, #0
 8002a30:	2105      	movs	r1, #5
 8002a32:	200a      	movs	r0, #10
 8002a34:	f002 f81e 	bl	8004a74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002a38:	200a      	movs	r0, #10
 8002a3a:	f002 f837 	bl	8004aac <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8002a3e:	2200      	movs	r2, #0
 8002a40:	2105      	movs	r1, #5
 8002a42:	2017      	movs	r0, #23
 8002a44:	f002 f816 	bl	8004a74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002a48:	2017      	movs	r0, #23
 8002a4a:	f002 f82f 	bl	8004aac <HAL_NVIC_EnableIRQ>

}
 8002a4e:	bf00      	nop
 8002a50:	3728      	adds	r7, #40	; 0x28
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	40023800 	.word	0x40023800
 8002a5c:	40020800 	.word	0x40020800
 8002a60:	40020400 	.word	0x40020400
 8002a64:	40020c00 	.word	0x40020c00
 8002a68:	40020000 	.word	0x40020000

08002a6c <GPIO_disableirq>:

/* USER CODE BEGIN 2 */
void GPIO_disableirq(void)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(EXTI4_IRQn);
 8002a70:	200a      	movs	r0, #10
 8002a72:	f002 f829 	bl	8004ac8 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 8002a76:	2017      	movs	r0, #23
 8002a78:	f002 f826 	bl	8004ac8 <HAL_NVIC_DisableIRQ>
}
 8002a7c:	bf00      	nop
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <GPIO_enableirq>:

void GPIO_enableirq(void)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	af00      	add	r7, sp, #0
	  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8002a84:	2200      	movs	r2, #0
 8002a86:	2105      	movs	r1, #5
 8002a88:	200a      	movs	r0, #10
 8002a8a:	f001 fff3 	bl	8004a74 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002a8e:	200a      	movs	r0, #10
 8002a90:	f002 f80c 	bl	8004aac <HAL_NVIC_EnableIRQ>

	  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8002a94:	2200      	movs	r2, #0
 8002a96:	2105      	movs	r1, #5
 8002a98:	2017      	movs	r0, #23
 8002a9a:	f001 ffeb 	bl	8004a74 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002a9e:	2017      	movs	r0, #23
 8002aa0:	f002 f804 	bl	8004aac <HAL_NVIC_EnableIRQ>
}
 8002aa4:	bf00      	nop
 8002aa6:	bd80      	pop	{r7, pc}

08002aa8 <MX_I2C1_SMBUS_Init>:
SMBUS_HandleTypeDef hsmbus1;

/* I2C1 init function */

void MX_I2C1_SMBUS_Init(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hsmbus1.Instance = I2C1;
 8002aac:	4b18      	ldr	r3, [pc, #96]	; (8002b10 <MX_I2C1_SMBUS_Init+0x68>)
 8002aae:	4a19      	ldr	r2, [pc, #100]	; (8002b14 <MX_I2C1_SMBUS_Init+0x6c>)
 8002ab0:	601a      	str	r2, [r3, #0]
  hsmbus1.Init.ClockSpeed = 100000;
 8002ab2:	4b17      	ldr	r3, [pc, #92]	; (8002b10 <MX_I2C1_SMBUS_Init+0x68>)
 8002ab4:	4a18      	ldr	r2, [pc, #96]	; (8002b18 <MX_I2C1_SMBUS_Init+0x70>)
 8002ab6:	605a      	str	r2, [r3, #4]
  hsmbus1.Init.OwnAddress1 = 0;
 8002ab8:	4b15      	ldr	r3, [pc, #84]	; (8002b10 <MX_I2C1_SMBUS_Init+0x68>)
 8002aba:	2200      	movs	r2, #0
 8002abc:	60da      	str	r2, [r3, #12]
  hsmbus1.Init.AddressingMode = SMBUS_ADDRESSINGMODE_7BIT;
 8002abe:	4b14      	ldr	r3, [pc, #80]	; (8002b10 <MX_I2C1_SMBUS_Init+0x68>)
 8002ac0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002ac4:	611a      	str	r2, [r3, #16]
  hsmbus1.Init.DualAddressMode = SMBUS_DUALADDRESS_DISABLE;
 8002ac6:	4b12      	ldr	r3, [pc, #72]	; (8002b10 <MX_I2C1_SMBUS_Init+0x68>)
 8002ac8:	2200      	movs	r2, #0
 8002aca:	615a      	str	r2, [r3, #20]
  hsmbus1.Init.OwnAddress2 = 0;
 8002acc:	4b10      	ldr	r3, [pc, #64]	; (8002b10 <MX_I2C1_SMBUS_Init+0x68>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	619a      	str	r2, [r3, #24]
  hsmbus1.Init.GeneralCallMode = SMBUS_GENERALCALL_DISABLE;
 8002ad2:	4b0f      	ldr	r3, [pc, #60]	; (8002b10 <MX_I2C1_SMBUS_Init+0x68>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	61da      	str	r2, [r3, #28]
  hsmbus1.Init.NoStretchMode = SMBUS_NOSTRETCH_DISABLE;
 8002ad8:	4b0d      	ldr	r3, [pc, #52]	; (8002b10 <MX_I2C1_SMBUS_Init+0x68>)
 8002ada:	2200      	movs	r2, #0
 8002adc:	621a      	str	r2, [r3, #32]
  hsmbus1.Init.PacketErrorCheckMode = SMBUS_PEC_DISABLE;
 8002ade:	4b0c      	ldr	r3, [pc, #48]	; (8002b10 <MX_I2C1_SMBUS_Init+0x68>)
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	625a      	str	r2, [r3, #36]	; 0x24
  hsmbus1.Init.PeripheralMode = SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE;
 8002ae4:	4b0a      	ldr	r3, [pc, #40]	; (8002b10 <MX_I2C1_SMBUS_Init+0x68>)
 8002ae6:	2202      	movs	r2, #2
 8002ae8:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_SMBUS_Init(&hsmbus1) != HAL_OK)
 8002aea:	4809      	ldr	r0, [pc, #36]	; (8002b10 <MX_I2C1_SMBUS_Init+0x68>)
 8002aec:	f003 fa86 	bl	8005ffc <HAL_SMBUS_Init>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d001      	beq.n	8002afa <MX_I2C1_SMBUS_Init+0x52>
  {
    Error_Handler();
 8002af6:	f000 f90d 	bl	8002d14 <Error_Handler>
  }

  /** configuration Alert Mode
  */
  if (HAL_SMBUS_EnableAlert_IT(&hsmbus1) != HAL_OK)
 8002afa:	4805      	ldr	r0, [pc, #20]	; (8002b10 <MX_I2C1_SMBUS_Init+0x68>)
 8002afc:	f003 fb34 	bl	8006168 <HAL_SMBUS_EnableAlert_IT>
 8002b00:	4603      	mov	r3, r0
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d001      	beq.n	8002b0a <MX_I2C1_SMBUS_Init+0x62>
  {
    Error_Handler();
 8002b06:	f000 f905 	bl	8002d14 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002b0a:	bf00      	nop
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	200007e4 	.word	0x200007e4
 8002b14:	40005400 	.word	0x40005400
 8002b18:	000186a0 	.word	0x000186a0

08002b1c <HAL_SMBUS_MspInit>:

void HAL_SMBUS_MspInit(SMBUS_HandleTypeDef* smbusHandle)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b08a      	sub	sp, #40	; 0x28
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b24:	f107 0314 	add.w	r3, r7, #20
 8002b28:	2200      	movs	r2, #0
 8002b2a:	601a      	str	r2, [r3, #0]
 8002b2c:	605a      	str	r2, [r3, #4]
 8002b2e:	609a      	str	r2, [r3, #8]
 8002b30:	60da      	str	r2, [r3, #12]
 8002b32:	611a      	str	r2, [r3, #16]
  if(smbusHandle->Instance==I2C1)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a19      	ldr	r2, [pc, #100]	; (8002ba0 <HAL_SMBUS_MspInit+0x84>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d12b      	bne.n	8002b96 <HAL_SMBUS_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b3e:	2300      	movs	r3, #0
 8002b40:	613b      	str	r3, [r7, #16]
 8002b42:	4b18      	ldr	r3, [pc, #96]	; (8002ba4 <HAL_SMBUS_MspInit+0x88>)
 8002b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b46:	4a17      	ldr	r2, [pc, #92]	; (8002ba4 <HAL_SMBUS_MspInit+0x88>)
 8002b48:	f043 0302 	orr.w	r3, r3, #2
 8002b4c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b4e:	4b15      	ldr	r3, [pc, #84]	; (8002ba4 <HAL_SMBUS_MspInit+0x88>)
 8002b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b52:	f003 0302 	and.w	r3, r3, #2
 8002b56:	613b      	str	r3, [r7, #16]
 8002b58:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB5     ------> I2C1_SMBA
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002b5a:	23e0      	movs	r3, #224	; 0xe0
 8002b5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b5e:	2312      	movs	r3, #18
 8002b60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b62:	2300      	movs	r3, #0
 8002b64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b66:	2303      	movs	r3, #3
 8002b68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002b6a:	2304      	movs	r3, #4
 8002b6c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b6e:	f107 0314 	add.w	r3, r7, #20
 8002b72:	4619      	mov	r1, r3
 8002b74:	480c      	ldr	r0, [pc, #48]	; (8002ba8 <HAL_SMBUS_MspInit+0x8c>)
 8002b76:	f002 fbb7 	bl	80052e8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	60fb      	str	r3, [r7, #12]
 8002b7e:	4b09      	ldr	r3, [pc, #36]	; (8002ba4 <HAL_SMBUS_MspInit+0x88>)
 8002b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b82:	4a08      	ldr	r2, [pc, #32]	; (8002ba4 <HAL_SMBUS_MspInit+0x88>)
 8002b84:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002b88:	6413      	str	r3, [r2, #64]	; 0x40
 8002b8a:	4b06      	ldr	r3, [pc, #24]	; (8002ba4 <HAL_SMBUS_MspInit+0x88>)
 8002b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b92:	60fb      	str	r3, [r7, #12]
 8002b94:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002b96:	bf00      	nop
 8002b98:	3728      	adds	r7, #40	; 0x28
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	40005400 	.word	0x40005400
 8002ba4:	40023800 	.word	0x40023800
 8002ba8:	40020400 	.word	0x40020400

08002bac <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)//485 task for nuri motor must change uart port
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	60f8      	str	r0, [r7, #12]
 8002bb4:	60b9      	str	r1, [r7, #8]
 8002bb6:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)ptr, (uint16_t)len, 100);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	b29a      	uxth	r2, r3
 8002bbc:	2364      	movs	r3, #100	; 0x64
 8002bbe:	68b9      	ldr	r1, [r7, #8]
 8002bc0:	4803      	ldr	r0, [pc, #12]	; (8002bd0 <_write+0x24>)
 8002bc2:	f005 f88e 	bl	8007ce2 <HAL_UART_Transmit>
	return (len);
 8002bc6:	687b      	ldr	r3, [r7, #4]
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3710      	adds	r7, #16
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}
 8002bd0:	200009cc 	.word	0x200009cc

08002bd4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002bd8:	f000 ff72 	bl	8003ac0 <HAL_Init>

  /* USER CODE BEGIN Init */
  HAL_Delay(2000);
 8002bdc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002be0:	f000 ffb0 	bl	8003b44 <HAL_Delay>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002be4:	f000 f81a 	bl	8002c1c <SystemClock_Config>
  MX_TIM3_Init();
#endif
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002be8:	f7ff fe7a 	bl	80028e0 <MX_GPIO_Init>
  MX_CAN1_Init();
 8002bec:	f7fe fa18 	bl	8001020 <MX_CAN1_Init>

  MX_TIM1_Init();
 8002bf0:	f000 faf8 	bl	80031e4 <MX_TIM1_Init>
  MX_I2C1_SMBUS_Init();
 8002bf4:	f7ff ff58 	bl	8002aa8 <MX_I2C1_SMBUS_Init>
  MX_DMA_Init();
 8002bf8:	f7fe fd1e 	bl	8001638 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8002bfc:	f000 fe4c 	bl	8003898 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 8002c00:	f000 fe20 	bl	8003844 <MX_USART2_UART_Init>
  MX_TIM8_Init();
 8002c04:	f000 fc1c 	bl	8003440 <MX_TIM8_Init>
  MX_TIM3_Init();
 8002c08:	f000 fb9e 	bl	8003348 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8002c0c:	f006 fa2e 	bl	800906c <osKernelInitialize>
  MX_FREERTOS_Init();
 8002c10:	f7fe fdec 	bl	80017ec <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002c14:	f006 fa4e 	bl	80090b4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002c18:	e7fe      	b.n	8002c18 <main+0x44>
	...

08002c1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b094      	sub	sp, #80	; 0x50
 8002c20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c22:	f107 0320 	add.w	r3, r7, #32
 8002c26:	2230      	movs	r2, #48	; 0x30
 8002c28:	2100      	movs	r1, #0
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f009 ff5f 	bl	800caee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c30:	f107 030c 	add.w	r3, r7, #12
 8002c34:	2200      	movs	r2, #0
 8002c36:	601a      	str	r2, [r3, #0]
 8002c38:	605a      	str	r2, [r3, #4]
 8002c3a:	609a      	str	r2, [r3, #8]
 8002c3c:	60da      	str	r2, [r3, #12]
 8002c3e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c40:	2300      	movs	r3, #0
 8002c42:	60bb      	str	r3, [r7, #8]
 8002c44:	4b28      	ldr	r3, [pc, #160]	; (8002ce8 <SystemClock_Config+0xcc>)
 8002c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c48:	4a27      	ldr	r2, [pc, #156]	; (8002ce8 <SystemClock_Config+0xcc>)
 8002c4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c4e:	6413      	str	r3, [r2, #64]	; 0x40
 8002c50:	4b25      	ldr	r3, [pc, #148]	; (8002ce8 <SystemClock_Config+0xcc>)
 8002c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c58:	60bb      	str	r3, [r7, #8]
 8002c5a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	607b      	str	r3, [r7, #4]
 8002c60:	4b22      	ldr	r3, [pc, #136]	; (8002cec <SystemClock_Config+0xd0>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a21      	ldr	r2, [pc, #132]	; (8002cec <SystemClock_Config+0xd0>)
 8002c66:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c6a:	6013      	str	r3, [r2, #0]
 8002c6c:	4b1f      	ldr	r3, [pc, #124]	; (8002cec <SystemClock_Config+0xd0>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c74:	607b      	str	r3, [r7, #4]
 8002c76:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002c7c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002c80:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002c82:	2302      	movs	r3, #2
 8002c84:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002c86:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002c8a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8002c8c:	2306      	movs	r3, #6
 8002c8e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002c90:	23a8      	movs	r3, #168	; 0xa8
 8002c92:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002c94:	2302      	movs	r3, #2
 8002c96:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002c98:	2304      	movs	r3, #4
 8002c9a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c9c:	f107 0320 	add.w	r3, r7, #32
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f002 fd21 	bl	80056e8 <HAL_RCC_OscConfig>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d001      	beq.n	8002cb0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002cac:	f000 f832 	bl	8002d14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002cb0:	230f      	movs	r3, #15
 8002cb2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002cb4:	2302      	movs	r3, #2
 8002cb6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002cbc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002cc0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002cc2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002cc6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002cc8:	f107 030c 	add.w	r3, r7, #12
 8002ccc:	2105      	movs	r1, #5
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f002 ff82 	bl	8005bd8 <HAL_RCC_ClockConfig>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d001      	beq.n	8002cde <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002cda:	f000 f81b 	bl	8002d14 <Error_Handler>
  }
}
 8002cde:	bf00      	nop
 8002ce0:	3750      	adds	r7, #80	; 0x50
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	40023800 	.word	0x40023800
 8002cec:	40007000 	.word	0x40007000

08002cf0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b082      	sub	sp, #8
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a04      	ldr	r2, [pc, #16]	; (8002d10 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d101      	bne.n	8002d06 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002d02:	f000 feff 	bl	8003b04 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002d06:	bf00      	nop
 8002d08:	3708      	adds	r7, #8
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	40001000 	.word	0x40001000

08002d14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d14:	b480      	push	{r7}
 8002d16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d18:	b672      	cpsid	i
}
 8002d1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d1c:	e7fe      	b.n	8002d1c <Error_Handler+0x8>
	...

08002d20 <HAL_UART_RxCpltCallback>:
void ServoMotor_init()
{
	HAL_UART_Receive_IT(&huart3, tmp_rx, 12);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b082      	sub	sp, #8
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]

	if (huart->Instance == USART3) {printf("hal_rev irq: %d\n", HAL_UART_Receive_IT(&huart3, tmp_rx, 12));
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a0b      	ldr	r2, [pc, #44]	; (8002d5c <HAL_UART_RxCpltCallback+0x3c>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d109      	bne.n	8002d46 <HAL_UART_RxCpltCallback+0x26>
 8002d32:	220c      	movs	r2, #12
 8002d34:	490a      	ldr	r1, [pc, #40]	; (8002d60 <HAL_UART_RxCpltCallback+0x40>)
 8002d36:	480b      	ldr	r0, [pc, #44]	; (8002d64 <HAL_UART_RxCpltCallback+0x44>)
 8002d38:	f005 f865 	bl	8007e06 <HAL_UART_Receive_IT>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	4619      	mov	r1, r3
 8002d40:	4809      	ldr	r0, [pc, #36]	; (8002d68 <HAL_UART_RxCpltCallback+0x48>)
 8002d42:	f00a fbdb 	bl	800d4fc <iprintf>
	}//SET INTERRUPT
	flag_rx = 1;
 8002d46:	4b09      	ldr	r3, [pc, #36]	; (8002d6c <HAL_UART_RxCpltCallback+0x4c>)
 8002d48:	2201      	movs	r2, #1
 8002d4a:	601a      	str	r2, [r3, #0]
	printf("H_URCBf\n");
 8002d4c:	4808      	ldr	r0, [pc, #32]	; (8002d70 <HAL_UART_RxCpltCallback+0x50>)
 8002d4e:	f00a fc5b 	bl	800d608 <puts>
}
 8002d52:	bf00      	nop
 8002d54:	3708      	adds	r7, #8
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	40004800 	.word	0x40004800
 8002d60:	2000083c 	.word	0x2000083c
 8002d64:	20000a10 	.word	0x20000a10
 8002d68:	08010d98 	.word	0x08010d98
 8002d6c:	20000838 	.word	0x20000838
 8002d70:	08010dac 	.word	0x08010dac

08002d74 <ServoMotor_writeDMA>:

    HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_RESET);
}

void ServoMotor_writeDMA(const char* str)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b082      	sub	sp, #8
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_SET);
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002d82:	480e      	ldr	r0, [pc, #56]	; (8002dbc <ServoMotor_writeDMA+0x48>)
 8002d84:	f002 fc64 	bl	8005650 <HAL_GPIO_WritePin>
    osDelay(6);//because transmit_DMA
 8002d88:	2006      	movs	r0, #6
 8002d8a:	f006 fb30 	bl	80093ee <osDelay>
    if(HAL_UART_Transmit_DMA(&huart3,str, 48)!= HAL_OK){Error_Handler();}
 8002d8e:	2230      	movs	r2, #48	; 0x30
 8002d90:	6879      	ldr	r1, [r7, #4]
 8002d92:	480b      	ldr	r0, [pc, #44]	; (8002dc0 <ServoMotor_writeDMA+0x4c>)
 8002d94:	f005 f868 	bl	8007e68 <HAL_UART_Transmit_DMA>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d001      	beq.n	8002da2 <ServoMotor_writeDMA+0x2e>
 8002d9e:	f7ff ffb9 	bl	8002d14 <Error_Handler>
    osDelay(6);//because transmit_DMA
 8002da2:	2006      	movs	r0, #6
 8002da4:	f006 fb23 	bl	80093ee <osDelay>
    HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_RESET);
 8002da8:	2200      	movs	r2, #0
 8002daa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002dae:	4803      	ldr	r0, [pc, #12]	; (8002dbc <ServoMotor_writeDMA+0x48>)
 8002db0:	f002 fc4e 	bl	8005650 <HAL_GPIO_WritePin>
}
 8002db4:	bf00      	nop
 8002db6:	3708      	adds	r7, #8
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}
 8002dbc:	40020400 	.word	0x40020400
 8002dc0:	20000a10 	.word	0x20000a10

08002dc4 <DataSetSteering>:
    ServoMotor_write(buf);
    
}

void DataSetSteering(const char* str, char id, char direction, unsigned short position, char init)
{
 8002dc4:	b490      	push	{r4, r7}
 8002dc6:	b086      	sub	sp, #24
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
 8002dcc:	4608      	mov	r0, r1
 8002dce:	4611      	mov	r1, r2
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	70fb      	strb	r3, [r7, #3]
 8002dd6:	460b      	mov	r3, r1
 8002dd8:	70bb      	strb	r3, [r7, #2]
 8002dda:	4613      	mov	r3, r2
 8002ddc:	803b      	strh	r3, [r7, #0]
    char buf[12];

    buf[0]=0xFF;//header
 8002dde:	23ff      	movs	r3, #255	; 0xff
 8002de0:	723b      	strb	r3, [r7, #8]
    buf[1]=0xFE;//header
 8002de2:	23fe      	movs	r3, #254	; 0xfe
 8002de4:	727b      	strb	r3, [r7, #9]
    buf[2]=id;//id fixed
 8002de6:	78fb      	ldrb	r3, [r7, #3]
 8002de8:	72bb      	strb	r3, [r7, #10]
    buf[3]=0x06;//length
 8002dea:	2306      	movs	r3, #6
 8002dec:	72fb      	strb	r3, [r7, #11]
    buf[4]=0x00;//checksum
 8002dee:	2300      	movs	r3, #0
 8002df0:	733b      	strb	r3, [r7, #12]
    buf[5]=0x02 + init;//mode,  2=position control mode , 3=speed control mode
 8002df2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002df6:	3302      	adds	r3, #2
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	737b      	strb	r3, [r7, #13]
    buf[6]=direction;//direction ccw=0x00, cw=0x01
 8002dfc:	78bb      	ldrb	r3, [r7, #2]
 8002dfe:	73bb      	strb	r3, [r7, #14]
    buf[7]=(char)(position>>8);//position
 8002e00:	883b      	ldrh	r3, [r7, #0]
 8002e02:	0a1b      	lsrs	r3, r3, #8
 8002e04:	b29b      	uxth	r3, r3
 8002e06:	b2db      	uxtb	r3, r3
 8002e08:	73fb      	strb	r3, [r7, #15]
    buf[8]=(char)position;//position
 8002e0a:	883b      	ldrh	r3, [r7, #0]
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	743b      	strb	r3, [r7, #16]
    if(init == 1){buf[9]=STOP_SPEED;}//stop speed 0.3s>>0.6s 220520>>0.8s 220621
 8002e10:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002e14:	2b01      	cmp	r3, #1
 8002e16:	d102      	bne.n	8002e1e <DataSetSteering+0x5a>
 8002e18:	2303      	movs	r3, #3
 8002e1a:	747b      	strb	r3, [r7, #17]
 8002e1c:	e001      	b.n	8002e22 <DataSetSteering+0x5e>
    else buf[9]=0x1E;//speed, position second = 3s
 8002e1e:	231e      	movs	r3, #30
 8002e20:	747b      	strb	r3, [r7, #17]
    buf[10]=0x00;//reservation
 8002e22:	2300      	movs	r3, #0
 8002e24:	74bb      	strb	r3, [r7, #18]
    buf[11]=0x00;//reservation
 8002e26:	2300      	movs	r3, #0
 8002e28:	74fb      	strb	r3, [r7, #19]

    //FF FE 00 06 EC 03 00 00 00 0A
    //0  1  2  3  4  5  6  7  8  9
    for(int i=2;i<SERVO_BUFLEN;i++) {checksum_val += buf[i];}//checksum ~(Packet 2 + Packet 3 + Packet 5 + … + Packet N) [1byte]
 8002e2a:	2302      	movs	r3, #2
 8002e2c:	617b      	str	r3, [r7, #20]
 8002e2e:	e00d      	b.n	8002e4c <DataSetSteering+0x88>
 8002e30:	f107 0208 	add.w	r2, r7, #8
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	4413      	add	r3, r2
 8002e38:	781a      	ldrb	r2, [r3, #0]
 8002e3a:	4b14      	ldr	r3, [pc, #80]	; (8002e8c <DataSetSteering+0xc8>)
 8002e3c:	781b      	ldrb	r3, [r3, #0]
 8002e3e:	4413      	add	r3, r2
 8002e40:	b2da      	uxtb	r2, r3
 8002e42:	4b12      	ldr	r3, [pc, #72]	; (8002e8c <DataSetSteering+0xc8>)
 8002e44:	701a      	strb	r2, [r3, #0]
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	3301      	adds	r3, #1
 8002e4a:	617b      	str	r3, [r7, #20]
 8002e4c:	697b      	ldr	r3, [r7, #20]
 8002e4e:	2b09      	cmp	r3, #9
 8002e50:	ddee      	ble.n	8002e30 <DataSetSteering+0x6c>
    buf[4]=~(checksum_val);//checksum ~(Packet 2 + Packet 3 + Packet 5 + … + Packet N) [1byte]
 8002e52:	4b0e      	ldr	r3, [pc, #56]	; (8002e8c <DataSetSteering+0xc8>)
 8002e54:	781b      	ldrb	r3, [r3, #0]
 8002e56:	43db      	mvns	r3, r3
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	733b      	strb	r3, [r7, #12]
    checksum_val=0x00;//checksum
 8002e5c:	4b0b      	ldr	r3, [pc, #44]	; (8002e8c <DataSetSteering+0xc8>)
 8002e5e:	2200      	movs	r2, #0
 8002e60:	701a      	strb	r2, [r3, #0]

    memcpy(str+(12*id), buf, sizeof(buf));
 8002e62:	78fa      	ldrb	r2, [r7, #3]
 8002e64:	4613      	mov	r3, r2
 8002e66:	005b      	lsls	r3, r3, #1
 8002e68:	4413      	add	r3, r2
 8002e6a:	009b      	lsls	r3, r3, #2
 8002e6c:	461a      	mov	r2, r3
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	4413      	add	r3, r2
 8002e72:	461c      	mov	r4, r3
 8002e74:	f107 0308 	add.w	r3, r7, #8
 8002e78:	cb07      	ldmia	r3!, {r0, r1, r2}
 8002e7a:	6020      	str	r0, [r4, #0]
 8002e7c:	6061      	str	r1, [r4, #4]
 8002e7e:	60a2      	str	r2, [r4, #8]

}
 8002e80:	bf00      	nop
 8002e82:	3718      	adds	r7, #24
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bc90      	pop	{r4, r7}
 8002e88:	4770      	bx	lr
 8002e8a:	bf00      	nop
 8002e8c:	20000834 	.word	0x20000834

08002e90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b082      	sub	sp, #8
 8002e94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e96:	2300      	movs	r3, #0
 8002e98:	607b      	str	r3, [r7, #4]
 8002e9a:	4b12      	ldr	r3, [pc, #72]	; (8002ee4 <HAL_MspInit+0x54>)
 8002e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e9e:	4a11      	ldr	r2, [pc, #68]	; (8002ee4 <HAL_MspInit+0x54>)
 8002ea0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ea4:	6453      	str	r3, [r2, #68]	; 0x44
 8002ea6:	4b0f      	ldr	r3, [pc, #60]	; (8002ee4 <HAL_MspInit+0x54>)
 8002ea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eaa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002eae:	607b      	str	r3, [r7, #4]
 8002eb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	603b      	str	r3, [r7, #0]
 8002eb6:	4b0b      	ldr	r3, [pc, #44]	; (8002ee4 <HAL_MspInit+0x54>)
 8002eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eba:	4a0a      	ldr	r2, [pc, #40]	; (8002ee4 <HAL_MspInit+0x54>)
 8002ebc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ec0:	6413      	str	r3, [r2, #64]	; 0x40
 8002ec2:	4b08      	ldr	r3, [pc, #32]	; (8002ee4 <HAL_MspInit+0x54>)
 8002ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eca:	603b      	str	r3, [r7, #0]
 8002ecc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002ece:	2200      	movs	r2, #0
 8002ed0:	210f      	movs	r1, #15
 8002ed2:	f06f 0001 	mvn.w	r0, #1
 8002ed6:	f001 fdcd 	bl	8004a74 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002eda:	bf00      	nop
 8002edc:	3708      	adds	r7, #8
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	40023800 	.word	0x40023800

08002ee8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b08c      	sub	sp, #48	; 0x30
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8002ef8:	2200      	movs	r2, #0
 8002efa:	6879      	ldr	r1, [r7, #4]
 8002efc:	2036      	movs	r0, #54	; 0x36
 8002efe:	f001 fdb9 	bl	8004a74 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002f02:	2036      	movs	r0, #54	; 0x36
 8002f04:	f001 fdd2 	bl	8004aac <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002f08:	2300      	movs	r3, #0
 8002f0a:	60fb      	str	r3, [r7, #12]
 8002f0c:	4b1f      	ldr	r3, [pc, #124]	; (8002f8c <HAL_InitTick+0xa4>)
 8002f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f10:	4a1e      	ldr	r2, [pc, #120]	; (8002f8c <HAL_InitTick+0xa4>)
 8002f12:	f043 0310 	orr.w	r3, r3, #16
 8002f16:	6413      	str	r3, [r2, #64]	; 0x40
 8002f18:	4b1c      	ldr	r3, [pc, #112]	; (8002f8c <HAL_InitTick+0xa4>)
 8002f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f1c:	f003 0310 	and.w	r3, r3, #16
 8002f20:	60fb      	str	r3, [r7, #12]
 8002f22:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002f24:	f107 0210 	add.w	r2, r7, #16
 8002f28:	f107 0314 	add.w	r3, r7, #20
 8002f2c:	4611      	mov	r1, r2
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f003 f832 	bl	8005f98 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8002f34:	f003 f808 	bl	8005f48 <HAL_RCC_GetPCLK1Freq>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	005b      	lsls	r3, r3, #1
 8002f3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002f3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f40:	4a13      	ldr	r2, [pc, #76]	; (8002f90 <HAL_InitTick+0xa8>)
 8002f42:	fba2 2303 	umull	r2, r3, r2, r3
 8002f46:	0c9b      	lsrs	r3, r3, #18
 8002f48:	3b01      	subs	r3, #1
 8002f4a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002f4c:	4b11      	ldr	r3, [pc, #68]	; (8002f94 <HAL_InitTick+0xac>)
 8002f4e:	4a12      	ldr	r2, [pc, #72]	; (8002f98 <HAL_InitTick+0xb0>)
 8002f50:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002f52:	4b10      	ldr	r3, [pc, #64]	; (8002f94 <HAL_InitTick+0xac>)
 8002f54:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002f58:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002f5a:	4a0e      	ldr	r2, [pc, #56]	; (8002f94 <HAL_InitTick+0xac>)
 8002f5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f5e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002f60:	4b0c      	ldr	r3, [pc, #48]	; (8002f94 <HAL_InitTick+0xac>)
 8002f62:	2200      	movs	r2, #0
 8002f64:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f66:	4b0b      	ldr	r3, [pc, #44]	; (8002f94 <HAL_InitTick+0xac>)
 8002f68:	2200      	movs	r2, #0
 8002f6a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8002f6c:	4809      	ldr	r0, [pc, #36]	; (8002f94 <HAL_InitTick+0xac>)
 8002f6e:	f003 f91b 	bl	80061a8 <HAL_TIM_Base_Init>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d104      	bne.n	8002f82 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8002f78:	4806      	ldr	r0, [pc, #24]	; (8002f94 <HAL_InitTick+0xac>)
 8002f7a:	f003 f965 	bl	8006248 <HAL_TIM_Base_Start_IT>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	e000      	b.n	8002f84 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3730      	adds	r7, #48	; 0x30
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}
 8002f8c:	40023800 	.word	0x40023800
 8002f90:	431bde83 	.word	0x431bde83
 8002f94:	20000848 	.word	0x20000848
 8002f98:	40001000 	.word	0x40001000

08002f9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002fa0:	e7fe      	b.n	8002fa0 <NMI_Handler+0x4>

08002fa2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002fa2:	b480      	push	{r7}
 8002fa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002fa6:	e7fe      	b.n	8002fa6 <HardFault_Handler+0x4>

08002fa8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002fac:	e7fe      	b.n	8002fac <MemManage_Handler+0x4>

08002fae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002fae:	b480      	push	{r7}
 8002fb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002fb2:	e7fe      	b.n	8002fb2 <BusFault_Handler+0x4>

08002fb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002fb8:	e7fe      	b.n	8002fb8 <UsageFault_Handler+0x4>

08002fba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002fba:	b480      	push	{r7}
 8002fbc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002fbe:	bf00      	nop
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc6:	4770      	bx	lr

08002fc8 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PS_SIG1_Pin);
 8002fcc:	2010      	movs	r0, #16
 8002fce:	f002 fb73 	bl	80056b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002fd2:	bf00      	nop
 8002fd4:	bd80      	pop	{r7, pc}
	...

08002fd8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8002fdc:	4802      	ldr	r0, [pc, #8]	; (8002fe8 <DMA1_Stream3_IRQHandler+0x10>)
 8002fde:	f001 ff19 	bl	8004e14 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8002fe2:	bf00      	nop
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	20000a54 	.word	0x20000a54

08002fec <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002ff0:	4802      	ldr	r0, [pc, #8]	; (8002ffc <CAN1_RX0_IRQHandler+0x10>)
 8002ff2:	f001 fa33 	bl	800445c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002ff6:	bf00      	nop
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	20000788 	.word	0x20000788

08003000 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PS_SIG2_Pin);
 8003004:	2020      	movs	r0, #32
 8003006:	f002 fb57 	bl	80056b8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PS_SIG3_Pin);
 800300a:	2040      	movs	r0, #64	; 0x40
 800300c:	f002 fb54 	bl	80056b8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PS_SIG4_Pin);
 8003010:	2080      	movs	r0, #128	; 0x80
 8003012:	f002 fb51 	bl	80056b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003016:	bf00      	nop
 8003018:	bd80      	pop	{r7, pc}
	...

0800301c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003020:	4802      	ldr	r0, [pc, #8]	; (800302c <USART2_IRQHandler+0x10>)
 8003022:	f004 ff9f 	bl	8007f64 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003026:	bf00      	nop
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	200009cc 	.word	0x200009cc

08003030 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003034:	4802      	ldr	r0, [pc, #8]	; (8003040 <USART3_IRQHandler+0x10>)
 8003036:	f004 ff95 	bl	8007f64 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800303a:	bf00      	nop
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	20000a10 	.word	0x20000a10

08003044 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003048:	4802      	ldr	r0, [pc, #8]	; (8003054 <TIM6_DAC_IRQHandler+0x10>)
 800304a:	f003 fca6 	bl	800699a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800304e:	bf00      	nop
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	20000848 	.word	0x20000848

08003058 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch1);
 800305c:	4802      	ldr	r0, [pc, #8]	; (8003068 <DMA2_Stream2_IRQHandler+0x10>)
 800305e:	f001 fed9 	bl	8004e14 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003062:	bf00      	nop
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	2000096c 	.word	0x2000096c

0800306c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800306c:	b480      	push	{r7}
 800306e:	af00      	add	r7, sp, #0
	return 1;
 8003070:	2301      	movs	r3, #1
}
 8003072:	4618      	mov	r0, r3
 8003074:	46bd      	mov	sp, r7
 8003076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307a:	4770      	bx	lr

0800307c <_kill>:

int _kill(int pid, int sig)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b082      	sub	sp, #8
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
 8003084:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003086:	f009 fc01 	bl	800c88c <__errno>
 800308a:	4603      	mov	r3, r0
 800308c:	2216      	movs	r2, #22
 800308e:	601a      	str	r2, [r3, #0]
	return -1;
 8003090:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003094:	4618      	mov	r0, r3
 8003096:	3708      	adds	r7, #8
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}

0800309c <_exit>:

void _exit (int status)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b082      	sub	sp, #8
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80030a4:	f04f 31ff 	mov.w	r1, #4294967295
 80030a8:	6878      	ldr	r0, [r7, #4]
 80030aa:	f7ff ffe7 	bl	800307c <_kill>
	while (1) {}		/* Make sure we hang here */
 80030ae:	e7fe      	b.n	80030ae <_exit+0x12>

080030b0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b086      	sub	sp, #24
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	60f8      	str	r0, [r7, #12]
 80030b8:	60b9      	str	r1, [r7, #8]
 80030ba:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030bc:	2300      	movs	r3, #0
 80030be:	617b      	str	r3, [r7, #20]
 80030c0:	e00a      	b.n	80030d8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80030c2:	f3af 8000 	nop.w
 80030c6:	4601      	mov	r1, r0
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	1c5a      	adds	r2, r3, #1
 80030cc:	60ba      	str	r2, [r7, #8]
 80030ce:	b2ca      	uxtb	r2, r1
 80030d0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	3301      	adds	r3, #1
 80030d6:	617b      	str	r3, [r7, #20]
 80030d8:	697a      	ldr	r2, [r7, #20]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	429a      	cmp	r2, r3
 80030de:	dbf0      	blt.n	80030c2 <_read+0x12>
	}

return len;
 80030e0:	687b      	ldr	r3, [r7, #4]
}
 80030e2:	4618      	mov	r0, r3
 80030e4:	3718      	adds	r7, #24
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}

080030ea <_close>:
	}
	return len;
}

int _close(int file)
{
 80030ea:	b480      	push	{r7}
 80030ec:	b083      	sub	sp, #12
 80030ee:	af00      	add	r7, sp, #0
 80030f0:	6078      	str	r0, [r7, #4]
	return -1;
 80030f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	370c      	adds	r7, #12
 80030fa:	46bd      	mov	sp, r7
 80030fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003100:	4770      	bx	lr

08003102 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003102:	b480      	push	{r7}
 8003104:	b083      	sub	sp, #12
 8003106:	af00      	add	r7, sp, #0
 8003108:	6078      	str	r0, [r7, #4]
 800310a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003112:	605a      	str	r2, [r3, #4]
	return 0;
 8003114:	2300      	movs	r3, #0
}
 8003116:	4618      	mov	r0, r3
 8003118:	370c      	adds	r7, #12
 800311a:	46bd      	mov	sp, r7
 800311c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003120:	4770      	bx	lr

08003122 <_isatty>:

int _isatty(int file)
{
 8003122:	b480      	push	{r7}
 8003124:	b083      	sub	sp, #12
 8003126:	af00      	add	r7, sp, #0
 8003128:	6078      	str	r0, [r7, #4]
	return 1;
 800312a:	2301      	movs	r3, #1
}
 800312c:	4618      	mov	r0, r3
 800312e:	370c      	adds	r7, #12
 8003130:	46bd      	mov	sp, r7
 8003132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003136:	4770      	bx	lr

08003138 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003138:	b480      	push	{r7}
 800313a:	b085      	sub	sp, #20
 800313c:	af00      	add	r7, sp, #0
 800313e:	60f8      	str	r0, [r7, #12]
 8003140:	60b9      	str	r1, [r7, #8]
 8003142:	607a      	str	r2, [r7, #4]
	return 0;
 8003144:	2300      	movs	r3, #0
}
 8003146:	4618      	mov	r0, r3
 8003148:	3714      	adds	r7, #20
 800314a:	46bd      	mov	sp, r7
 800314c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003150:	4770      	bx	lr
	...

08003154 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b086      	sub	sp, #24
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800315c:	4a14      	ldr	r2, [pc, #80]	; (80031b0 <_sbrk+0x5c>)
 800315e:	4b15      	ldr	r3, [pc, #84]	; (80031b4 <_sbrk+0x60>)
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003168:	4b13      	ldr	r3, [pc, #76]	; (80031b8 <_sbrk+0x64>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d102      	bne.n	8003176 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003170:	4b11      	ldr	r3, [pc, #68]	; (80031b8 <_sbrk+0x64>)
 8003172:	4a12      	ldr	r2, [pc, #72]	; (80031bc <_sbrk+0x68>)
 8003174:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003176:	4b10      	ldr	r3, [pc, #64]	; (80031b8 <_sbrk+0x64>)
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	4413      	add	r3, r2
 800317e:	693a      	ldr	r2, [r7, #16]
 8003180:	429a      	cmp	r2, r3
 8003182:	d207      	bcs.n	8003194 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003184:	f009 fb82 	bl	800c88c <__errno>
 8003188:	4603      	mov	r3, r0
 800318a:	220c      	movs	r2, #12
 800318c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800318e:	f04f 33ff 	mov.w	r3, #4294967295
 8003192:	e009      	b.n	80031a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003194:	4b08      	ldr	r3, [pc, #32]	; (80031b8 <_sbrk+0x64>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800319a:	4b07      	ldr	r3, [pc, #28]	; (80031b8 <_sbrk+0x64>)
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4413      	add	r3, r2
 80031a2:	4a05      	ldr	r2, [pc, #20]	; (80031b8 <_sbrk+0x64>)
 80031a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80031a6:	68fb      	ldr	r3, [r7, #12]
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3718      	adds	r7, #24
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}
 80031b0:	20020000 	.word	0x20020000
 80031b4:	00000400 	.word	0x00000400
 80031b8:	20000890 	.word	0x20000890
 80031bc:	200054d8 	.word	0x200054d8

080031c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80031c0:	b480      	push	{r7}
 80031c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80031c4:	4b06      	ldr	r3, [pc, #24]	; (80031e0 <SystemInit+0x20>)
 80031c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031ca:	4a05      	ldr	r2, [pc, #20]	; (80031e0 <SystemInit+0x20>)
 80031cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80031d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80031d4:	bf00      	nop
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr
 80031de:	bf00      	nop
 80031e0:	e000ed00 	.word	0xe000ed00

080031e4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
DMA_HandleTypeDef hdma_tim8_ch1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b096      	sub	sp, #88	; 0x58
 80031e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031ea:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80031ee:	2200      	movs	r2, #0
 80031f0:	601a      	str	r2, [r3, #0]
 80031f2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80031f4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80031f8:	2200      	movs	r2, #0
 80031fa:	601a      	str	r2, [r3, #0]
 80031fc:	605a      	str	r2, [r3, #4]
 80031fe:	609a      	str	r2, [r3, #8]
 8003200:	60da      	str	r2, [r3, #12]
 8003202:	611a      	str	r2, [r3, #16]
 8003204:	615a      	str	r2, [r3, #20]
 8003206:	619a      	str	r2, [r3, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003208:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800320c:	2200      	movs	r2, #0
 800320e:	601a      	str	r2, [r3, #0]
 8003210:	605a      	str	r2, [r3, #4]
 8003212:	609a      	str	r2, [r3, #8]
 8003214:	60da      	str	r2, [r3, #12]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003216:	1d3b      	adds	r3, r7, #4
 8003218:	2220      	movs	r2, #32
 800321a:	2100      	movs	r1, #0
 800321c:	4618      	mov	r0, r3
 800321e:	f009 fc66 	bl	800caee <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003222:	4b47      	ldr	r3, [pc, #284]	; (8003340 <MX_TIM1_Init+0x15c>)
 8003224:	4a47      	ldr	r2, [pc, #284]	; (8003344 <MX_TIM1_Init+0x160>)
 8003226:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1680-1;
 8003228:	4b45      	ldr	r3, [pc, #276]	; (8003340 <MX_TIM1_Init+0x15c>)
 800322a:	f240 628f 	movw	r2, #1679	; 0x68f
 800322e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003230:	4b43      	ldr	r3, [pc, #268]	; (8003340 <MX_TIM1_Init+0x15c>)
 8003232:	2200      	movs	r2, #0
 8003234:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8003236:	4b42      	ldr	r3, [pc, #264]	; (8003340 <MX_TIM1_Init+0x15c>)
 8003238:	2263      	movs	r2, #99	; 0x63
 800323a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800323c:	4b40      	ldr	r3, [pc, #256]	; (8003340 <MX_TIM1_Init+0x15c>)
 800323e:	2200      	movs	r2, #0
 8003240:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003242:	4b3f      	ldr	r3, [pc, #252]	; (8003340 <MX_TIM1_Init+0x15c>)
 8003244:	2200      	movs	r2, #0
 8003246:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003248:	4b3d      	ldr	r3, [pc, #244]	; (8003340 <MX_TIM1_Init+0x15c>)
 800324a:	2200      	movs	r2, #0
 800324c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800324e:	483c      	ldr	r0, [pc, #240]	; (8003340 <MX_TIM1_Init+0x15c>)
 8003250:	f003 f86a 	bl	8006328 <HAL_TIM_PWM_Init>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	d001      	beq.n	800325e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800325a:	f7ff fd5b 	bl	8002d14 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 800325e:	4838      	ldr	r0, [pc, #224]	; (8003340 <MX_TIM1_Init+0x15c>)
 8003260:	f003 fb42 	bl	80068e8 <HAL_TIM_IC_Init>
 8003264:	4603      	mov	r3, r0
 8003266:	2b00      	cmp	r3, #0
 8003268:	d001      	beq.n	800326e <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800326a:	f7ff fd53 	bl	8002d14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800326e:	2300      	movs	r3, #0
 8003270:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003272:	2300      	movs	r3, #0
 8003274:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003276:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800327a:	4619      	mov	r1, r3
 800327c:	4830      	ldr	r0, [pc, #192]	; (8003340 <MX_TIM1_Init+0x15c>)
 800327e:	f004 fc01 	bl	8007a84 <HAL_TIMEx_MasterConfigSynchronization>
 8003282:	4603      	mov	r3, r0
 8003284:	2b00      	cmp	r3, #0
 8003286:	d001      	beq.n	800328c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8003288:	f7ff fd44 	bl	8002d14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800328c:	2360      	movs	r3, #96	; 0x60
 800328e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.Pulse = 0;
 8003290:	2300      	movs	r3, #0
 8003292:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003294:	2300      	movs	r3, #0
 8003296:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003298:	2300      	movs	r3, #0
 800329a:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800329c:	2300      	movs	r3, #0
 800329e:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80032a0:	2300      	movs	r3, #0
 80032a2:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80032a4:	2300      	movs	r3, #0
 80032a6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80032a8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80032ac:	2200      	movs	r2, #0
 80032ae:	4619      	mov	r1, r3
 80032b0:	4823      	ldr	r0, [pc, #140]	; (8003340 <MX_TIM1_Init+0x15c>)
 80032b2:	f003 fd17 	bl	8006ce4 <HAL_TIM_PWM_ConfigChannel>
 80032b6:	4603      	mov	r3, r0
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d001      	beq.n	80032c0 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 80032bc:	f7ff fd2a 	bl	8002d14 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80032c0:	2300      	movs	r3, #0
 80032c2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80032c4:	2301      	movs	r3, #1
 80032c6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80032c8:	2300      	movs	r3, #0
 80032ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigIC.ICFilter = 0;
 80032cc:	2300      	movs	r3, #0
 80032ce:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80032d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032d4:	2204      	movs	r2, #4
 80032d6:	4619      	mov	r1, r3
 80032d8:	4819      	ldr	r0, [pc, #100]	; (8003340 <MX_TIM1_Init+0x15c>)
 80032da:	f003 fc66 	bl	8006baa <HAL_TIM_IC_ConfigChannel>
 80032de:	4603      	mov	r3, r0
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d001      	beq.n	80032e8 <MX_TIM1_Init+0x104>
  {
    Error_Handler();
 80032e4:	f7ff fd16 	bl	8002d14 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80032e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032ec:	2208      	movs	r2, #8
 80032ee:	4619      	mov	r1, r3
 80032f0:	4813      	ldr	r0, [pc, #76]	; (8003340 <MX_TIM1_Init+0x15c>)
 80032f2:	f003 fc5a 	bl	8006baa <HAL_TIM_IC_ConfigChannel>
 80032f6:	4603      	mov	r3, r0
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d001      	beq.n	8003300 <MX_TIM1_Init+0x11c>
  {
    Error_Handler();
 80032fc:	f7ff fd0a 	bl	8002d14 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003300:	2300      	movs	r3, #0
 8003302:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003304:	2300      	movs	r3, #0
 8003306:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003308:	2300      	movs	r3, #0
 800330a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800330c:	2300      	movs	r3, #0
 800330e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003310:	2300      	movs	r3, #0
 8003312:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003314:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003318:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800331a:	2300      	movs	r3, #0
 800331c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800331e:	1d3b      	adds	r3, r7, #4
 8003320:	4619      	mov	r1, r3
 8003322:	4807      	ldr	r0, [pc, #28]	; (8003340 <MX_TIM1_Init+0x15c>)
 8003324:	f004 fc2a 	bl	8007b7c <HAL_TIMEx_ConfigBreakDeadTime>
 8003328:	4603      	mov	r3, r0
 800332a:	2b00      	cmp	r3, #0
 800332c:	d001      	beq.n	8003332 <MX_TIM1_Init+0x14e>
  {
    Error_Handler();
 800332e:	f7ff fcf1 	bl	8002d14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003332:	4803      	ldr	r0, [pc, #12]	; (8003340 <MX_TIM1_Init+0x15c>)
 8003334:	f000 fa22 	bl	800377c <HAL_TIM_MspPostInit>

}
 8003338:	bf00      	nop
 800333a:	3758      	adds	r7, #88	; 0x58
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}
 8003340:	20000894 	.word	0x20000894
 8003344:	40010000 	.word	0x40010000

08003348 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b08a      	sub	sp, #40	; 0x28
 800334c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800334e:	f107 0318 	add.w	r3, r7, #24
 8003352:	2200      	movs	r2, #0
 8003354:	601a      	str	r2, [r3, #0]
 8003356:	605a      	str	r2, [r3, #4]
 8003358:	609a      	str	r2, [r3, #8]
 800335a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800335c:	f107 0310 	add.w	r3, r7, #16
 8003360:	2200      	movs	r2, #0
 8003362:	601a      	str	r2, [r3, #0]
 8003364:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003366:	463b      	mov	r3, r7
 8003368:	2200      	movs	r2, #0
 800336a:	601a      	str	r2, [r3, #0]
 800336c:	605a      	str	r2, [r3, #4]
 800336e:	609a      	str	r2, [r3, #8]
 8003370:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003372:	4b31      	ldr	r3, [pc, #196]	; (8003438 <MX_TIM3_Init+0xf0>)
 8003374:	4a31      	ldr	r2, [pc, #196]	; (800343c <MX_TIM3_Init+0xf4>)
 8003376:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003378:	4b2f      	ldr	r3, [pc, #188]	; (8003438 <MX_TIM3_Init+0xf0>)
 800337a:	2200      	movs	r2, #0
 800337c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800337e:	4b2e      	ldr	r3, [pc, #184]	; (8003438 <MX_TIM3_Init+0xf0>)
 8003380:	2200      	movs	r2, #0
 8003382:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003384:	4b2c      	ldr	r3, [pc, #176]	; (8003438 <MX_TIM3_Init+0xf0>)
 8003386:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800338a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800338c:	4b2a      	ldr	r3, [pc, #168]	; (8003438 <MX_TIM3_Init+0xf0>)
 800338e:	2200      	movs	r2, #0
 8003390:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003392:	4b29      	ldr	r3, [pc, #164]	; (8003438 <MX_TIM3_Init+0xf0>)
 8003394:	2200      	movs	r2, #0
 8003396:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003398:	4827      	ldr	r0, [pc, #156]	; (8003438 <MX_TIM3_Init+0xf0>)
 800339a:	f002 ff05 	bl	80061a8 <HAL_TIM_Base_Init>
 800339e:	4603      	mov	r3, r0
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d001      	beq.n	80033a8 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 80033a4:	f7ff fcb6 	bl	8002d14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80033a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033ac:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80033ae:	f107 0318 	add.w	r3, r7, #24
 80033b2:	4619      	mov	r1, r3
 80033b4:	4820      	ldr	r0, [pc, #128]	; (8003438 <MX_TIM3_Init+0xf0>)
 80033b6:	f003 fd57 	bl	8006e68 <HAL_TIM_ConfigClockSource>
 80033ba:	4603      	mov	r3, r0
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d001      	beq.n	80033c4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80033c0:	f7ff fca8 	bl	8002d14 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80033c4:	481c      	ldr	r0, [pc, #112]	; (8003438 <MX_TIM3_Init+0xf0>)
 80033c6:	f003 fa8f 	bl	80068e8 <HAL_TIM_IC_Init>
 80033ca:	4603      	mov	r3, r0
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d001      	beq.n	80033d4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80033d0:	f7ff fca0 	bl	8002d14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033d4:	2300      	movs	r3, #0
 80033d6:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033d8:	2300      	movs	r3, #0
 80033da:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80033dc:	f107 0310 	add.w	r3, r7, #16
 80033e0:	4619      	mov	r1, r3
 80033e2:	4815      	ldr	r0, [pc, #84]	; (8003438 <MX_TIM3_Init+0xf0>)
 80033e4:	f004 fb4e 	bl	8007a84 <HAL_TIMEx_MasterConfigSynchronization>
 80033e8:	4603      	mov	r3, r0
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d001      	beq.n	80033f2 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 80033ee:	f7ff fc91 	bl	8002d14 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80033f2:	2300      	movs	r3, #0
 80033f4:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80033f6:	2301      	movs	r3, #1
 80033f8:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80033fa:	2300      	movs	r3, #0
 80033fc:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80033fe:	2300      	movs	r3, #0
 8003400:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8003402:	463b      	mov	r3, r7
 8003404:	2208      	movs	r2, #8
 8003406:	4619      	mov	r1, r3
 8003408:	480b      	ldr	r0, [pc, #44]	; (8003438 <MX_TIM3_Init+0xf0>)
 800340a:	f003 fbce 	bl	8006baa <HAL_TIM_IC_ConfigChannel>
 800340e:	4603      	mov	r3, r0
 8003410:	2b00      	cmp	r3, #0
 8003412:	d001      	beq.n	8003418 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8003414:	f7ff fc7e 	bl	8002d14 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8003418:	463b      	mov	r3, r7
 800341a:	220c      	movs	r2, #12
 800341c:	4619      	mov	r1, r3
 800341e:	4806      	ldr	r0, [pc, #24]	; (8003438 <MX_TIM3_Init+0xf0>)
 8003420:	f003 fbc3 	bl	8006baa <HAL_TIM_IC_ConfigChannel>
 8003424:	4603      	mov	r3, r0
 8003426:	2b00      	cmp	r3, #0
 8003428:	d001      	beq.n	800342e <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 800342a:	f7ff fc73 	bl	8002d14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800342e:	bf00      	nop
 8003430:	3728      	adds	r7, #40	; 0x28
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}
 8003436:	bf00      	nop
 8003438:	200008dc 	.word	0x200008dc
 800343c:	40000400 	.word	0x40000400

08003440 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b096      	sub	sp, #88	; 0x58
 8003444:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003446:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800344a:	2200      	movs	r2, #0
 800344c:	601a      	str	r2, [r3, #0]
 800344e:	605a      	str	r2, [r3, #4]
 8003450:	609a      	str	r2, [r3, #8]
 8003452:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003454:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003458:	2200      	movs	r2, #0
 800345a:	601a      	str	r2, [r3, #0]
 800345c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800345e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003462:	2200      	movs	r2, #0
 8003464:	601a      	str	r2, [r3, #0]
 8003466:	605a      	str	r2, [r3, #4]
 8003468:	609a      	str	r2, [r3, #8]
 800346a:	60da      	str	r2, [r3, #12]
 800346c:	611a      	str	r2, [r3, #16]
 800346e:	615a      	str	r2, [r3, #20]
 8003470:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003472:	1d3b      	adds	r3, r7, #4
 8003474:	2220      	movs	r2, #32
 8003476:	2100      	movs	r1, #0
 8003478:	4618      	mov	r0, r3
 800347a:	f009 fb38 	bl	800caee <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800347e:	4b50      	ldr	r3, [pc, #320]	; (80035c0 <MX_TIM8_Init+0x180>)
 8003480:	4a50      	ldr	r2, [pc, #320]	; (80035c4 <MX_TIM8_Init+0x184>)
 8003482:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 2-1;
 8003484:	4b4e      	ldr	r3, [pc, #312]	; (80035c0 <MX_TIM8_Init+0x180>)
 8003486:	2201      	movs	r2, #1
 8003488:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800348a:	4b4d      	ldr	r3, [pc, #308]	; (80035c0 <MX_TIM8_Init+0x180>)
 800348c:	2200      	movs	r2, #0
 800348e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 104;
 8003490:	4b4b      	ldr	r3, [pc, #300]	; (80035c0 <MX_TIM8_Init+0x180>)
 8003492:	2268      	movs	r2, #104	; 0x68
 8003494:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003496:	4b4a      	ldr	r3, [pc, #296]	; (80035c0 <MX_TIM8_Init+0x180>)
 8003498:	2200      	movs	r2, #0
 800349a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800349c:	4b48      	ldr	r3, [pc, #288]	; (80035c0 <MX_TIM8_Init+0x180>)
 800349e:	2200      	movs	r2, #0
 80034a0:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034a2:	4b47      	ldr	r3, [pc, #284]	; (80035c0 <MX_TIM8_Init+0x180>)
 80034a4:	2200      	movs	r2, #0
 80034a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80034a8:	4845      	ldr	r0, [pc, #276]	; (80035c0 <MX_TIM8_Init+0x180>)
 80034aa:	f002 fe7d 	bl	80061a8 <HAL_TIM_Base_Init>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d001      	beq.n	80034b8 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 80034b4:	f7ff fc2e 	bl	8002d14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80034b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80034bc:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80034be:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80034c2:	4619      	mov	r1, r3
 80034c4:	483e      	ldr	r0, [pc, #248]	; (80035c0 <MX_TIM8_Init+0x180>)
 80034c6:	f003 fccf 	bl	8006e68 <HAL_TIM_ConfigClockSource>
 80034ca:	4603      	mov	r3, r0
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d001      	beq.n	80034d4 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 80034d0:	f7ff fc20 	bl	8002d14 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80034d4:	483a      	ldr	r0, [pc, #232]	; (80035c0 <MX_TIM8_Init+0x180>)
 80034d6:	f002 ff27 	bl	8006328 <HAL_TIM_PWM_Init>
 80034da:	4603      	mov	r3, r0
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d001      	beq.n	80034e4 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 80034e0:	f7ff fc18 	bl	8002d14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034e4:	2300      	movs	r3, #0
 80034e6:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034e8:	2300      	movs	r3, #0
 80034ea:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80034ec:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80034f0:	4619      	mov	r1, r3
 80034f2:	4833      	ldr	r0, [pc, #204]	; (80035c0 <MX_TIM8_Init+0x180>)
 80034f4:	f004 fac6 	bl	8007a84 <HAL_TIMEx_MasterConfigSynchronization>
 80034f8:	4603      	mov	r3, r0
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d001      	beq.n	8003502 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 80034fe:	f7ff fc09 	bl	8002d14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003502:	2360      	movs	r3, #96	; 0x60
 8003504:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8003506:	2300      	movs	r3, #0
 8003508:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800350a:	2300      	movs	r3, #0
 800350c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800350e:	2300      	movs	r3, #0
 8003510:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003512:	2300      	movs	r3, #0
 8003514:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003516:	2300      	movs	r3, #0
 8003518:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800351a:	2300      	movs	r3, #0
 800351c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800351e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003522:	2200      	movs	r2, #0
 8003524:	4619      	mov	r1, r3
 8003526:	4826      	ldr	r0, [pc, #152]	; (80035c0 <MX_TIM8_Init+0x180>)
 8003528:	f003 fbdc 	bl	8006ce4 <HAL_TIM_PWM_ConfigChannel>
 800352c:	4603      	mov	r3, r0
 800352e:	2b00      	cmp	r3, #0
 8003530:	d001      	beq.n	8003536 <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 8003532:	f7ff fbef 	bl	8002d14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003536:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800353a:	2204      	movs	r2, #4
 800353c:	4619      	mov	r1, r3
 800353e:	4820      	ldr	r0, [pc, #128]	; (80035c0 <MX_TIM8_Init+0x180>)
 8003540:	f003 fbd0 	bl	8006ce4 <HAL_TIM_PWM_ConfigChannel>
 8003544:	4603      	mov	r3, r0
 8003546:	2b00      	cmp	r3, #0
 8003548:	d001      	beq.n	800354e <MX_TIM8_Init+0x10e>
  {
    Error_Handler();
 800354a:	f7ff fbe3 	bl	8002d14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800354e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003552:	2208      	movs	r2, #8
 8003554:	4619      	mov	r1, r3
 8003556:	481a      	ldr	r0, [pc, #104]	; (80035c0 <MX_TIM8_Init+0x180>)
 8003558:	f003 fbc4 	bl	8006ce4 <HAL_TIM_PWM_ConfigChannel>
 800355c:	4603      	mov	r3, r0
 800355e:	2b00      	cmp	r3, #0
 8003560:	d001      	beq.n	8003566 <MX_TIM8_Init+0x126>
  {
    Error_Handler();
 8003562:	f7ff fbd7 	bl	8002d14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003566:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800356a:	220c      	movs	r2, #12
 800356c:	4619      	mov	r1, r3
 800356e:	4814      	ldr	r0, [pc, #80]	; (80035c0 <MX_TIM8_Init+0x180>)
 8003570:	f003 fbb8 	bl	8006ce4 <HAL_TIM_PWM_ConfigChannel>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d001      	beq.n	800357e <MX_TIM8_Init+0x13e>
  {
    Error_Handler();
 800357a:	f7ff fbcb 	bl	8002d14 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800357e:	2300      	movs	r3, #0
 8003580:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003582:	2300      	movs	r3, #0
 8003584:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003586:	2300      	movs	r3, #0
 8003588:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800358a:	2300      	movs	r3, #0
 800358c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800358e:	2300      	movs	r3, #0
 8003590:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003592:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003596:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003598:	2300      	movs	r3, #0
 800359a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800359c:	1d3b      	adds	r3, r7, #4
 800359e:	4619      	mov	r1, r3
 80035a0:	4807      	ldr	r0, [pc, #28]	; (80035c0 <MX_TIM8_Init+0x180>)
 80035a2:	f004 faeb 	bl	8007b7c <HAL_TIMEx_ConfigBreakDeadTime>
 80035a6:	4603      	mov	r3, r0
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d001      	beq.n	80035b0 <MX_TIM8_Init+0x170>
  {
    Error_Handler();
 80035ac:	f7ff fbb2 	bl	8002d14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80035b0:	4803      	ldr	r0, [pc, #12]	; (80035c0 <MX_TIM8_Init+0x180>)
 80035b2:	f000 f8e3 	bl	800377c <HAL_TIM_MspPostInit>

}
 80035b6:	bf00      	nop
 80035b8:	3758      	adds	r7, #88	; 0x58
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}
 80035be:	bf00      	nop
 80035c0:	20000924 	.word	0x20000924
 80035c4:	40010400 	.word	0x40010400

080035c8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b08a      	sub	sp, #40	; 0x28
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035d0:	f107 0314 	add.w	r3, r7, #20
 80035d4:	2200      	movs	r2, #0
 80035d6:	601a      	str	r2, [r3, #0]
 80035d8:	605a      	str	r2, [r3, #4]
 80035da:	609a      	str	r2, [r3, #8]
 80035dc:	60da      	str	r2, [r3, #12]
 80035de:	611a      	str	r2, [r3, #16]
  if(tim_pwmHandle->Instance==TIM1)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a19      	ldr	r2, [pc, #100]	; (800364c <HAL_TIM_PWM_MspInit+0x84>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d12c      	bne.n	8003644 <HAL_TIM_PWM_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80035ea:	2300      	movs	r3, #0
 80035ec:	613b      	str	r3, [r7, #16]
 80035ee:	4b18      	ldr	r3, [pc, #96]	; (8003650 <HAL_TIM_PWM_MspInit+0x88>)
 80035f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035f2:	4a17      	ldr	r2, [pc, #92]	; (8003650 <HAL_TIM_PWM_MspInit+0x88>)
 80035f4:	f043 0301 	orr.w	r3, r3, #1
 80035f8:	6453      	str	r3, [r2, #68]	; 0x44
 80035fa:	4b15      	ldr	r3, [pc, #84]	; (8003650 <HAL_TIM_PWM_MspInit+0x88>)
 80035fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035fe:	f003 0301 	and.w	r3, r3, #1
 8003602:	613b      	str	r3, [r7, #16]
 8003604:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003606:	2300      	movs	r3, #0
 8003608:	60fb      	str	r3, [r7, #12]
 800360a:	4b11      	ldr	r3, [pc, #68]	; (8003650 <HAL_TIM_PWM_MspInit+0x88>)
 800360c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800360e:	4a10      	ldr	r2, [pc, #64]	; (8003650 <HAL_TIM_PWM_MspInit+0x88>)
 8003610:	f043 0301 	orr.w	r3, r3, #1
 8003614:	6313      	str	r3, [r2, #48]	; 0x30
 8003616:	4b0e      	ldr	r3, [pc, #56]	; (8003650 <HAL_TIM_PWM_MspInit+0x88>)
 8003618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800361a:	f003 0301 	and.w	r3, r3, #1
 800361e:	60fb      	str	r3, [r7, #12]
 8003620:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003622:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003626:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003628:	2302      	movs	r3, #2
 800362a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800362c:	2300      	movs	r3, #0
 800362e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003630:	2300      	movs	r3, #0
 8003632:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003634:	2301      	movs	r3, #1
 8003636:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003638:	f107 0314 	add.w	r3, r7, #20
 800363c:	4619      	mov	r1, r3
 800363e:	4805      	ldr	r0, [pc, #20]	; (8003654 <HAL_TIM_PWM_MspInit+0x8c>)
 8003640:	f001 fe52 	bl	80052e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8003644:	bf00      	nop
 8003646:	3728      	adds	r7, #40	; 0x28
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}
 800364c:	40010000 	.word	0x40010000
 8003650:	40023800 	.word	0x40023800
 8003654:	40020000 	.word	0x40020000

08003658 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b08a      	sub	sp, #40	; 0x28
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003660:	f107 0314 	add.w	r3, r7, #20
 8003664:	2200      	movs	r2, #0
 8003666:	601a      	str	r2, [r3, #0]
 8003668:	605a      	str	r2, [r3, #4]
 800366a:	609a      	str	r2, [r3, #8]
 800366c:	60da      	str	r2, [r3, #12]
 800366e:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM3)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a3b      	ldr	r2, [pc, #236]	; (8003764 <HAL_TIM_Base_MspInit+0x10c>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d12c      	bne.n	80036d4 <HAL_TIM_Base_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800367a:	2300      	movs	r3, #0
 800367c:	613b      	str	r3, [r7, #16]
 800367e:	4b3a      	ldr	r3, [pc, #232]	; (8003768 <HAL_TIM_Base_MspInit+0x110>)
 8003680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003682:	4a39      	ldr	r2, [pc, #228]	; (8003768 <HAL_TIM_Base_MspInit+0x110>)
 8003684:	f043 0302 	orr.w	r3, r3, #2
 8003688:	6413      	str	r3, [r2, #64]	; 0x40
 800368a:	4b37      	ldr	r3, [pc, #220]	; (8003768 <HAL_TIM_Base_MspInit+0x110>)
 800368c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800368e:	f003 0302 	and.w	r3, r3, #2
 8003692:	613b      	str	r3, [r7, #16]
 8003694:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003696:	2300      	movs	r3, #0
 8003698:	60fb      	str	r3, [r7, #12]
 800369a:	4b33      	ldr	r3, [pc, #204]	; (8003768 <HAL_TIM_Base_MspInit+0x110>)
 800369c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800369e:	4a32      	ldr	r2, [pc, #200]	; (8003768 <HAL_TIM_Base_MspInit+0x110>)
 80036a0:	f043 0302 	orr.w	r3, r3, #2
 80036a4:	6313      	str	r3, [r2, #48]	; 0x30
 80036a6:	4b30      	ldr	r3, [pc, #192]	; (8003768 <HAL_TIM_Base_MspInit+0x110>)
 80036a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036aa:	f003 0302 	and.w	r3, r3, #2
 80036ae:	60fb      	str	r3, [r7, #12]
 80036b0:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80036b2:	2303      	movs	r3, #3
 80036b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036b6:	2302      	movs	r3, #2
 80036b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036ba:	2300      	movs	r3, #0
 80036bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036be:	2300      	movs	r3, #0
 80036c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80036c2:	2302      	movs	r3, #2
 80036c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036c6:	f107 0314 	add.w	r3, r7, #20
 80036ca:	4619      	mov	r1, r3
 80036cc:	4827      	ldr	r0, [pc, #156]	; (800376c <HAL_TIM_Base_MspInit+0x114>)
 80036ce:	f001 fe0b 	bl	80052e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80036d2:	e042      	b.n	800375a <HAL_TIM_Base_MspInit+0x102>
  else if(tim_baseHandle->Instance==TIM8)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a25      	ldr	r2, [pc, #148]	; (8003770 <HAL_TIM_Base_MspInit+0x118>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d13d      	bne.n	800375a <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80036de:	2300      	movs	r3, #0
 80036e0:	60bb      	str	r3, [r7, #8]
 80036e2:	4b21      	ldr	r3, [pc, #132]	; (8003768 <HAL_TIM_Base_MspInit+0x110>)
 80036e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036e6:	4a20      	ldr	r2, [pc, #128]	; (8003768 <HAL_TIM_Base_MspInit+0x110>)
 80036e8:	f043 0302 	orr.w	r3, r3, #2
 80036ec:	6453      	str	r3, [r2, #68]	; 0x44
 80036ee:	4b1e      	ldr	r3, [pc, #120]	; (8003768 <HAL_TIM_Base_MspInit+0x110>)
 80036f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036f2:	f003 0302 	and.w	r3, r3, #2
 80036f6:	60bb      	str	r3, [r7, #8]
 80036f8:	68bb      	ldr	r3, [r7, #8]
    hdma_tim8_ch1.Instance = DMA2_Stream2;
 80036fa:	4b1e      	ldr	r3, [pc, #120]	; (8003774 <HAL_TIM_Base_MspInit+0x11c>)
 80036fc:	4a1e      	ldr	r2, [pc, #120]	; (8003778 <HAL_TIM_Base_MspInit+0x120>)
 80036fe:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch1.Init.Channel = DMA_CHANNEL_7;
 8003700:	4b1c      	ldr	r3, [pc, #112]	; (8003774 <HAL_TIM_Base_MspInit+0x11c>)
 8003702:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8003706:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003708:	4b1a      	ldr	r3, [pc, #104]	; (8003774 <HAL_TIM_Base_MspInit+0x11c>)
 800370a:	2240      	movs	r2, #64	; 0x40
 800370c:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800370e:	4b19      	ldr	r3, [pc, #100]	; (8003774 <HAL_TIM_Base_MspInit+0x11c>)
 8003710:	2200      	movs	r2, #0
 8003712:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003714:	4b17      	ldr	r3, [pc, #92]	; (8003774 <HAL_TIM_Base_MspInit+0x11c>)
 8003716:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800371a:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800371c:	4b15      	ldr	r3, [pc, #84]	; (8003774 <HAL_TIM_Base_MspInit+0x11c>)
 800371e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003722:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003724:	4b13      	ldr	r3, [pc, #76]	; (8003774 <HAL_TIM_Base_MspInit+0x11c>)
 8003726:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800372a:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch1.Init.Mode = DMA_NORMAL;
 800372c:	4b11      	ldr	r3, [pc, #68]	; (8003774 <HAL_TIM_Base_MspInit+0x11c>)
 800372e:	2200      	movs	r2, #0
 8003730:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8003732:	4b10      	ldr	r3, [pc, #64]	; (8003774 <HAL_TIM_Base_MspInit+0x11c>)
 8003734:	2200      	movs	r2, #0
 8003736:	621a      	str	r2, [r3, #32]
    hdma_tim8_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003738:	4b0e      	ldr	r3, [pc, #56]	; (8003774 <HAL_TIM_Base_MspInit+0x11c>)
 800373a:	2200      	movs	r2, #0
 800373c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim8_ch1) != HAL_OK)
 800373e:	480d      	ldr	r0, [pc, #52]	; (8003774 <HAL_TIM_Base_MspInit+0x11c>)
 8003740:	f001 f9d0 	bl	8004ae4 <HAL_DMA_Init>
 8003744:	4603      	mov	r3, r0
 8003746:	2b00      	cmp	r3, #0
 8003748:	d001      	beq.n	800374e <HAL_TIM_Base_MspInit+0xf6>
      Error_Handler();
 800374a:	f7ff fae3 	bl	8002d14 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim8_ch1);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	4a08      	ldr	r2, [pc, #32]	; (8003774 <HAL_TIM_Base_MspInit+0x11c>)
 8003752:	625a      	str	r2, [r3, #36]	; 0x24
 8003754:	4a07      	ldr	r2, [pc, #28]	; (8003774 <HAL_TIM_Base_MspInit+0x11c>)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6393      	str	r3, [r2, #56]	; 0x38
}
 800375a:	bf00      	nop
 800375c:	3728      	adds	r7, #40	; 0x28
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	40000400 	.word	0x40000400
 8003768:	40023800 	.word	0x40023800
 800376c:	40020400 	.word	0x40020400
 8003770:	40010400 	.word	0x40010400
 8003774:	2000096c 	.word	0x2000096c
 8003778:	40026440 	.word	0x40026440

0800377c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b08a      	sub	sp, #40	; 0x28
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003784:	f107 0314 	add.w	r3, r7, #20
 8003788:	2200      	movs	r2, #0
 800378a:	601a      	str	r2, [r3, #0]
 800378c:	605a      	str	r2, [r3, #4]
 800378e:	609a      	str	r2, [r3, #8]
 8003790:	60da      	str	r2, [r3, #12]
 8003792:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a25      	ldr	r2, [pc, #148]	; (8003830 <HAL_TIM_MspPostInit+0xb4>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d11f      	bne.n	80037de <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800379e:	2300      	movs	r3, #0
 80037a0:	613b      	str	r3, [r7, #16]
 80037a2:	4b24      	ldr	r3, [pc, #144]	; (8003834 <HAL_TIM_MspPostInit+0xb8>)
 80037a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037a6:	4a23      	ldr	r2, [pc, #140]	; (8003834 <HAL_TIM_MspPostInit+0xb8>)
 80037a8:	f043 0301 	orr.w	r3, r3, #1
 80037ac:	6313      	str	r3, [r2, #48]	; 0x30
 80037ae:	4b21      	ldr	r3, [pc, #132]	; (8003834 <HAL_TIM_MspPostInit+0xb8>)
 80037b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037b2:	f003 0301 	and.w	r3, r3, #1
 80037b6:	613b      	str	r3, [r7, #16]
 80037b8:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80037ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80037be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037c0:	2302      	movs	r3, #2
 80037c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037c4:	2300      	movs	r3, #0
 80037c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037c8:	2300      	movs	r3, #0
 80037ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80037cc:	2301      	movs	r3, #1
 80037ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037d0:	f107 0314 	add.w	r3, r7, #20
 80037d4:	4619      	mov	r1, r3
 80037d6:	4818      	ldr	r0, [pc, #96]	; (8003838 <HAL_TIM_MspPostInit+0xbc>)
 80037d8:	f001 fd86 	bl	80052e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80037dc:	e023      	b.n	8003826 <HAL_TIM_MspPostInit+0xaa>
  else if(timHandle->Instance==TIM8)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a16      	ldr	r2, [pc, #88]	; (800383c <HAL_TIM_MspPostInit+0xc0>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d11e      	bne.n	8003826 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80037e8:	2300      	movs	r3, #0
 80037ea:	60fb      	str	r3, [r7, #12]
 80037ec:	4b11      	ldr	r3, [pc, #68]	; (8003834 <HAL_TIM_MspPostInit+0xb8>)
 80037ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037f0:	4a10      	ldr	r2, [pc, #64]	; (8003834 <HAL_TIM_MspPostInit+0xb8>)
 80037f2:	f043 0304 	orr.w	r3, r3, #4
 80037f6:	6313      	str	r3, [r2, #48]	; 0x30
 80037f8:	4b0e      	ldr	r3, [pc, #56]	; (8003834 <HAL_TIM_MspPostInit+0xb8>)
 80037fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037fc:	f003 0304 	and.w	r3, r3, #4
 8003800:	60fb      	str	r3, [r7, #12]
 8003802:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8003804:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8003808:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800380a:	2302      	movs	r3, #2
 800380c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800380e:	2300      	movs	r3, #0
 8003810:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003812:	2300      	movs	r3, #0
 8003814:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003816:	2303      	movs	r3, #3
 8003818:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800381a:	f107 0314 	add.w	r3, r7, #20
 800381e:	4619      	mov	r1, r3
 8003820:	4807      	ldr	r0, [pc, #28]	; (8003840 <HAL_TIM_MspPostInit+0xc4>)
 8003822:	f001 fd61 	bl	80052e8 <HAL_GPIO_Init>
}
 8003826:	bf00      	nop
 8003828:	3728      	adds	r7, #40	; 0x28
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	40010000 	.word	0x40010000
 8003834:	40023800 	.word	0x40023800
 8003838:	40020000 	.word	0x40020000
 800383c:	40010400 	.word	0x40010400
 8003840:	40020800 	.word	0x40020800

08003844 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003848:	4b11      	ldr	r3, [pc, #68]	; (8003890 <MX_USART2_UART_Init+0x4c>)
 800384a:	4a12      	ldr	r2, [pc, #72]	; (8003894 <MX_USART2_UART_Init+0x50>)
 800384c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800384e:	4b10      	ldr	r3, [pc, #64]	; (8003890 <MX_USART2_UART_Init+0x4c>)
 8003850:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003854:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003856:	4b0e      	ldr	r3, [pc, #56]	; (8003890 <MX_USART2_UART_Init+0x4c>)
 8003858:	2200      	movs	r2, #0
 800385a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800385c:	4b0c      	ldr	r3, [pc, #48]	; (8003890 <MX_USART2_UART_Init+0x4c>)
 800385e:	2200      	movs	r2, #0
 8003860:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003862:	4b0b      	ldr	r3, [pc, #44]	; (8003890 <MX_USART2_UART_Init+0x4c>)
 8003864:	2200      	movs	r2, #0
 8003866:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003868:	4b09      	ldr	r3, [pc, #36]	; (8003890 <MX_USART2_UART_Init+0x4c>)
 800386a:	220c      	movs	r2, #12
 800386c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800386e:	4b08      	ldr	r3, [pc, #32]	; (8003890 <MX_USART2_UART_Init+0x4c>)
 8003870:	2200      	movs	r2, #0
 8003872:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003874:	4b06      	ldr	r3, [pc, #24]	; (8003890 <MX_USART2_UART_Init+0x4c>)
 8003876:	2200      	movs	r2, #0
 8003878:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800387a:	4805      	ldr	r0, [pc, #20]	; (8003890 <MX_USART2_UART_Init+0x4c>)
 800387c:	f004 f9e4 	bl	8007c48 <HAL_UART_Init>
 8003880:	4603      	mov	r3, r0
 8003882:	2b00      	cmp	r3, #0
 8003884:	d001      	beq.n	800388a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003886:	f7ff fa45 	bl	8002d14 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800388a:	bf00      	nop
 800388c:	bd80      	pop	{r7, pc}
 800388e:	bf00      	nop
 8003890:	200009cc 	.word	0x200009cc
 8003894:	40004400 	.word	0x40004400

08003898 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800389c:	4b11      	ldr	r3, [pc, #68]	; (80038e4 <MX_USART3_UART_Init+0x4c>)
 800389e:	4a12      	ldr	r2, [pc, #72]	; (80038e8 <MX_USART3_UART_Init+0x50>)
 80038a0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80038a2:	4b10      	ldr	r3, [pc, #64]	; (80038e4 <MX_USART3_UART_Init+0x4c>)
 80038a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80038a8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80038aa:	4b0e      	ldr	r3, [pc, #56]	; (80038e4 <MX_USART3_UART_Init+0x4c>)
 80038ac:	2200      	movs	r2, #0
 80038ae:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80038b0:	4b0c      	ldr	r3, [pc, #48]	; (80038e4 <MX_USART3_UART_Init+0x4c>)
 80038b2:	2200      	movs	r2, #0
 80038b4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80038b6:	4b0b      	ldr	r3, [pc, #44]	; (80038e4 <MX_USART3_UART_Init+0x4c>)
 80038b8:	2200      	movs	r2, #0
 80038ba:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80038bc:	4b09      	ldr	r3, [pc, #36]	; (80038e4 <MX_USART3_UART_Init+0x4c>)
 80038be:	220c      	movs	r2, #12
 80038c0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80038c2:	4b08      	ldr	r3, [pc, #32]	; (80038e4 <MX_USART3_UART_Init+0x4c>)
 80038c4:	2200      	movs	r2, #0
 80038c6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80038c8:	4b06      	ldr	r3, [pc, #24]	; (80038e4 <MX_USART3_UART_Init+0x4c>)
 80038ca:	2200      	movs	r2, #0
 80038cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80038ce:	4805      	ldr	r0, [pc, #20]	; (80038e4 <MX_USART3_UART_Init+0x4c>)
 80038d0:	f004 f9ba 	bl	8007c48 <HAL_UART_Init>
 80038d4:	4603      	mov	r3, r0
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d001      	beq.n	80038de <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80038da:	f7ff fa1b 	bl	8002d14 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80038de:	bf00      	nop
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	bf00      	nop
 80038e4:	20000a10 	.word	0x20000a10
 80038e8:	40004800 	.word	0x40004800

080038ec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b08c      	sub	sp, #48	; 0x30
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038f4:	f107 031c 	add.w	r3, r7, #28
 80038f8:	2200      	movs	r2, #0
 80038fa:	601a      	str	r2, [r3, #0]
 80038fc:	605a      	str	r2, [r3, #4]
 80038fe:	609a      	str	r2, [r3, #8]
 8003900:	60da      	str	r2, [r3, #12]
 8003902:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a51      	ldr	r2, [pc, #324]	; (8003a50 <HAL_UART_MspInit+0x164>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d134      	bne.n	8003978 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800390e:	2300      	movs	r3, #0
 8003910:	61bb      	str	r3, [r7, #24]
 8003912:	4b50      	ldr	r3, [pc, #320]	; (8003a54 <HAL_UART_MspInit+0x168>)
 8003914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003916:	4a4f      	ldr	r2, [pc, #316]	; (8003a54 <HAL_UART_MspInit+0x168>)
 8003918:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800391c:	6413      	str	r3, [r2, #64]	; 0x40
 800391e:	4b4d      	ldr	r3, [pc, #308]	; (8003a54 <HAL_UART_MspInit+0x168>)
 8003920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003922:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003926:	61bb      	str	r3, [r7, #24]
 8003928:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800392a:	2300      	movs	r3, #0
 800392c:	617b      	str	r3, [r7, #20]
 800392e:	4b49      	ldr	r3, [pc, #292]	; (8003a54 <HAL_UART_MspInit+0x168>)
 8003930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003932:	4a48      	ldr	r2, [pc, #288]	; (8003a54 <HAL_UART_MspInit+0x168>)
 8003934:	f043 0301 	orr.w	r3, r3, #1
 8003938:	6313      	str	r3, [r2, #48]	; 0x30
 800393a:	4b46      	ldr	r3, [pc, #280]	; (8003a54 <HAL_UART_MspInit+0x168>)
 800393c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800393e:	f003 0301 	and.w	r3, r3, #1
 8003942:	617b      	str	r3, [r7, #20]
 8003944:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003946:	230c      	movs	r3, #12
 8003948:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800394a:	2302      	movs	r3, #2
 800394c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800394e:	2300      	movs	r3, #0
 8003950:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003952:	2303      	movs	r3, #3
 8003954:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003956:	2307      	movs	r3, #7
 8003958:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800395a:	f107 031c 	add.w	r3, r7, #28
 800395e:	4619      	mov	r1, r3
 8003960:	483d      	ldr	r0, [pc, #244]	; (8003a58 <HAL_UART_MspInit+0x16c>)
 8003962:	f001 fcc1 	bl	80052e8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8003966:	2200      	movs	r2, #0
 8003968:	2105      	movs	r1, #5
 800396a:	2026      	movs	r0, #38	; 0x26
 800396c:	f001 f882 	bl	8004a74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003970:	2026      	movs	r0, #38	; 0x26
 8003972:	f001 f89b 	bl	8004aac <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003976:	e067      	b.n	8003a48 <HAL_UART_MspInit+0x15c>
  else if(uartHandle->Instance==USART3)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a37      	ldr	r2, [pc, #220]	; (8003a5c <HAL_UART_MspInit+0x170>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d162      	bne.n	8003a48 <HAL_UART_MspInit+0x15c>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003982:	2300      	movs	r3, #0
 8003984:	613b      	str	r3, [r7, #16]
 8003986:	4b33      	ldr	r3, [pc, #204]	; (8003a54 <HAL_UART_MspInit+0x168>)
 8003988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800398a:	4a32      	ldr	r2, [pc, #200]	; (8003a54 <HAL_UART_MspInit+0x168>)
 800398c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003990:	6413      	str	r3, [r2, #64]	; 0x40
 8003992:	4b30      	ldr	r3, [pc, #192]	; (8003a54 <HAL_UART_MspInit+0x168>)
 8003994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003996:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800399a:	613b      	str	r3, [r7, #16]
 800399c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800399e:	2300      	movs	r3, #0
 80039a0:	60fb      	str	r3, [r7, #12]
 80039a2:	4b2c      	ldr	r3, [pc, #176]	; (8003a54 <HAL_UART_MspInit+0x168>)
 80039a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039a6:	4a2b      	ldr	r2, [pc, #172]	; (8003a54 <HAL_UART_MspInit+0x168>)
 80039a8:	f043 0302 	orr.w	r3, r3, #2
 80039ac:	6313      	str	r3, [r2, #48]	; 0x30
 80039ae:	4b29      	ldr	r3, [pc, #164]	; (8003a54 <HAL_UART_MspInit+0x168>)
 80039b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039b2:	f003 0302 	and.w	r3, r3, #2
 80039b6:	60fb      	str	r3, [r7, #12]
 80039b8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80039ba:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80039be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039c0:	2302      	movs	r3, #2
 80039c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039c4:	2300      	movs	r3, #0
 80039c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039c8:	2303      	movs	r3, #3
 80039ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80039cc:	2307      	movs	r3, #7
 80039ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039d0:	f107 031c 	add.w	r3, r7, #28
 80039d4:	4619      	mov	r1, r3
 80039d6:	4822      	ldr	r0, [pc, #136]	; (8003a60 <HAL_UART_MspInit+0x174>)
 80039d8:	f001 fc86 	bl	80052e8 <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Stream3;
 80039dc:	4b21      	ldr	r3, [pc, #132]	; (8003a64 <HAL_UART_MspInit+0x178>)
 80039de:	4a22      	ldr	r2, [pc, #136]	; (8003a68 <HAL_UART_MspInit+0x17c>)
 80039e0:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 80039e2:	4b20      	ldr	r3, [pc, #128]	; (8003a64 <HAL_UART_MspInit+0x178>)
 80039e4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80039e8:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80039ea:	4b1e      	ldr	r3, [pc, #120]	; (8003a64 <HAL_UART_MspInit+0x178>)
 80039ec:	2240      	movs	r2, #64	; 0x40
 80039ee:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80039f0:	4b1c      	ldr	r3, [pc, #112]	; (8003a64 <HAL_UART_MspInit+0x178>)
 80039f2:	2200      	movs	r2, #0
 80039f4:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80039f6:	4b1b      	ldr	r3, [pc, #108]	; (8003a64 <HAL_UART_MspInit+0x178>)
 80039f8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80039fc:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80039fe:	4b19      	ldr	r3, [pc, #100]	; (8003a64 <HAL_UART_MspInit+0x178>)
 8003a00:	2200      	movs	r2, #0
 8003a02:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003a04:	4b17      	ldr	r3, [pc, #92]	; (8003a64 <HAL_UART_MspInit+0x178>)
 8003a06:	2200      	movs	r2, #0
 8003a08:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8003a0a:	4b16      	ldr	r3, [pc, #88]	; (8003a64 <HAL_UART_MspInit+0x178>)
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003a10:	4b14      	ldr	r3, [pc, #80]	; (8003a64 <HAL_UART_MspInit+0x178>)
 8003a12:	2200      	movs	r2, #0
 8003a14:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003a16:	4b13      	ldr	r3, [pc, #76]	; (8003a64 <HAL_UART_MspInit+0x178>)
 8003a18:	2200      	movs	r2, #0
 8003a1a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8003a1c:	4811      	ldr	r0, [pc, #68]	; (8003a64 <HAL_UART_MspInit+0x178>)
 8003a1e:	f001 f861 	bl	8004ae4 <HAL_DMA_Init>
 8003a22:	4603      	mov	r3, r0
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d001      	beq.n	8003a2c <HAL_UART_MspInit+0x140>
      Error_Handler();
 8003a28:	f7ff f974 	bl	8002d14 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	4a0d      	ldr	r2, [pc, #52]	; (8003a64 <HAL_UART_MspInit+0x178>)
 8003a30:	635a      	str	r2, [r3, #52]	; 0x34
 8003a32:	4a0c      	ldr	r2, [pc, #48]	; (8003a64 <HAL_UART_MspInit+0x178>)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8003a38:	2200      	movs	r2, #0
 8003a3a:	2105      	movs	r1, #5
 8003a3c:	2027      	movs	r0, #39	; 0x27
 8003a3e:	f001 f819 	bl	8004a74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003a42:	2027      	movs	r0, #39	; 0x27
 8003a44:	f001 f832 	bl	8004aac <HAL_NVIC_EnableIRQ>
}
 8003a48:	bf00      	nop
 8003a4a:	3730      	adds	r7, #48	; 0x30
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bd80      	pop	{r7, pc}
 8003a50:	40004400 	.word	0x40004400
 8003a54:	40023800 	.word	0x40023800
 8003a58:	40020000 	.word	0x40020000
 8003a5c:	40004800 	.word	0x40004800
 8003a60:	40020400 	.word	0x40020400
 8003a64:	20000a54 	.word	0x20000a54
 8003a68:	40026058 	.word	0x40026058

08003a6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003a6c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003aa4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003a70:	480d      	ldr	r0, [pc, #52]	; (8003aa8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003a72:	490e      	ldr	r1, [pc, #56]	; (8003aac <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003a74:	4a0e      	ldr	r2, [pc, #56]	; (8003ab0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003a76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003a78:	e002      	b.n	8003a80 <LoopCopyDataInit>

08003a7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003a7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003a7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003a7e:	3304      	adds	r3, #4

08003a80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003a80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003a82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003a84:	d3f9      	bcc.n	8003a7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003a86:	4a0b      	ldr	r2, [pc, #44]	; (8003ab4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003a88:	4c0b      	ldr	r4, [pc, #44]	; (8003ab8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003a8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003a8c:	e001      	b.n	8003a92 <LoopFillZerobss>

08003a8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003a8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003a90:	3204      	adds	r2, #4

08003a92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003a92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003a94:	d3fb      	bcc.n	8003a8e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003a96:	f7ff fb93 	bl	80031c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003a9a:	f008 fff3 	bl	800ca84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003a9e:	f7ff f899 	bl	8002bd4 <main>
  bx  lr    
 8003aa2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003aa4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003aa8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003aac:	20000224 	.word	0x20000224
  ldr r2, =_sidata
 8003ab0:	080115f0 	.word	0x080115f0
  ldr r2, =_sbss
 8003ab4:	20000224 	.word	0x20000224
  ldr r4, =_ebss
 8003ab8:	200054d8 	.word	0x200054d8

08003abc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003abc:	e7fe      	b.n	8003abc <ADC_IRQHandler>
	...

08003ac0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003ac4:	4b0e      	ldr	r3, [pc, #56]	; (8003b00 <HAL_Init+0x40>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a0d      	ldr	r2, [pc, #52]	; (8003b00 <HAL_Init+0x40>)
 8003aca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ace:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003ad0:	4b0b      	ldr	r3, [pc, #44]	; (8003b00 <HAL_Init+0x40>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a0a      	ldr	r2, [pc, #40]	; (8003b00 <HAL_Init+0x40>)
 8003ad6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ada:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003adc:	4b08      	ldr	r3, [pc, #32]	; (8003b00 <HAL_Init+0x40>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a07      	ldr	r2, [pc, #28]	; (8003b00 <HAL_Init+0x40>)
 8003ae2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ae6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ae8:	2003      	movs	r0, #3
 8003aea:	f000 ffb8 	bl	8004a5e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003aee:	200f      	movs	r0, #15
 8003af0:	f7ff f9fa 	bl	8002ee8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003af4:	f7ff f9cc 	bl	8002e90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003af8:	2300      	movs	r3, #0
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	bd80      	pop	{r7, pc}
 8003afe:	bf00      	nop
 8003b00:	40023c00 	.word	0x40023c00

08003b04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b04:	b480      	push	{r7}
 8003b06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003b08:	4b06      	ldr	r3, [pc, #24]	; (8003b24 <HAL_IncTick+0x20>)
 8003b0a:	781b      	ldrb	r3, [r3, #0]
 8003b0c:	461a      	mov	r2, r3
 8003b0e:	4b06      	ldr	r3, [pc, #24]	; (8003b28 <HAL_IncTick+0x24>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4413      	add	r3, r2
 8003b14:	4a04      	ldr	r2, [pc, #16]	; (8003b28 <HAL_IncTick+0x24>)
 8003b16:	6013      	str	r3, [r2, #0]
}
 8003b18:	bf00      	nop
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b20:	4770      	bx	lr
 8003b22:	bf00      	nop
 8003b24:	2000004c 	.word	0x2000004c
 8003b28:	20000ab4 	.word	0x20000ab4

08003b2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	af00      	add	r7, sp, #0
  return uwTick;
 8003b30:	4b03      	ldr	r3, [pc, #12]	; (8003b40 <HAL_GetTick+0x14>)
 8003b32:	681b      	ldr	r3, [r3, #0]
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	46bd      	mov	sp, r7
 8003b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3c:	4770      	bx	lr
 8003b3e:	bf00      	nop
 8003b40:	20000ab4 	.word	0x20000ab4

08003b44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b084      	sub	sp, #16
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003b4c:	f7ff ffee 	bl	8003b2c <HAL_GetTick>
 8003b50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b5c:	d005      	beq.n	8003b6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003b5e:	4b0a      	ldr	r3, [pc, #40]	; (8003b88 <HAL_Delay+0x44>)
 8003b60:	781b      	ldrb	r3, [r3, #0]
 8003b62:	461a      	mov	r2, r3
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	4413      	add	r3, r2
 8003b68:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003b6a:	bf00      	nop
 8003b6c:	f7ff ffde 	bl	8003b2c <HAL_GetTick>
 8003b70:	4602      	mov	r2, r0
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	1ad3      	subs	r3, r2, r3
 8003b76:	68fa      	ldr	r2, [r7, #12]
 8003b78:	429a      	cmp	r2, r3
 8003b7a:	d8f7      	bhi.n	8003b6c <HAL_Delay+0x28>
  {
  }
}
 8003b7c:	bf00      	nop
 8003b7e:	bf00      	nop
 8003b80:	3710      	adds	r7, #16
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}
 8003b86:	bf00      	nop
 8003b88:	2000004c 	.word	0x2000004c

08003b8c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b084      	sub	sp, #16
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d101      	bne.n	8003b9e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e0ed      	b.n	8003d7a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d102      	bne.n	8003bb0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003baa:	6878      	ldr	r0, [r7, #4]
 8003bac:	f7fd fa6e 	bl	800108c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	681a      	ldr	r2, [r3, #0]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f042 0201 	orr.w	r2, r2, #1
 8003bbe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003bc0:	f7ff ffb4 	bl	8003b2c <HAL_GetTick>
 8003bc4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003bc6:	e012      	b.n	8003bee <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003bc8:	f7ff ffb0 	bl	8003b2c <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	2b0a      	cmp	r3, #10
 8003bd4:	d90b      	bls.n	8003bee <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bda:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2205      	movs	r2, #5
 8003be6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e0c5      	b.n	8003d7a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	f003 0301 	and.w	r3, r3, #1
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d0e5      	beq.n	8003bc8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	681a      	ldr	r2, [r3, #0]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f022 0202 	bic.w	r2, r2, #2
 8003c0a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c0c:	f7ff ff8e 	bl	8003b2c <HAL_GetTick>
 8003c10:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003c12:	e012      	b.n	8003c3a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003c14:	f7ff ff8a 	bl	8003b2c <HAL_GetTick>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	1ad3      	subs	r3, r2, r3
 8003c1e:	2b0a      	cmp	r3, #10
 8003c20:	d90b      	bls.n	8003c3a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c26:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2205      	movs	r2, #5
 8003c32:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e09f      	b.n	8003d7a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	f003 0302 	and.w	r3, r3, #2
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d1e5      	bne.n	8003c14 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	7e1b      	ldrb	r3, [r3, #24]
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	d108      	bne.n	8003c62 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003c5e:	601a      	str	r2, [r3, #0]
 8003c60:	e007      	b.n	8003c72 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	681a      	ldr	r2, [r3, #0]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c70:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	7e5b      	ldrb	r3, [r3, #25]
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d108      	bne.n	8003c8c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c88:	601a      	str	r2, [r3, #0]
 8003c8a:	e007      	b.n	8003c9c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	681a      	ldr	r2, [r3, #0]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c9a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	7e9b      	ldrb	r3, [r3, #26]
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d108      	bne.n	8003cb6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f042 0220 	orr.w	r2, r2, #32
 8003cb2:	601a      	str	r2, [r3, #0]
 8003cb4:	e007      	b.n	8003cc6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f022 0220 	bic.w	r2, r2, #32
 8003cc4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	7edb      	ldrb	r3, [r3, #27]
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d108      	bne.n	8003ce0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	681a      	ldr	r2, [r3, #0]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f022 0210 	bic.w	r2, r2, #16
 8003cdc:	601a      	str	r2, [r3, #0]
 8003cde:	e007      	b.n	8003cf0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f042 0210 	orr.w	r2, r2, #16
 8003cee:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	7f1b      	ldrb	r3, [r3, #28]
 8003cf4:	2b01      	cmp	r3, #1
 8003cf6:	d108      	bne.n	8003d0a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f042 0208 	orr.w	r2, r2, #8
 8003d06:	601a      	str	r2, [r3, #0]
 8003d08:	e007      	b.n	8003d1a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	681a      	ldr	r2, [r3, #0]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f022 0208 	bic.w	r2, r2, #8
 8003d18:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	7f5b      	ldrb	r3, [r3, #29]
 8003d1e:	2b01      	cmp	r3, #1
 8003d20:	d108      	bne.n	8003d34 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f042 0204 	orr.w	r2, r2, #4
 8003d30:	601a      	str	r2, [r3, #0]
 8003d32:	e007      	b.n	8003d44 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f022 0204 	bic.w	r2, r2, #4
 8003d42:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	689a      	ldr	r2, [r3, #8]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	431a      	orrs	r2, r3
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	691b      	ldr	r3, [r3, #16]
 8003d52:	431a      	orrs	r2, r3
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	695b      	ldr	r3, [r3, #20]
 8003d58:	ea42 0103 	orr.w	r1, r2, r3
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	1e5a      	subs	r2, r3, #1
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	430a      	orrs	r2, r1
 8003d68:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2201      	movs	r2, #1
 8003d74:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003d78:	2300      	movs	r3, #0
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3710      	adds	r7, #16
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
	...

08003d84 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b087      	sub	sp, #28
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
 8003d8c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d9a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003d9c:	7cfb      	ldrb	r3, [r7, #19]
 8003d9e:	2b01      	cmp	r3, #1
 8003da0:	d003      	beq.n	8003daa <HAL_CAN_ConfigFilter+0x26>
 8003da2:	7cfb      	ldrb	r3, [r7, #19]
 8003da4:	2b02      	cmp	r3, #2
 8003da6:	f040 80be 	bne.w	8003f26 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8003daa:	4b65      	ldr	r3, [pc, #404]	; (8003f40 <HAL_CAN_ConfigFilter+0x1bc>)
 8003dac:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003db4:	f043 0201 	orr.w	r2, r3, #1
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003dc4:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd8:	021b      	lsls	r3, r3, #8
 8003dda:	431a      	orrs	r2, r3
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	695b      	ldr	r3, [r3, #20]
 8003de6:	f003 031f 	and.w	r3, r3, #31
 8003dea:	2201      	movs	r2, #1
 8003dec:	fa02 f303 	lsl.w	r3, r2, r3
 8003df0:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	43db      	mvns	r3, r3
 8003dfc:	401a      	ands	r2, r3
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	69db      	ldr	r3, [r3, #28]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d123      	bne.n	8003e54 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	43db      	mvns	r3, r3
 8003e16:	401a      	ands	r2, r3
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	68db      	ldr	r3, [r3, #12]
 8003e22:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003e2a:	683a      	ldr	r2, [r7, #0]
 8003e2c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003e2e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	3248      	adds	r2, #72	; 0x48
 8003e34:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003e48:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003e4a:	6979      	ldr	r1, [r7, #20]
 8003e4c:	3348      	adds	r3, #72	; 0x48
 8003e4e:	00db      	lsls	r3, r3, #3
 8003e50:	440b      	add	r3, r1
 8003e52:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	69db      	ldr	r3, [r3, #28]
 8003e58:	2b01      	cmp	r3, #1
 8003e5a:	d122      	bne.n	8003ea2 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	431a      	orrs	r2, r3
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003e78:	683a      	ldr	r2, [r7, #0]
 8003e7a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003e7c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	3248      	adds	r2, #72	; 0x48
 8003e82:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	68db      	ldr	r3, [r3, #12]
 8003e90:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003e96:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003e98:	6979      	ldr	r1, [r7, #20]
 8003e9a:	3348      	adds	r3, #72	; 0x48
 8003e9c:	00db      	lsls	r3, r3, #3
 8003e9e:	440b      	add	r3, r1
 8003ea0:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	699b      	ldr	r3, [r3, #24]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d109      	bne.n	8003ebe <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	43db      	mvns	r3, r3
 8003eb4:	401a      	ands	r2, r3
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003ebc:	e007      	b.n	8003ece <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	431a      	orrs	r2, r3
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	691b      	ldr	r3, [r3, #16]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d109      	bne.n	8003eea <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	43db      	mvns	r3, r3
 8003ee0:	401a      	ands	r2, r3
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003ee8:	e007      	b.n	8003efa <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003eea:	697b      	ldr	r3, [r7, #20]
 8003eec:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	431a      	orrs	r2, r3
 8003ef4:	697b      	ldr	r3, [r7, #20]
 8003ef6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	6a1b      	ldr	r3, [r3, #32]
 8003efe:	2b01      	cmp	r3, #1
 8003f00:	d107      	bne.n	8003f12 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	431a      	orrs	r2, r3
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003f18:	f023 0201 	bic.w	r2, r3, #1
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003f22:	2300      	movs	r3, #0
 8003f24:	e006      	b.n	8003f34 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f2a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
  }
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	371c      	adds	r7, #28
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3e:	4770      	bx	lr
 8003f40:	40006400 	.word	0x40006400

08003f44 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b084      	sub	sp, #16
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f52:	b2db      	uxtb	r3, r3
 8003f54:	2b01      	cmp	r3, #1
 8003f56:	d12e      	bne.n	8003fb6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2202      	movs	r2, #2
 8003f5c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	681a      	ldr	r2, [r3, #0]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f022 0201 	bic.w	r2, r2, #1
 8003f6e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003f70:	f7ff fddc 	bl	8003b2c <HAL_GetTick>
 8003f74:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003f76:	e012      	b.n	8003f9e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003f78:	f7ff fdd8 	bl	8003b2c <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	2b0a      	cmp	r3, #10
 8003f84:	d90b      	bls.n	8003f9e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f8a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2205      	movs	r2, #5
 8003f96:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e012      	b.n	8003fc4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	f003 0301 	and.w	r3, r3, #1
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d1e5      	bne.n	8003f78 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	e006      	b.n	8003fc4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fba:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
  }
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3710      	adds	r7, #16
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}

08003fcc <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b089      	sub	sp, #36	; 0x24
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	60f8      	str	r0, [r7, #12]
 8003fd4:	60b9      	str	r1, [r7, #8]
 8003fd6:	607a      	str	r2, [r7, #4]
 8003fd8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003fe0:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003fea:	7ffb      	ldrb	r3, [r7, #31]
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d003      	beq.n	8003ff8 <HAL_CAN_AddTxMessage+0x2c>
 8003ff0:	7ffb      	ldrb	r3, [r7, #31]
 8003ff2:	2b02      	cmp	r3, #2
 8003ff4:	f040 80b8 	bne.w	8004168 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003ff8:	69bb      	ldr	r3, [r7, #24]
 8003ffa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d10a      	bne.n	8004018 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004002:	69bb      	ldr	r3, [r7, #24]
 8004004:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004008:	2b00      	cmp	r3, #0
 800400a:	d105      	bne.n	8004018 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800400c:	69bb      	ldr	r3, [r7, #24]
 800400e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004012:	2b00      	cmp	r3, #0
 8004014:	f000 80a0 	beq.w	8004158 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8004018:	69bb      	ldr	r3, [r7, #24]
 800401a:	0e1b      	lsrs	r3, r3, #24
 800401c:	f003 0303 	and.w	r3, r3, #3
 8004020:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	2b02      	cmp	r3, #2
 8004026:	d907      	bls.n	8004038 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800402c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	e09e      	b.n	8004176 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8004038:	2201      	movs	r2, #1
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	409a      	lsls	r2, r3
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d10d      	bne.n	8004066 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004054:	68f9      	ldr	r1, [r7, #12]
 8004056:	6809      	ldr	r1, [r1, #0]
 8004058:	431a      	orrs	r2, r3
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	3318      	adds	r3, #24
 800405e:	011b      	lsls	r3, r3, #4
 8004060:	440b      	add	r3, r1
 8004062:	601a      	str	r2, [r3, #0]
 8004064:	e00f      	b.n	8004086 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004070:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004076:	68f9      	ldr	r1, [r7, #12]
 8004078:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800407a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	3318      	adds	r3, #24
 8004080:	011b      	lsls	r3, r3, #4
 8004082:	440b      	add	r3, r1
 8004084:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	6819      	ldr	r1, [r3, #0]
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	691a      	ldr	r2, [r3, #16]
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	3318      	adds	r3, #24
 8004092:	011b      	lsls	r3, r3, #4
 8004094:	440b      	add	r3, r1
 8004096:	3304      	adds	r3, #4
 8004098:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800409a:	68bb      	ldr	r3, [r7, #8]
 800409c:	7d1b      	ldrb	r3, [r3, #20]
 800409e:	2b01      	cmp	r3, #1
 80040a0:	d111      	bne.n	80040c6 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681a      	ldr	r2, [r3, #0]
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	3318      	adds	r3, #24
 80040aa:	011b      	lsls	r3, r3, #4
 80040ac:	4413      	add	r3, r2
 80040ae:	3304      	adds	r3, #4
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	68fa      	ldr	r2, [r7, #12]
 80040b4:	6811      	ldr	r1, [r2, #0]
 80040b6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	3318      	adds	r3, #24
 80040be:	011b      	lsls	r3, r3, #4
 80040c0:	440b      	add	r3, r1
 80040c2:	3304      	adds	r3, #4
 80040c4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	3307      	adds	r3, #7
 80040ca:	781b      	ldrb	r3, [r3, #0]
 80040cc:	061a      	lsls	r2, r3, #24
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	3306      	adds	r3, #6
 80040d2:	781b      	ldrb	r3, [r3, #0]
 80040d4:	041b      	lsls	r3, r3, #16
 80040d6:	431a      	orrs	r2, r3
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	3305      	adds	r3, #5
 80040dc:	781b      	ldrb	r3, [r3, #0]
 80040de:	021b      	lsls	r3, r3, #8
 80040e0:	4313      	orrs	r3, r2
 80040e2:	687a      	ldr	r2, [r7, #4]
 80040e4:	3204      	adds	r2, #4
 80040e6:	7812      	ldrb	r2, [r2, #0]
 80040e8:	4610      	mov	r0, r2
 80040ea:	68fa      	ldr	r2, [r7, #12]
 80040ec:	6811      	ldr	r1, [r2, #0]
 80040ee:	ea43 0200 	orr.w	r2, r3, r0
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	011b      	lsls	r3, r3, #4
 80040f6:	440b      	add	r3, r1
 80040f8:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80040fc:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	3303      	adds	r3, #3
 8004102:	781b      	ldrb	r3, [r3, #0]
 8004104:	061a      	lsls	r2, r3, #24
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	3302      	adds	r3, #2
 800410a:	781b      	ldrb	r3, [r3, #0]
 800410c:	041b      	lsls	r3, r3, #16
 800410e:	431a      	orrs	r2, r3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	3301      	adds	r3, #1
 8004114:	781b      	ldrb	r3, [r3, #0]
 8004116:	021b      	lsls	r3, r3, #8
 8004118:	4313      	orrs	r3, r2
 800411a:	687a      	ldr	r2, [r7, #4]
 800411c:	7812      	ldrb	r2, [r2, #0]
 800411e:	4610      	mov	r0, r2
 8004120:	68fa      	ldr	r2, [r7, #12]
 8004122:	6811      	ldr	r1, [r2, #0]
 8004124:	ea43 0200 	orr.w	r2, r3, r0
 8004128:	697b      	ldr	r3, [r7, #20]
 800412a:	011b      	lsls	r3, r3, #4
 800412c:	440b      	add	r3, r1
 800412e:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8004132:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	3318      	adds	r3, #24
 800413c:	011b      	lsls	r3, r3, #4
 800413e:	4413      	add	r3, r2
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	68fa      	ldr	r2, [r7, #12]
 8004144:	6811      	ldr	r1, [r2, #0]
 8004146:	f043 0201 	orr.w	r2, r3, #1
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	3318      	adds	r3, #24
 800414e:	011b      	lsls	r3, r3, #4
 8004150:	440b      	add	r3, r1
 8004152:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8004154:	2300      	movs	r3, #0
 8004156:	e00e      	b.n	8004176 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800415c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8004164:	2301      	movs	r3, #1
 8004166:	e006      	b.n	8004176 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800416c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004174:	2301      	movs	r3, #1
  }
}
 8004176:	4618      	mov	r0, r3
 8004178:	3724      	adds	r7, #36	; 0x24
 800417a:	46bd      	mov	sp, r7
 800417c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004180:	4770      	bx	lr

08004182 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8004182:	b480      	push	{r7}
 8004184:	b085      	sub	sp, #20
 8004186:	af00      	add	r7, sp, #0
 8004188:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 800418a:	2300      	movs	r3, #0
 800418c:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004194:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8004196:	7afb      	ldrb	r3, [r7, #11]
 8004198:	2b01      	cmp	r3, #1
 800419a:	d002      	beq.n	80041a2 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 800419c:	7afb      	ldrb	r3, [r7, #11]
 800419e:	2b02      	cmp	r3, #2
 80041a0:	d11d      	bne.n	80041de <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d002      	beq.n	80041b6 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	3301      	adds	r3, #1
 80041b4:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	689b      	ldr	r3, [r3, #8]
 80041bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d002      	beq.n	80041ca <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	3301      	adds	r3, #1
 80041c8:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d002      	beq.n	80041de <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	3301      	adds	r3, #1
 80041dc:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 80041de:	68fb      	ldr	r3, [r7, #12]
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	3714      	adds	r7, #20
 80041e4:	46bd      	mov	sp, r7
 80041e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ea:	4770      	bx	lr

080041ec <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80041ec:	b480      	push	{r7}
 80041ee:	b087      	sub	sp, #28
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	60f8      	str	r0, [r7, #12]
 80041f4:	60b9      	str	r1, [r7, #8]
 80041f6:	607a      	str	r2, [r7, #4]
 80041f8:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004200:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004202:	7dfb      	ldrb	r3, [r7, #23]
 8004204:	2b01      	cmp	r3, #1
 8004206:	d003      	beq.n	8004210 <HAL_CAN_GetRxMessage+0x24>
 8004208:	7dfb      	ldrb	r3, [r7, #23]
 800420a:	2b02      	cmp	r3, #2
 800420c:	f040 80f3 	bne.w	80043f6 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d10e      	bne.n	8004234 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	f003 0303 	and.w	r3, r3, #3
 8004220:	2b00      	cmp	r3, #0
 8004222:	d116      	bne.n	8004252 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004228:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004230:	2301      	movs	r3, #1
 8004232:	e0e7      	b.n	8004404 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	691b      	ldr	r3, [r3, #16]
 800423a:	f003 0303 	and.w	r3, r3, #3
 800423e:	2b00      	cmp	r3, #0
 8004240:	d107      	bne.n	8004252 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004246:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	e0d8      	b.n	8004404 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681a      	ldr	r2, [r3, #0]
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	331b      	adds	r3, #27
 800425a:	011b      	lsls	r3, r3, #4
 800425c:	4413      	add	r3, r2
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f003 0204 	and.w	r2, r3, #4
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d10c      	bne.n	800428a <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	331b      	adds	r3, #27
 8004278:	011b      	lsls	r3, r3, #4
 800427a:	4413      	add	r3, r2
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	0d5b      	lsrs	r3, r3, #21
 8004280:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	601a      	str	r2, [r3, #0]
 8004288:	e00b      	b.n	80042a2 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	331b      	adds	r3, #27
 8004292:	011b      	lsls	r3, r3, #4
 8004294:	4413      	add	r3, r2
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	08db      	lsrs	r3, r3, #3
 800429a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	68bb      	ldr	r3, [r7, #8]
 80042a8:	331b      	adds	r3, #27
 80042aa:	011b      	lsls	r3, r3, #4
 80042ac:	4413      	add	r3, r2
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f003 0202 	and.w	r2, r3, #2
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	331b      	adds	r3, #27
 80042c0:	011b      	lsls	r3, r3, #4
 80042c2:	4413      	add	r3, r2
 80042c4:	3304      	adds	r3, #4
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f003 020f 	and.w	r2, r3, #15
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681a      	ldr	r2, [r3, #0]
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	331b      	adds	r3, #27
 80042d8:	011b      	lsls	r3, r3, #4
 80042da:	4413      	add	r3, r2
 80042dc:	3304      	adds	r3, #4
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	0a1b      	lsrs	r3, r3, #8
 80042e2:	b2da      	uxtb	r2, r3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	331b      	adds	r3, #27
 80042f0:	011b      	lsls	r3, r3, #4
 80042f2:	4413      	add	r3, r2
 80042f4:	3304      	adds	r3, #4
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	0c1b      	lsrs	r3, r3, #16
 80042fa:	b29a      	uxth	r2, r3
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	011b      	lsls	r3, r3, #4
 8004308:	4413      	add	r3, r2
 800430a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	b2da      	uxtb	r2, r3
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	011b      	lsls	r3, r3, #4
 800431e:	4413      	add	r3, r2
 8004320:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	0a1a      	lsrs	r2, r3, #8
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	3301      	adds	r3, #1
 800432c:	b2d2      	uxtb	r2, r2
 800432e:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	011b      	lsls	r3, r3, #4
 8004338:	4413      	add	r3, r2
 800433a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	0c1a      	lsrs	r2, r3, #16
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	3302      	adds	r3, #2
 8004346:	b2d2      	uxtb	r2, r2
 8004348:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681a      	ldr	r2, [r3, #0]
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	011b      	lsls	r3, r3, #4
 8004352:	4413      	add	r3, r2
 8004354:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	0e1a      	lsrs	r2, r3, #24
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	3303      	adds	r3, #3
 8004360:	b2d2      	uxtb	r2, r2
 8004362:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	011b      	lsls	r3, r3, #4
 800436c:	4413      	add	r3, r2
 800436e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	3304      	adds	r3, #4
 8004378:	b2d2      	uxtb	r2, r2
 800437a:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	011b      	lsls	r3, r3, #4
 8004384:	4413      	add	r3, r2
 8004386:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	0a1a      	lsrs	r2, r3, #8
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	3305      	adds	r3, #5
 8004392:	b2d2      	uxtb	r2, r2
 8004394:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681a      	ldr	r2, [r3, #0]
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	011b      	lsls	r3, r3, #4
 800439e:	4413      	add	r3, r2
 80043a0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	0c1a      	lsrs	r2, r3, #16
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	3306      	adds	r3, #6
 80043ac:	b2d2      	uxtb	r2, r2
 80043ae:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681a      	ldr	r2, [r3, #0]
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	011b      	lsls	r3, r3, #4
 80043b8:	4413      	add	r3, r2
 80043ba:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	0e1a      	lsrs	r2, r3, #24
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	3307      	adds	r3, #7
 80043c6:	b2d2      	uxtb	r2, r2
 80043c8:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d108      	bne.n	80043e2 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	68da      	ldr	r2, [r3, #12]
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f042 0220 	orr.w	r2, r2, #32
 80043de:	60da      	str	r2, [r3, #12]
 80043e0:	e007      	b.n	80043f2 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	691a      	ldr	r2, [r3, #16]
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f042 0220 	orr.w	r2, r2, #32
 80043f0:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80043f2:	2300      	movs	r3, #0
 80043f4:	e006      	b.n	8004404 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043fa:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004402:	2301      	movs	r3, #1
  }
}
 8004404:	4618      	mov	r0, r3
 8004406:	371c      	adds	r7, #28
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr

08004410 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004410:	b480      	push	{r7}
 8004412:	b085      	sub	sp, #20
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
 8004418:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004420:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004422:	7bfb      	ldrb	r3, [r7, #15]
 8004424:	2b01      	cmp	r3, #1
 8004426:	d002      	beq.n	800442e <HAL_CAN_ActivateNotification+0x1e>
 8004428:	7bfb      	ldrb	r3, [r7, #15]
 800442a:	2b02      	cmp	r3, #2
 800442c:	d109      	bne.n	8004442 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	6959      	ldr	r1, [r3, #20]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	683a      	ldr	r2, [r7, #0]
 800443a:	430a      	orrs	r2, r1
 800443c:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800443e:	2300      	movs	r3, #0
 8004440:	e006      	b.n	8004450 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004446:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
  }
}
 8004450:	4618      	mov	r0, r3
 8004452:	3714      	adds	r7, #20
 8004454:	46bd      	mov	sp, r7
 8004456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445a:	4770      	bx	lr

0800445c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b08a      	sub	sp, #40	; 0x28
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004464:	2300      	movs	r3, #0
 8004466:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	695b      	ldr	r3, [r3, #20]
 800446e:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	68db      	ldr	r3, [r3, #12]
 8004486:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	691b      	ldr	r3, [r3, #16]
 800448e:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	699b      	ldr	r3, [r3, #24]
 8004496:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004498:	6a3b      	ldr	r3, [r7, #32]
 800449a:	f003 0301 	and.w	r3, r3, #1
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d07c      	beq.n	800459c <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80044a2:	69bb      	ldr	r3, [r7, #24]
 80044a4:	f003 0301 	and.w	r3, r3, #1
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d023      	beq.n	80044f4 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	2201      	movs	r2, #1
 80044b2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80044b4:	69bb      	ldr	r3, [r7, #24]
 80044b6:	f003 0302 	and.w	r3, r3, #2
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d003      	beq.n	80044c6 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f000 f983 	bl	80047ca <HAL_CAN_TxMailbox0CompleteCallback>
 80044c4:	e016      	b.n	80044f4 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80044c6:	69bb      	ldr	r3, [r7, #24]
 80044c8:	f003 0304 	and.w	r3, r3, #4
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d004      	beq.n	80044da <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80044d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80044d6:	627b      	str	r3, [r7, #36]	; 0x24
 80044d8:	e00c      	b.n	80044f4 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80044da:	69bb      	ldr	r3, [r7, #24]
 80044dc:	f003 0308 	and.w	r3, r3, #8
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d004      	beq.n	80044ee <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80044e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044e6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80044ea:	627b      	str	r3, [r7, #36]	; 0x24
 80044ec:	e002      	b.n	80044f4 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80044ee:	6878      	ldr	r0, [r7, #4]
 80044f0:	f000 f989 	bl	8004806 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80044f4:	69bb      	ldr	r3, [r7, #24]
 80044f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d024      	beq.n	8004548 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004506:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004508:	69bb      	ldr	r3, [r7, #24]
 800450a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800450e:	2b00      	cmp	r3, #0
 8004510:	d003      	beq.n	800451a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f000 f963 	bl	80047de <HAL_CAN_TxMailbox1CompleteCallback>
 8004518:	e016      	b.n	8004548 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800451a:	69bb      	ldr	r3, [r7, #24]
 800451c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004520:	2b00      	cmp	r3, #0
 8004522:	d004      	beq.n	800452e <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004526:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800452a:	627b      	str	r3, [r7, #36]	; 0x24
 800452c:	e00c      	b.n	8004548 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800452e:	69bb      	ldr	r3, [r7, #24]
 8004530:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004534:	2b00      	cmp	r3, #0
 8004536:	d004      	beq.n	8004542 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800453a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800453e:	627b      	str	r3, [r7, #36]	; 0x24
 8004540:	e002      	b.n	8004548 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004542:	6878      	ldr	r0, [r7, #4]
 8004544:	f000 f969 	bl	800481a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004548:	69bb      	ldr	r3, [r7, #24]
 800454a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800454e:	2b00      	cmp	r3, #0
 8004550:	d024      	beq.n	800459c <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800455a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800455c:	69bb      	ldr	r3, [r7, #24]
 800455e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004562:	2b00      	cmp	r3, #0
 8004564:	d003      	beq.n	800456e <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	f000 f943 	bl	80047f2 <HAL_CAN_TxMailbox2CompleteCallback>
 800456c:	e016      	b.n	800459c <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800456e:	69bb      	ldr	r3, [r7, #24]
 8004570:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004574:	2b00      	cmp	r3, #0
 8004576:	d004      	beq.n	8004582 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8004578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800457a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800457e:	627b      	str	r3, [r7, #36]	; 0x24
 8004580:	e00c      	b.n	800459c <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8004582:	69bb      	ldr	r3, [r7, #24]
 8004584:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004588:	2b00      	cmp	r3, #0
 800458a:	d004      	beq.n	8004596 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800458c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800458e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004592:	627b      	str	r3, [r7, #36]	; 0x24
 8004594:	e002      	b.n	800459c <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f000 f949 	bl	800482e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800459c:	6a3b      	ldr	r3, [r7, #32]
 800459e:	f003 0308 	and.w	r3, r3, #8
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d00c      	beq.n	80045c0 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	f003 0310 	and.w	r3, r3, #16
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d007      	beq.n	80045c0 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80045b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80045b6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	2210      	movs	r2, #16
 80045be:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80045c0:	6a3b      	ldr	r3, [r7, #32]
 80045c2:	f003 0304 	and.w	r3, r3, #4
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d00b      	beq.n	80045e2 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	f003 0308 	and.w	r3, r3, #8
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d006      	beq.n	80045e2 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	2208      	movs	r2, #8
 80045da:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80045dc:	6878      	ldr	r0, [r7, #4]
 80045de:	f000 f930 	bl	8004842 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80045e2:	6a3b      	ldr	r3, [r7, #32]
 80045e4:	f003 0302 	and.w	r3, r3, #2
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d009      	beq.n	8004600 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	68db      	ldr	r3, [r3, #12]
 80045f2:	f003 0303 	and.w	r3, r3, #3
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d002      	beq.n	8004600 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80045fa:	6878      	ldr	r0, [r7, #4]
 80045fc:	f7fc fffa 	bl	80015f4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004600:	6a3b      	ldr	r3, [r7, #32]
 8004602:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004606:	2b00      	cmp	r3, #0
 8004608:	d00c      	beq.n	8004624 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	f003 0310 	and.w	r3, r3, #16
 8004610:	2b00      	cmp	r3, #0
 8004612:	d007      	beq.n	8004624 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004616:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800461a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	2210      	movs	r2, #16
 8004622:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004624:	6a3b      	ldr	r3, [r7, #32]
 8004626:	f003 0320 	and.w	r3, r3, #32
 800462a:	2b00      	cmp	r3, #0
 800462c:	d00b      	beq.n	8004646 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800462e:	693b      	ldr	r3, [r7, #16]
 8004630:	f003 0308 	and.w	r3, r3, #8
 8004634:	2b00      	cmp	r3, #0
 8004636:	d006      	beq.n	8004646 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	2208      	movs	r2, #8
 800463e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004640:	6878      	ldr	r0, [r7, #4]
 8004642:	f000 f912 	bl	800486a <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004646:	6a3b      	ldr	r3, [r7, #32]
 8004648:	f003 0310 	and.w	r3, r3, #16
 800464c:	2b00      	cmp	r3, #0
 800464e:	d009      	beq.n	8004664 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	691b      	ldr	r3, [r3, #16]
 8004656:	f003 0303 	and.w	r3, r3, #3
 800465a:	2b00      	cmp	r3, #0
 800465c:	d002      	beq.n	8004664 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f000 f8f9 	bl	8004856 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004664:	6a3b      	ldr	r3, [r7, #32]
 8004666:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800466a:	2b00      	cmp	r3, #0
 800466c:	d00b      	beq.n	8004686 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	f003 0310 	and.w	r3, r3, #16
 8004674:	2b00      	cmp	r3, #0
 8004676:	d006      	beq.n	8004686 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	2210      	movs	r2, #16
 800467e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8004680:	6878      	ldr	r0, [r7, #4]
 8004682:	f000 f8fc 	bl	800487e <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004686:	6a3b      	ldr	r3, [r7, #32]
 8004688:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800468c:	2b00      	cmp	r3, #0
 800468e:	d00b      	beq.n	80046a8 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004690:	69fb      	ldr	r3, [r7, #28]
 8004692:	f003 0308 	and.w	r3, r3, #8
 8004696:	2b00      	cmp	r3, #0
 8004698:	d006      	beq.n	80046a8 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	2208      	movs	r2, #8
 80046a0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80046a2:	6878      	ldr	r0, [r7, #4]
 80046a4:	f000 f8f5 	bl	8004892 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80046a8:	6a3b      	ldr	r3, [r7, #32]
 80046aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d07b      	beq.n	80047aa <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80046b2:	69fb      	ldr	r3, [r7, #28]
 80046b4:	f003 0304 	and.w	r3, r3, #4
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d072      	beq.n	80047a2 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80046bc:	6a3b      	ldr	r3, [r7, #32]
 80046be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d008      	beq.n	80046d8 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d003      	beq.n	80046d8 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80046d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046d2:	f043 0301 	orr.w	r3, r3, #1
 80046d6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80046d8:	6a3b      	ldr	r3, [r7, #32]
 80046da:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d008      	beq.n	80046f4 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d003      	beq.n	80046f4 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80046ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ee:	f043 0302 	orr.w	r3, r3, #2
 80046f2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80046f4:	6a3b      	ldr	r3, [r7, #32]
 80046f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d008      	beq.n	8004710 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004704:	2b00      	cmp	r3, #0
 8004706:	d003      	beq.n	8004710 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800470a:	f043 0304 	orr.w	r3, r3, #4
 800470e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004710:	6a3b      	ldr	r3, [r7, #32]
 8004712:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004716:	2b00      	cmp	r3, #0
 8004718:	d043      	beq.n	80047a2 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004720:	2b00      	cmp	r3, #0
 8004722:	d03e      	beq.n	80047a2 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800472a:	2b60      	cmp	r3, #96	; 0x60
 800472c:	d02b      	beq.n	8004786 <HAL_CAN_IRQHandler+0x32a>
 800472e:	2b60      	cmp	r3, #96	; 0x60
 8004730:	d82e      	bhi.n	8004790 <HAL_CAN_IRQHandler+0x334>
 8004732:	2b50      	cmp	r3, #80	; 0x50
 8004734:	d022      	beq.n	800477c <HAL_CAN_IRQHandler+0x320>
 8004736:	2b50      	cmp	r3, #80	; 0x50
 8004738:	d82a      	bhi.n	8004790 <HAL_CAN_IRQHandler+0x334>
 800473a:	2b40      	cmp	r3, #64	; 0x40
 800473c:	d019      	beq.n	8004772 <HAL_CAN_IRQHandler+0x316>
 800473e:	2b40      	cmp	r3, #64	; 0x40
 8004740:	d826      	bhi.n	8004790 <HAL_CAN_IRQHandler+0x334>
 8004742:	2b30      	cmp	r3, #48	; 0x30
 8004744:	d010      	beq.n	8004768 <HAL_CAN_IRQHandler+0x30c>
 8004746:	2b30      	cmp	r3, #48	; 0x30
 8004748:	d822      	bhi.n	8004790 <HAL_CAN_IRQHandler+0x334>
 800474a:	2b10      	cmp	r3, #16
 800474c:	d002      	beq.n	8004754 <HAL_CAN_IRQHandler+0x2f8>
 800474e:	2b20      	cmp	r3, #32
 8004750:	d005      	beq.n	800475e <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004752:	e01d      	b.n	8004790 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004756:	f043 0308 	orr.w	r3, r3, #8
 800475a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800475c:	e019      	b.n	8004792 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800475e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004760:	f043 0310 	orr.w	r3, r3, #16
 8004764:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004766:	e014      	b.n	8004792 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800476a:	f043 0320 	orr.w	r3, r3, #32
 800476e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004770:	e00f      	b.n	8004792 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8004772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004774:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004778:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800477a:	e00a      	b.n	8004792 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800477c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800477e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004782:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004784:	e005      	b.n	8004792 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004788:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800478c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800478e:	e000      	b.n	8004792 <HAL_CAN_IRQHandler+0x336>
            break;
 8004790:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	699a      	ldr	r2, [r3, #24]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80047a0:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	2204      	movs	r2, #4
 80047a8:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80047aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d008      	beq.n	80047c2 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80047b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b6:	431a      	orrs	r2, r3
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80047bc:	6878      	ldr	r0, [r7, #4]
 80047be:	f000 f872 	bl	80048a6 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80047c2:	bf00      	nop
 80047c4:	3728      	adds	r7, #40	; 0x28
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd80      	pop	{r7, pc}

080047ca <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80047ca:	b480      	push	{r7}
 80047cc:	b083      	sub	sp, #12
 80047ce:	af00      	add	r7, sp, #0
 80047d0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80047d2:	bf00      	nop
 80047d4:	370c      	adds	r7, #12
 80047d6:	46bd      	mov	sp, r7
 80047d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047dc:	4770      	bx	lr

080047de <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80047de:	b480      	push	{r7}
 80047e0:	b083      	sub	sp, #12
 80047e2:	af00      	add	r7, sp, #0
 80047e4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80047e6:	bf00      	nop
 80047e8:	370c      	adds	r7, #12
 80047ea:	46bd      	mov	sp, r7
 80047ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f0:	4770      	bx	lr

080047f2 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80047f2:	b480      	push	{r7}
 80047f4:	b083      	sub	sp, #12
 80047f6:	af00      	add	r7, sp, #0
 80047f8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80047fa:	bf00      	nop
 80047fc:	370c      	adds	r7, #12
 80047fe:	46bd      	mov	sp, r7
 8004800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004804:	4770      	bx	lr

08004806 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004806:	b480      	push	{r7}
 8004808:	b083      	sub	sp, #12
 800480a:	af00      	add	r7, sp, #0
 800480c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800480e:	bf00      	nop
 8004810:	370c      	adds	r7, #12
 8004812:	46bd      	mov	sp, r7
 8004814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004818:	4770      	bx	lr

0800481a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800481a:	b480      	push	{r7}
 800481c:	b083      	sub	sp, #12
 800481e:	af00      	add	r7, sp, #0
 8004820:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004822:	bf00      	nop
 8004824:	370c      	adds	r7, #12
 8004826:	46bd      	mov	sp, r7
 8004828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482c:	4770      	bx	lr

0800482e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800482e:	b480      	push	{r7}
 8004830:	b083      	sub	sp, #12
 8004832:	af00      	add	r7, sp, #0
 8004834:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004836:	bf00      	nop
 8004838:	370c      	adds	r7, #12
 800483a:	46bd      	mov	sp, r7
 800483c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004840:	4770      	bx	lr

08004842 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004842:	b480      	push	{r7}
 8004844:	b083      	sub	sp, #12
 8004846:	af00      	add	r7, sp, #0
 8004848:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800484a:	bf00      	nop
 800484c:	370c      	adds	r7, #12
 800484e:	46bd      	mov	sp, r7
 8004850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004854:	4770      	bx	lr

08004856 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004856:	b480      	push	{r7}
 8004858:	b083      	sub	sp, #12
 800485a:	af00      	add	r7, sp, #0
 800485c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800485e:	bf00      	nop
 8004860:	370c      	adds	r7, #12
 8004862:	46bd      	mov	sp, r7
 8004864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004868:	4770      	bx	lr

0800486a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800486a:	b480      	push	{r7}
 800486c:	b083      	sub	sp, #12
 800486e:	af00      	add	r7, sp, #0
 8004870:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004872:	bf00      	nop
 8004874:	370c      	adds	r7, #12
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr

0800487e <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800487e:	b480      	push	{r7}
 8004880:	b083      	sub	sp, #12
 8004882:	af00      	add	r7, sp, #0
 8004884:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8004886:	bf00      	nop
 8004888:	370c      	adds	r7, #12
 800488a:	46bd      	mov	sp, r7
 800488c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004890:	4770      	bx	lr

08004892 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004892:	b480      	push	{r7}
 8004894:	b083      	sub	sp, #12
 8004896:	af00      	add	r7, sp, #0
 8004898:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800489a:	bf00      	nop
 800489c:	370c      	adds	r7, #12
 800489e:	46bd      	mov	sp, r7
 80048a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a4:	4770      	bx	lr

080048a6 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80048a6:	b480      	push	{r7}
 80048a8:	b083      	sub	sp, #12
 80048aa:	af00      	add	r7, sp, #0
 80048ac:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80048ae:	bf00      	nop
 80048b0:	370c      	adds	r7, #12
 80048b2:	46bd      	mov	sp, r7
 80048b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b8:	4770      	bx	lr
	...

080048bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80048bc:	b480      	push	{r7}
 80048be:	b085      	sub	sp, #20
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	f003 0307 	and.w	r3, r3, #7
 80048ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80048cc:	4b0c      	ldr	r3, [pc, #48]	; (8004900 <__NVIC_SetPriorityGrouping+0x44>)
 80048ce:	68db      	ldr	r3, [r3, #12]
 80048d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80048d2:	68ba      	ldr	r2, [r7, #8]
 80048d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80048d8:	4013      	ands	r3, r2
 80048da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80048e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80048e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80048ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80048ee:	4a04      	ldr	r2, [pc, #16]	; (8004900 <__NVIC_SetPriorityGrouping+0x44>)
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	60d3      	str	r3, [r2, #12]
}
 80048f4:	bf00      	nop
 80048f6:	3714      	adds	r7, #20
 80048f8:	46bd      	mov	sp, r7
 80048fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fe:	4770      	bx	lr
 8004900:	e000ed00 	.word	0xe000ed00

08004904 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004904:	b480      	push	{r7}
 8004906:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004908:	4b04      	ldr	r3, [pc, #16]	; (800491c <__NVIC_GetPriorityGrouping+0x18>)
 800490a:	68db      	ldr	r3, [r3, #12]
 800490c:	0a1b      	lsrs	r3, r3, #8
 800490e:	f003 0307 	and.w	r3, r3, #7
}
 8004912:	4618      	mov	r0, r3
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr
 800491c:	e000ed00 	.word	0xe000ed00

08004920 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004920:	b480      	push	{r7}
 8004922:	b083      	sub	sp, #12
 8004924:	af00      	add	r7, sp, #0
 8004926:	4603      	mov	r3, r0
 8004928:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800492a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800492e:	2b00      	cmp	r3, #0
 8004930:	db0b      	blt.n	800494a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004932:	79fb      	ldrb	r3, [r7, #7]
 8004934:	f003 021f 	and.w	r2, r3, #31
 8004938:	4907      	ldr	r1, [pc, #28]	; (8004958 <__NVIC_EnableIRQ+0x38>)
 800493a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800493e:	095b      	lsrs	r3, r3, #5
 8004940:	2001      	movs	r0, #1
 8004942:	fa00 f202 	lsl.w	r2, r0, r2
 8004946:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800494a:	bf00      	nop
 800494c:	370c      	adds	r7, #12
 800494e:	46bd      	mov	sp, r7
 8004950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004954:	4770      	bx	lr
 8004956:	bf00      	nop
 8004958:	e000e100 	.word	0xe000e100

0800495c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800495c:	b480      	push	{r7}
 800495e:	b083      	sub	sp, #12
 8004960:	af00      	add	r7, sp, #0
 8004962:	4603      	mov	r3, r0
 8004964:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800496a:	2b00      	cmp	r3, #0
 800496c:	db12      	blt.n	8004994 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800496e:	79fb      	ldrb	r3, [r7, #7]
 8004970:	f003 021f 	and.w	r2, r3, #31
 8004974:	490a      	ldr	r1, [pc, #40]	; (80049a0 <__NVIC_DisableIRQ+0x44>)
 8004976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800497a:	095b      	lsrs	r3, r3, #5
 800497c:	2001      	movs	r0, #1
 800497e:	fa00 f202 	lsl.w	r2, r0, r2
 8004982:	3320      	adds	r3, #32
 8004984:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004988:	f3bf 8f4f 	dsb	sy
}
 800498c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800498e:	f3bf 8f6f 	isb	sy
}
 8004992:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004994:	bf00      	nop
 8004996:	370c      	adds	r7, #12
 8004998:	46bd      	mov	sp, r7
 800499a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499e:	4770      	bx	lr
 80049a0:	e000e100 	.word	0xe000e100

080049a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b083      	sub	sp, #12
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	4603      	mov	r3, r0
 80049ac:	6039      	str	r1, [r7, #0]
 80049ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	db0a      	blt.n	80049ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	b2da      	uxtb	r2, r3
 80049bc:	490c      	ldr	r1, [pc, #48]	; (80049f0 <__NVIC_SetPriority+0x4c>)
 80049be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049c2:	0112      	lsls	r2, r2, #4
 80049c4:	b2d2      	uxtb	r2, r2
 80049c6:	440b      	add	r3, r1
 80049c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80049cc:	e00a      	b.n	80049e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	b2da      	uxtb	r2, r3
 80049d2:	4908      	ldr	r1, [pc, #32]	; (80049f4 <__NVIC_SetPriority+0x50>)
 80049d4:	79fb      	ldrb	r3, [r7, #7]
 80049d6:	f003 030f 	and.w	r3, r3, #15
 80049da:	3b04      	subs	r3, #4
 80049dc:	0112      	lsls	r2, r2, #4
 80049de:	b2d2      	uxtb	r2, r2
 80049e0:	440b      	add	r3, r1
 80049e2:	761a      	strb	r2, [r3, #24]
}
 80049e4:	bf00      	nop
 80049e6:	370c      	adds	r7, #12
 80049e8:	46bd      	mov	sp, r7
 80049ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ee:	4770      	bx	lr
 80049f0:	e000e100 	.word	0xe000e100
 80049f4:	e000ed00 	.word	0xe000ed00

080049f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b089      	sub	sp, #36	; 0x24
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	60f8      	str	r0, [r7, #12]
 8004a00:	60b9      	str	r1, [r7, #8]
 8004a02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f003 0307 	and.w	r3, r3, #7
 8004a0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a0c:	69fb      	ldr	r3, [r7, #28]
 8004a0e:	f1c3 0307 	rsb	r3, r3, #7
 8004a12:	2b04      	cmp	r3, #4
 8004a14:	bf28      	it	cs
 8004a16:	2304      	movcs	r3, #4
 8004a18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a1a:	69fb      	ldr	r3, [r7, #28]
 8004a1c:	3304      	adds	r3, #4
 8004a1e:	2b06      	cmp	r3, #6
 8004a20:	d902      	bls.n	8004a28 <NVIC_EncodePriority+0x30>
 8004a22:	69fb      	ldr	r3, [r7, #28]
 8004a24:	3b03      	subs	r3, #3
 8004a26:	e000      	b.n	8004a2a <NVIC_EncodePriority+0x32>
 8004a28:	2300      	movs	r3, #0
 8004a2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a2c:	f04f 32ff 	mov.w	r2, #4294967295
 8004a30:	69bb      	ldr	r3, [r7, #24]
 8004a32:	fa02 f303 	lsl.w	r3, r2, r3
 8004a36:	43da      	mvns	r2, r3
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	401a      	ands	r2, r3
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004a40:	f04f 31ff 	mov.w	r1, #4294967295
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	fa01 f303 	lsl.w	r3, r1, r3
 8004a4a:	43d9      	mvns	r1, r3
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a50:	4313      	orrs	r3, r2
         );
}
 8004a52:	4618      	mov	r0, r3
 8004a54:	3724      	adds	r7, #36	; 0x24
 8004a56:	46bd      	mov	sp, r7
 8004a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5c:	4770      	bx	lr

08004a5e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a5e:	b580      	push	{r7, lr}
 8004a60:	b082      	sub	sp, #8
 8004a62:	af00      	add	r7, sp, #0
 8004a64:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f7ff ff28 	bl	80048bc <__NVIC_SetPriorityGrouping>
}
 8004a6c:	bf00      	nop
 8004a6e:	3708      	adds	r7, #8
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bd80      	pop	{r7, pc}

08004a74 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b086      	sub	sp, #24
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	60b9      	str	r1, [r7, #8]
 8004a7e:	607a      	str	r2, [r7, #4]
 8004a80:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004a82:	2300      	movs	r3, #0
 8004a84:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004a86:	f7ff ff3d 	bl	8004904 <__NVIC_GetPriorityGrouping>
 8004a8a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004a8c:	687a      	ldr	r2, [r7, #4]
 8004a8e:	68b9      	ldr	r1, [r7, #8]
 8004a90:	6978      	ldr	r0, [r7, #20]
 8004a92:	f7ff ffb1 	bl	80049f8 <NVIC_EncodePriority>
 8004a96:	4602      	mov	r2, r0
 8004a98:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a9c:	4611      	mov	r1, r2
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f7ff ff80 	bl	80049a4 <__NVIC_SetPriority>
}
 8004aa4:	bf00      	nop
 8004aa6:	3718      	adds	r7, #24
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bd80      	pop	{r7, pc}

08004aac <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b082      	sub	sp, #8
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004ab6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004aba:	4618      	mov	r0, r3
 8004abc:	f7ff ff30 	bl	8004920 <__NVIC_EnableIRQ>
}
 8004ac0:	bf00      	nop
 8004ac2:	3708      	adds	r7, #8
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}

08004ac8 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b082      	sub	sp, #8
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	4603      	mov	r3, r0
 8004ad0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	f7ff ff40 	bl	800495c <__NVIC_DisableIRQ>
}
 8004adc:	bf00      	nop
 8004ade:	3708      	adds	r7, #8
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}

08004ae4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b086      	sub	sp, #24
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004aec:	2300      	movs	r3, #0
 8004aee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004af0:	f7ff f81c 	bl	8003b2c <HAL_GetTick>
 8004af4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d101      	bne.n	8004b00 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	e099      	b.n	8004c34 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2202      	movs	r2, #2
 8004b04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f022 0201 	bic.w	r2, r2, #1
 8004b1e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004b20:	e00f      	b.n	8004b42 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004b22:	f7ff f803 	bl	8003b2c <HAL_GetTick>
 8004b26:	4602      	mov	r2, r0
 8004b28:	693b      	ldr	r3, [r7, #16]
 8004b2a:	1ad3      	subs	r3, r2, r3
 8004b2c:	2b05      	cmp	r3, #5
 8004b2e:	d908      	bls.n	8004b42 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2220      	movs	r2, #32
 8004b34:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2203      	movs	r2, #3
 8004b3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004b3e:	2303      	movs	r3, #3
 8004b40:	e078      	b.n	8004c34 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f003 0301 	and.w	r3, r3, #1
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d1e8      	bne.n	8004b22 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004b58:	697a      	ldr	r2, [r7, #20]
 8004b5a:	4b38      	ldr	r3, [pc, #224]	; (8004c3c <HAL_DMA_Init+0x158>)
 8004b5c:	4013      	ands	r3, r2
 8004b5e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	685a      	ldr	r2, [r3, #4]
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	689b      	ldr	r3, [r3, #8]
 8004b68:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004b6e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	691b      	ldr	r3, [r3, #16]
 8004b74:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	699b      	ldr	r3, [r3, #24]
 8004b80:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b86:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6a1b      	ldr	r3, [r3, #32]
 8004b8c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004b8e:	697a      	ldr	r2, [r7, #20]
 8004b90:	4313      	orrs	r3, r2
 8004b92:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b98:	2b04      	cmp	r3, #4
 8004b9a:	d107      	bne.n	8004bac <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	697a      	ldr	r2, [r7, #20]
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	697a      	ldr	r2, [r7, #20]
 8004bb2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	695b      	ldr	r3, [r3, #20]
 8004bba:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	f023 0307 	bic.w	r3, r3, #7
 8004bc2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bc8:	697a      	ldr	r2, [r7, #20]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd2:	2b04      	cmp	r3, #4
 8004bd4:	d117      	bne.n	8004c06 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bda:	697a      	ldr	r2, [r7, #20]
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d00e      	beq.n	8004c06 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004be8:	6878      	ldr	r0, [r7, #4]
 8004bea:	f000 fb01 	bl	80051f0 <DMA_CheckFifoParam>
 8004bee:	4603      	mov	r3, r0
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d008      	beq.n	8004c06 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2240      	movs	r2, #64	; 0x40
 8004bf8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004c02:	2301      	movs	r3, #1
 8004c04:	e016      	b.n	8004c34 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	697a      	ldr	r2, [r7, #20]
 8004c0c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004c0e:	6878      	ldr	r0, [r7, #4]
 8004c10:	f000 fab8 	bl	8005184 <DMA_CalcBaseAndBitshift>
 8004c14:	4603      	mov	r3, r0
 8004c16:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c1c:	223f      	movs	r2, #63	; 0x3f
 8004c1e:	409a      	lsls	r2, r3
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2200      	movs	r2, #0
 8004c28:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2201      	movs	r2, #1
 8004c2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004c32:	2300      	movs	r3, #0
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	3718      	adds	r7, #24
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}
 8004c3c:	f010803f 	.word	0xf010803f

08004c40 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b086      	sub	sp, #24
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	60f8      	str	r0, [r7, #12]
 8004c48:	60b9      	str	r1, [r7, #8]
 8004c4a:	607a      	str	r2, [r7, #4]
 8004c4c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c56:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004c5e:	2b01      	cmp	r3, #1
 8004c60:	d101      	bne.n	8004c66 <HAL_DMA_Start_IT+0x26>
 8004c62:	2302      	movs	r3, #2
 8004c64:	e040      	b.n	8004ce8 <HAL_DMA_Start_IT+0xa8>
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2201      	movs	r2, #1
 8004c6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004c74:	b2db      	uxtb	r3, r3
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d12f      	bne.n	8004cda <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	2202      	movs	r2, #2
 8004c7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2200      	movs	r2, #0
 8004c86:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	687a      	ldr	r2, [r7, #4]
 8004c8c:	68b9      	ldr	r1, [r7, #8]
 8004c8e:	68f8      	ldr	r0, [r7, #12]
 8004c90:	f000 fa4a 	bl	8005128 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c98:	223f      	movs	r2, #63	; 0x3f
 8004c9a:	409a      	lsls	r2, r3
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f042 0216 	orr.w	r2, r2, #22
 8004cae:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d007      	beq.n	8004cc8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f042 0208 	orr.w	r2, r2, #8
 8004cc6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	681a      	ldr	r2, [r3, #0]
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f042 0201 	orr.w	r2, r2, #1
 8004cd6:	601a      	str	r2, [r3, #0]
 8004cd8:	e005      	b.n	8004ce6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004ce2:	2302      	movs	r3, #2
 8004ce4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004ce6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ce8:	4618      	mov	r0, r3
 8004cea:	3718      	adds	r7, #24
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd80      	pop	{r7, pc}

08004cf0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b084      	sub	sp, #16
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cfc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004cfe:	f7fe ff15 	bl	8003b2c <HAL_GetTick>
 8004d02:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004d0a:	b2db      	uxtb	r3, r3
 8004d0c:	2b02      	cmp	r3, #2
 8004d0e:	d008      	beq.n	8004d22 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2280      	movs	r2, #128	; 0x80
 8004d14:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e052      	b.n	8004dc8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f022 0216 	bic.w	r2, r2, #22
 8004d30:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	695a      	ldr	r2, [r3, #20]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d40:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d103      	bne.n	8004d52 <HAL_DMA_Abort+0x62>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d007      	beq.n	8004d62 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	681a      	ldr	r2, [r3, #0]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f022 0208 	bic.w	r2, r2, #8
 8004d60:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	681a      	ldr	r2, [r3, #0]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f022 0201 	bic.w	r2, r2, #1
 8004d70:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004d72:	e013      	b.n	8004d9c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004d74:	f7fe feda 	bl	8003b2c <HAL_GetTick>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	1ad3      	subs	r3, r2, r3
 8004d7e:	2b05      	cmp	r3, #5
 8004d80:	d90c      	bls.n	8004d9c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2220      	movs	r2, #32
 8004d86:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2203      	movs	r2, #3
 8004d8c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2200      	movs	r2, #0
 8004d94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004d98:	2303      	movs	r3, #3
 8004d9a:	e015      	b.n	8004dc8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f003 0301 	and.w	r3, r3, #1
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d1e4      	bne.n	8004d74 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dae:	223f      	movs	r2, #63	; 0x3f
 8004db0:	409a      	lsls	r2, r3
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2201      	movs	r2, #1
 8004dba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004dc6:	2300      	movs	r3, #0
}
 8004dc8:	4618      	mov	r0, r3
 8004dca:	3710      	adds	r7, #16
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	bd80      	pop	{r7, pc}

08004dd0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b083      	sub	sp, #12
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004dde:	b2db      	uxtb	r3, r3
 8004de0:	2b02      	cmp	r3, #2
 8004de2:	d004      	beq.n	8004dee <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2280      	movs	r2, #128	; 0x80
 8004de8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
 8004dec:	e00c      	b.n	8004e08 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2205      	movs	r2, #5
 8004df2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f022 0201 	bic.w	r2, r2, #1
 8004e04:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004e06:	2300      	movs	r3, #0
}
 8004e08:	4618      	mov	r0, r3
 8004e0a:	370c      	adds	r7, #12
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e12:	4770      	bx	lr

08004e14 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b086      	sub	sp, #24
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004e20:	4b8e      	ldr	r3, [pc, #568]	; (800505c <HAL_DMA_IRQHandler+0x248>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a8e      	ldr	r2, [pc, #568]	; (8005060 <HAL_DMA_IRQHandler+0x24c>)
 8004e26:	fba2 2303 	umull	r2, r3, r2, r3
 8004e2a:	0a9b      	lsrs	r3, r3, #10
 8004e2c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e32:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e3e:	2208      	movs	r2, #8
 8004e40:	409a      	lsls	r2, r3
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	4013      	ands	r3, r2
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d01a      	beq.n	8004e80 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f003 0304 	and.w	r3, r3, #4
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d013      	beq.n	8004e80 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f022 0204 	bic.w	r2, r2, #4
 8004e66:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e6c:	2208      	movs	r2, #8
 8004e6e:	409a      	lsls	r2, r3
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e78:	f043 0201 	orr.w	r2, r3, #1
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e84:	2201      	movs	r2, #1
 8004e86:	409a      	lsls	r2, r3
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	4013      	ands	r3, r2
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d012      	beq.n	8004eb6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	695b      	ldr	r3, [r3, #20]
 8004e96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d00b      	beq.n	8004eb6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	409a      	lsls	r2, r3
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004eae:	f043 0202 	orr.w	r2, r3, #2
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004eba:	2204      	movs	r2, #4
 8004ebc:	409a      	lsls	r2, r3
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	4013      	ands	r3, r2
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d012      	beq.n	8004eec <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f003 0302 	and.w	r3, r3, #2
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d00b      	beq.n	8004eec <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ed8:	2204      	movs	r2, #4
 8004eda:	409a      	lsls	r2, r3
 8004edc:	693b      	ldr	r3, [r7, #16]
 8004ede:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ee4:	f043 0204 	orr.w	r2, r3, #4
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ef0:	2210      	movs	r2, #16
 8004ef2:	409a      	lsls	r2, r3
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	4013      	ands	r3, r2
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d043      	beq.n	8004f84 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f003 0308 	and.w	r3, r3, #8
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d03c      	beq.n	8004f84 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f0e:	2210      	movs	r2, #16
 8004f10:	409a      	lsls	r2, r3
 8004f12:	693b      	ldr	r3, [r7, #16]
 8004f14:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d018      	beq.n	8004f56 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d108      	bne.n	8004f44 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d024      	beq.n	8004f84 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f3e:	6878      	ldr	r0, [r7, #4]
 8004f40:	4798      	blx	r3
 8004f42:	e01f      	b.n	8004f84 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d01b      	beq.n	8004f84 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f50:	6878      	ldr	r0, [r7, #4]
 8004f52:	4798      	blx	r3
 8004f54:	e016      	b.n	8004f84 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d107      	bne.n	8004f74 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f022 0208 	bic.w	r2, r2, #8
 8004f72:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d003      	beq.n	8004f84 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f80:	6878      	ldr	r0, [r7, #4]
 8004f82:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f88:	2220      	movs	r2, #32
 8004f8a:	409a      	lsls	r2, r3
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	4013      	ands	r3, r2
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	f000 808f 	beq.w	80050b4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f003 0310 	and.w	r3, r3, #16
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	f000 8087 	beq.w	80050b4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004faa:	2220      	movs	r2, #32
 8004fac:	409a      	lsls	r2, r3
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004fb8:	b2db      	uxtb	r3, r3
 8004fba:	2b05      	cmp	r3, #5
 8004fbc:	d136      	bne.n	800502c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	681a      	ldr	r2, [r3, #0]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f022 0216 	bic.w	r2, r2, #22
 8004fcc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	695a      	ldr	r2, [r3, #20]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004fdc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d103      	bne.n	8004fee <HAL_DMA_IRQHandler+0x1da>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d007      	beq.n	8004ffe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	681a      	ldr	r2, [r3, #0]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f022 0208 	bic.w	r2, r2, #8
 8004ffc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005002:	223f      	movs	r2, #63	; 0x3f
 8005004:	409a      	lsls	r2, r3
 8005006:	693b      	ldr	r3, [r7, #16]
 8005008:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2201      	movs	r2, #1
 800500e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2200      	movs	r2, #0
 8005016:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800501e:	2b00      	cmp	r3, #0
 8005020:	d07e      	beq.n	8005120 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005026:	6878      	ldr	r0, [r7, #4]
 8005028:	4798      	blx	r3
        }
        return;
 800502a:	e079      	b.n	8005120 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005036:	2b00      	cmp	r3, #0
 8005038:	d01d      	beq.n	8005076 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005044:	2b00      	cmp	r3, #0
 8005046:	d10d      	bne.n	8005064 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800504c:	2b00      	cmp	r3, #0
 800504e:	d031      	beq.n	80050b4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005054:	6878      	ldr	r0, [r7, #4]
 8005056:	4798      	blx	r3
 8005058:	e02c      	b.n	80050b4 <HAL_DMA_IRQHandler+0x2a0>
 800505a:	bf00      	nop
 800505c:	20000044 	.word	0x20000044
 8005060:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005068:	2b00      	cmp	r3, #0
 800506a:	d023      	beq.n	80050b4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005070:	6878      	ldr	r0, [r7, #4]
 8005072:	4798      	blx	r3
 8005074:	e01e      	b.n	80050b4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005080:	2b00      	cmp	r3, #0
 8005082:	d10f      	bne.n	80050a4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	681a      	ldr	r2, [r3, #0]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f022 0210 	bic.w	r2, r2, #16
 8005092:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2201      	movs	r2, #1
 8005098:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2200      	movs	r2, #0
 80050a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d003      	beq.n	80050b4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050b0:	6878      	ldr	r0, [r7, #4]
 80050b2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d032      	beq.n	8005122 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050c0:	f003 0301 	and.w	r3, r3, #1
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d022      	beq.n	800510e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2205      	movs	r2, #5
 80050cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	681a      	ldr	r2, [r3, #0]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f022 0201 	bic.w	r2, r2, #1
 80050de:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80050e0:	68bb      	ldr	r3, [r7, #8]
 80050e2:	3301      	adds	r3, #1
 80050e4:	60bb      	str	r3, [r7, #8]
 80050e6:	697a      	ldr	r2, [r7, #20]
 80050e8:	429a      	cmp	r2, r3
 80050ea:	d307      	bcc.n	80050fc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f003 0301 	and.w	r3, r3, #1
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d1f2      	bne.n	80050e0 <HAL_DMA_IRQHandler+0x2cc>
 80050fa:	e000      	b.n	80050fe <HAL_DMA_IRQHandler+0x2ea>
          break;
 80050fc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2201      	movs	r2, #1
 8005102:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2200      	movs	r2, #0
 800510a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005112:	2b00      	cmp	r3, #0
 8005114:	d005      	beq.n	8005122 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	4798      	blx	r3
 800511e:	e000      	b.n	8005122 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005120:	bf00      	nop
    }
  }
}
 8005122:	3718      	adds	r7, #24
 8005124:	46bd      	mov	sp, r7
 8005126:	bd80      	pop	{r7, pc}

08005128 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005128:	b480      	push	{r7}
 800512a:	b085      	sub	sp, #20
 800512c:	af00      	add	r7, sp, #0
 800512e:	60f8      	str	r0, [r7, #12]
 8005130:	60b9      	str	r1, [r7, #8]
 8005132:	607a      	str	r2, [r7, #4]
 8005134:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005144:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	683a      	ldr	r2, [r7, #0]
 800514c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	689b      	ldr	r3, [r3, #8]
 8005152:	2b40      	cmp	r3, #64	; 0x40
 8005154:	d108      	bne.n	8005168 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	687a      	ldr	r2, [r7, #4]
 800515c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	68ba      	ldr	r2, [r7, #8]
 8005164:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005166:	e007      	b.n	8005178 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	68ba      	ldr	r2, [r7, #8]
 800516e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	687a      	ldr	r2, [r7, #4]
 8005176:	60da      	str	r2, [r3, #12]
}
 8005178:	bf00      	nop
 800517a:	3714      	adds	r7, #20
 800517c:	46bd      	mov	sp, r7
 800517e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005182:	4770      	bx	lr

08005184 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005184:	b480      	push	{r7}
 8005186:	b085      	sub	sp, #20
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	b2db      	uxtb	r3, r3
 8005192:	3b10      	subs	r3, #16
 8005194:	4a14      	ldr	r2, [pc, #80]	; (80051e8 <DMA_CalcBaseAndBitshift+0x64>)
 8005196:	fba2 2303 	umull	r2, r3, r2, r3
 800519a:	091b      	lsrs	r3, r3, #4
 800519c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800519e:	4a13      	ldr	r2, [pc, #76]	; (80051ec <DMA_CalcBaseAndBitshift+0x68>)
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	4413      	add	r3, r2
 80051a4:	781b      	ldrb	r3, [r3, #0]
 80051a6:	461a      	mov	r2, r3
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2b03      	cmp	r3, #3
 80051b0:	d909      	bls.n	80051c6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80051ba:	f023 0303 	bic.w	r3, r3, #3
 80051be:	1d1a      	adds	r2, r3, #4
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	659a      	str	r2, [r3, #88]	; 0x58
 80051c4:	e007      	b.n	80051d6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80051ce:	f023 0303 	bic.w	r3, r3, #3
 80051d2:	687a      	ldr	r2, [r7, #4]
 80051d4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80051da:	4618      	mov	r0, r3
 80051dc:	3714      	adds	r7, #20
 80051de:	46bd      	mov	sp, r7
 80051e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e4:	4770      	bx	lr
 80051e6:	bf00      	nop
 80051e8:	aaaaaaab 	.word	0xaaaaaaab
 80051ec:	08010fb0 	.word	0x08010fb0

080051f0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b085      	sub	sp, #20
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80051f8:	2300      	movs	r3, #0
 80051fa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005200:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	699b      	ldr	r3, [r3, #24]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d11f      	bne.n	800524a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	2b03      	cmp	r3, #3
 800520e:	d856      	bhi.n	80052be <DMA_CheckFifoParam+0xce>
 8005210:	a201      	add	r2, pc, #4	; (adr r2, 8005218 <DMA_CheckFifoParam+0x28>)
 8005212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005216:	bf00      	nop
 8005218:	08005229 	.word	0x08005229
 800521c:	0800523b 	.word	0x0800523b
 8005220:	08005229 	.word	0x08005229
 8005224:	080052bf 	.word	0x080052bf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800522c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005230:	2b00      	cmp	r3, #0
 8005232:	d046      	beq.n	80052c2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005234:	2301      	movs	r3, #1
 8005236:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005238:	e043      	b.n	80052c2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800523e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005242:	d140      	bne.n	80052c6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005244:	2301      	movs	r3, #1
 8005246:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005248:	e03d      	b.n	80052c6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	699b      	ldr	r3, [r3, #24]
 800524e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005252:	d121      	bne.n	8005298 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	2b03      	cmp	r3, #3
 8005258:	d837      	bhi.n	80052ca <DMA_CheckFifoParam+0xda>
 800525a:	a201      	add	r2, pc, #4	; (adr r2, 8005260 <DMA_CheckFifoParam+0x70>)
 800525c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005260:	08005271 	.word	0x08005271
 8005264:	08005277 	.word	0x08005277
 8005268:	08005271 	.word	0x08005271
 800526c:	08005289 	.word	0x08005289
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005270:	2301      	movs	r3, #1
 8005272:	73fb      	strb	r3, [r7, #15]
      break;
 8005274:	e030      	b.n	80052d8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800527a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800527e:	2b00      	cmp	r3, #0
 8005280:	d025      	beq.n	80052ce <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005286:	e022      	b.n	80052ce <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800528c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005290:	d11f      	bne.n	80052d2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005296:	e01c      	b.n	80052d2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	2b02      	cmp	r3, #2
 800529c:	d903      	bls.n	80052a6 <DMA_CheckFifoParam+0xb6>
 800529e:	68bb      	ldr	r3, [r7, #8]
 80052a0:	2b03      	cmp	r3, #3
 80052a2:	d003      	beq.n	80052ac <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80052a4:	e018      	b.n	80052d8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	73fb      	strb	r3, [r7, #15]
      break;
 80052aa:	e015      	b.n	80052d8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d00e      	beq.n	80052d6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80052b8:	2301      	movs	r3, #1
 80052ba:	73fb      	strb	r3, [r7, #15]
      break;
 80052bc:	e00b      	b.n	80052d6 <DMA_CheckFifoParam+0xe6>
      break;
 80052be:	bf00      	nop
 80052c0:	e00a      	b.n	80052d8 <DMA_CheckFifoParam+0xe8>
      break;
 80052c2:	bf00      	nop
 80052c4:	e008      	b.n	80052d8 <DMA_CheckFifoParam+0xe8>
      break;
 80052c6:	bf00      	nop
 80052c8:	e006      	b.n	80052d8 <DMA_CheckFifoParam+0xe8>
      break;
 80052ca:	bf00      	nop
 80052cc:	e004      	b.n	80052d8 <DMA_CheckFifoParam+0xe8>
      break;
 80052ce:	bf00      	nop
 80052d0:	e002      	b.n	80052d8 <DMA_CheckFifoParam+0xe8>
      break;   
 80052d2:	bf00      	nop
 80052d4:	e000      	b.n	80052d8 <DMA_CheckFifoParam+0xe8>
      break;
 80052d6:	bf00      	nop
    }
  } 
  
  return status; 
 80052d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3714      	adds	r7, #20
 80052de:	46bd      	mov	sp, r7
 80052e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e4:	4770      	bx	lr
 80052e6:	bf00      	nop

080052e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80052e8:	b480      	push	{r7}
 80052ea:	b089      	sub	sp, #36	; 0x24
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
 80052f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80052f2:	2300      	movs	r3, #0
 80052f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80052f6:	2300      	movs	r3, #0
 80052f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80052fa:	2300      	movs	r3, #0
 80052fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80052fe:	2300      	movs	r3, #0
 8005300:	61fb      	str	r3, [r7, #28]
 8005302:	e16b      	b.n	80055dc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005304:	2201      	movs	r2, #1
 8005306:	69fb      	ldr	r3, [r7, #28]
 8005308:	fa02 f303 	lsl.w	r3, r2, r3
 800530c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	697a      	ldr	r2, [r7, #20]
 8005314:	4013      	ands	r3, r2
 8005316:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005318:	693a      	ldr	r2, [r7, #16]
 800531a:	697b      	ldr	r3, [r7, #20]
 800531c:	429a      	cmp	r2, r3
 800531e:	f040 815a 	bne.w	80055d6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	f003 0303 	and.w	r3, r3, #3
 800532a:	2b01      	cmp	r3, #1
 800532c:	d005      	beq.n	800533a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005336:	2b02      	cmp	r3, #2
 8005338:	d130      	bne.n	800539c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	689b      	ldr	r3, [r3, #8]
 800533e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005340:	69fb      	ldr	r3, [r7, #28]
 8005342:	005b      	lsls	r3, r3, #1
 8005344:	2203      	movs	r2, #3
 8005346:	fa02 f303 	lsl.w	r3, r2, r3
 800534a:	43db      	mvns	r3, r3
 800534c:	69ba      	ldr	r2, [r7, #24]
 800534e:	4013      	ands	r3, r2
 8005350:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	68da      	ldr	r2, [r3, #12]
 8005356:	69fb      	ldr	r3, [r7, #28]
 8005358:	005b      	lsls	r3, r3, #1
 800535a:	fa02 f303 	lsl.w	r3, r2, r3
 800535e:	69ba      	ldr	r2, [r7, #24]
 8005360:	4313      	orrs	r3, r2
 8005362:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	69ba      	ldr	r2, [r7, #24]
 8005368:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005370:	2201      	movs	r2, #1
 8005372:	69fb      	ldr	r3, [r7, #28]
 8005374:	fa02 f303 	lsl.w	r3, r2, r3
 8005378:	43db      	mvns	r3, r3
 800537a:	69ba      	ldr	r2, [r7, #24]
 800537c:	4013      	ands	r3, r2
 800537e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	091b      	lsrs	r3, r3, #4
 8005386:	f003 0201 	and.w	r2, r3, #1
 800538a:	69fb      	ldr	r3, [r7, #28]
 800538c:	fa02 f303 	lsl.w	r3, r2, r3
 8005390:	69ba      	ldr	r2, [r7, #24]
 8005392:	4313      	orrs	r3, r2
 8005394:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	69ba      	ldr	r2, [r7, #24]
 800539a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	f003 0303 	and.w	r3, r3, #3
 80053a4:	2b03      	cmp	r3, #3
 80053a6:	d017      	beq.n	80053d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80053ae:	69fb      	ldr	r3, [r7, #28]
 80053b0:	005b      	lsls	r3, r3, #1
 80053b2:	2203      	movs	r2, #3
 80053b4:	fa02 f303 	lsl.w	r3, r2, r3
 80053b8:	43db      	mvns	r3, r3
 80053ba:	69ba      	ldr	r2, [r7, #24]
 80053bc:	4013      	ands	r3, r2
 80053be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	689a      	ldr	r2, [r3, #8]
 80053c4:	69fb      	ldr	r3, [r7, #28]
 80053c6:	005b      	lsls	r3, r3, #1
 80053c8:	fa02 f303 	lsl.w	r3, r2, r3
 80053cc:	69ba      	ldr	r2, [r7, #24]
 80053ce:	4313      	orrs	r3, r2
 80053d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	69ba      	ldr	r2, [r7, #24]
 80053d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	f003 0303 	and.w	r3, r3, #3
 80053e0:	2b02      	cmp	r3, #2
 80053e2:	d123      	bne.n	800542c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80053e4:	69fb      	ldr	r3, [r7, #28]
 80053e6:	08da      	lsrs	r2, r3, #3
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	3208      	adds	r2, #8
 80053ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80053f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80053f2:	69fb      	ldr	r3, [r7, #28]
 80053f4:	f003 0307 	and.w	r3, r3, #7
 80053f8:	009b      	lsls	r3, r3, #2
 80053fa:	220f      	movs	r2, #15
 80053fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005400:	43db      	mvns	r3, r3
 8005402:	69ba      	ldr	r2, [r7, #24]
 8005404:	4013      	ands	r3, r2
 8005406:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	691a      	ldr	r2, [r3, #16]
 800540c:	69fb      	ldr	r3, [r7, #28]
 800540e:	f003 0307 	and.w	r3, r3, #7
 8005412:	009b      	lsls	r3, r3, #2
 8005414:	fa02 f303 	lsl.w	r3, r2, r3
 8005418:	69ba      	ldr	r2, [r7, #24]
 800541a:	4313      	orrs	r3, r2
 800541c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800541e:	69fb      	ldr	r3, [r7, #28]
 8005420:	08da      	lsrs	r2, r3, #3
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	3208      	adds	r2, #8
 8005426:	69b9      	ldr	r1, [r7, #24]
 8005428:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005432:	69fb      	ldr	r3, [r7, #28]
 8005434:	005b      	lsls	r3, r3, #1
 8005436:	2203      	movs	r2, #3
 8005438:	fa02 f303 	lsl.w	r3, r2, r3
 800543c:	43db      	mvns	r3, r3
 800543e:	69ba      	ldr	r2, [r7, #24]
 8005440:	4013      	ands	r3, r2
 8005442:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	f003 0203 	and.w	r2, r3, #3
 800544c:	69fb      	ldr	r3, [r7, #28]
 800544e:	005b      	lsls	r3, r3, #1
 8005450:	fa02 f303 	lsl.w	r3, r2, r3
 8005454:	69ba      	ldr	r2, [r7, #24]
 8005456:	4313      	orrs	r3, r2
 8005458:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	69ba      	ldr	r2, [r7, #24]
 800545e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005468:	2b00      	cmp	r3, #0
 800546a:	f000 80b4 	beq.w	80055d6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800546e:	2300      	movs	r3, #0
 8005470:	60fb      	str	r3, [r7, #12]
 8005472:	4b60      	ldr	r3, [pc, #384]	; (80055f4 <HAL_GPIO_Init+0x30c>)
 8005474:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005476:	4a5f      	ldr	r2, [pc, #380]	; (80055f4 <HAL_GPIO_Init+0x30c>)
 8005478:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800547c:	6453      	str	r3, [r2, #68]	; 0x44
 800547e:	4b5d      	ldr	r3, [pc, #372]	; (80055f4 <HAL_GPIO_Init+0x30c>)
 8005480:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005482:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005486:	60fb      	str	r3, [r7, #12]
 8005488:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800548a:	4a5b      	ldr	r2, [pc, #364]	; (80055f8 <HAL_GPIO_Init+0x310>)
 800548c:	69fb      	ldr	r3, [r7, #28]
 800548e:	089b      	lsrs	r3, r3, #2
 8005490:	3302      	adds	r3, #2
 8005492:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005496:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005498:	69fb      	ldr	r3, [r7, #28]
 800549a:	f003 0303 	and.w	r3, r3, #3
 800549e:	009b      	lsls	r3, r3, #2
 80054a0:	220f      	movs	r2, #15
 80054a2:	fa02 f303 	lsl.w	r3, r2, r3
 80054a6:	43db      	mvns	r3, r3
 80054a8:	69ba      	ldr	r2, [r7, #24]
 80054aa:	4013      	ands	r3, r2
 80054ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	4a52      	ldr	r2, [pc, #328]	; (80055fc <HAL_GPIO_Init+0x314>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d02b      	beq.n	800550e <HAL_GPIO_Init+0x226>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	4a51      	ldr	r2, [pc, #324]	; (8005600 <HAL_GPIO_Init+0x318>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d025      	beq.n	800550a <HAL_GPIO_Init+0x222>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	4a50      	ldr	r2, [pc, #320]	; (8005604 <HAL_GPIO_Init+0x31c>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d01f      	beq.n	8005506 <HAL_GPIO_Init+0x21e>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	4a4f      	ldr	r2, [pc, #316]	; (8005608 <HAL_GPIO_Init+0x320>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d019      	beq.n	8005502 <HAL_GPIO_Init+0x21a>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	4a4e      	ldr	r2, [pc, #312]	; (800560c <HAL_GPIO_Init+0x324>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d013      	beq.n	80054fe <HAL_GPIO_Init+0x216>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	4a4d      	ldr	r2, [pc, #308]	; (8005610 <HAL_GPIO_Init+0x328>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d00d      	beq.n	80054fa <HAL_GPIO_Init+0x212>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	4a4c      	ldr	r2, [pc, #304]	; (8005614 <HAL_GPIO_Init+0x32c>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d007      	beq.n	80054f6 <HAL_GPIO_Init+0x20e>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	4a4b      	ldr	r2, [pc, #300]	; (8005618 <HAL_GPIO_Init+0x330>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d101      	bne.n	80054f2 <HAL_GPIO_Init+0x20a>
 80054ee:	2307      	movs	r3, #7
 80054f0:	e00e      	b.n	8005510 <HAL_GPIO_Init+0x228>
 80054f2:	2308      	movs	r3, #8
 80054f4:	e00c      	b.n	8005510 <HAL_GPIO_Init+0x228>
 80054f6:	2306      	movs	r3, #6
 80054f8:	e00a      	b.n	8005510 <HAL_GPIO_Init+0x228>
 80054fa:	2305      	movs	r3, #5
 80054fc:	e008      	b.n	8005510 <HAL_GPIO_Init+0x228>
 80054fe:	2304      	movs	r3, #4
 8005500:	e006      	b.n	8005510 <HAL_GPIO_Init+0x228>
 8005502:	2303      	movs	r3, #3
 8005504:	e004      	b.n	8005510 <HAL_GPIO_Init+0x228>
 8005506:	2302      	movs	r3, #2
 8005508:	e002      	b.n	8005510 <HAL_GPIO_Init+0x228>
 800550a:	2301      	movs	r3, #1
 800550c:	e000      	b.n	8005510 <HAL_GPIO_Init+0x228>
 800550e:	2300      	movs	r3, #0
 8005510:	69fa      	ldr	r2, [r7, #28]
 8005512:	f002 0203 	and.w	r2, r2, #3
 8005516:	0092      	lsls	r2, r2, #2
 8005518:	4093      	lsls	r3, r2
 800551a:	69ba      	ldr	r2, [r7, #24]
 800551c:	4313      	orrs	r3, r2
 800551e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005520:	4935      	ldr	r1, [pc, #212]	; (80055f8 <HAL_GPIO_Init+0x310>)
 8005522:	69fb      	ldr	r3, [r7, #28]
 8005524:	089b      	lsrs	r3, r3, #2
 8005526:	3302      	adds	r3, #2
 8005528:	69ba      	ldr	r2, [r7, #24]
 800552a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800552e:	4b3b      	ldr	r3, [pc, #236]	; (800561c <HAL_GPIO_Init+0x334>)
 8005530:	689b      	ldr	r3, [r3, #8]
 8005532:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005534:	693b      	ldr	r3, [r7, #16]
 8005536:	43db      	mvns	r3, r3
 8005538:	69ba      	ldr	r2, [r7, #24]
 800553a:	4013      	ands	r3, r2
 800553c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005546:	2b00      	cmp	r3, #0
 8005548:	d003      	beq.n	8005552 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800554a:	69ba      	ldr	r2, [r7, #24]
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	4313      	orrs	r3, r2
 8005550:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005552:	4a32      	ldr	r2, [pc, #200]	; (800561c <HAL_GPIO_Init+0x334>)
 8005554:	69bb      	ldr	r3, [r7, #24]
 8005556:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005558:	4b30      	ldr	r3, [pc, #192]	; (800561c <HAL_GPIO_Init+0x334>)
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800555e:	693b      	ldr	r3, [r7, #16]
 8005560:	43db      	mvns	r3, r3
 8005562:	69ba      	ldr	r2, [r7, #24]
 8005564:	4013      	ands	r3, r2
 8005566:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	685b      	ldr	r3, [r3, #4]
 800556c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005570:	2b00      	cmp	r3, #0
 8005572:	d003      	beq.n	800557c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005574:	69ba      	ldr	r2, [r7, #24]
 8005576:	693b      	ldr	r3, [r7, #16]
 8005578:	4313      	orrs	r3, r2
 800557a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800557c:	4a27      	ldr	r2, [pc, #156]	; (800561c <HAL_GPIO_Init+0x334>)
 800557e:	69bb      	ldr	r3, [r7, #24]
 8005580:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005582:	4b26      	ldr	r3, [pc, #152]	; (800561c <HAL_GPIO_Init+0x334>)
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005588:	693b      	ldr	r3, [r7, #16]
 800558a:	43db      	mvns	r3, r3
 800558c:	69ba      	ldr	r2, [r7, #24]
 800558e:	4013      	ands	r3, r2
 8005590:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800559a:	2b00      	cmp	r3, #0
 800559c:	d003      	beq.n	80055a6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800559e:	69ba      	ldr	r2, [r7, #24]
 80055a0:	693b      	ldr	r3, [r7, #16]
 80055a2:	4313      	orrs	r3, r2
 80055a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80055a6:	4a1d      	ldr	r2, [pc, #116]	; (800561c <HAL_GPIO_Init+0x334>)
 80055a8:	69bb      	ldr	r3, [r7, #24]
 80055aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80055ac:	4b1b      	ldr	r3, [pc, #108]	; (800561c <HAL_GPIO_Init+0x334>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80055b2:	693b      	ldr	r3, [r7, #16]
 80055b4:	43db      	mvns	r3, r3
 80055b6:	69ba      	ldr	r2, [r7, #24]
 80055b8:	4013      	ands	r3, r2
 80055ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d003      	beq.n	80055d0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80055c8:	69ba      	ldr	r2, [r7, #24]
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	4313      	orrs	r3, r2
 80055ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80055d0:	4a12      	ldr	r2, [pc, #72]	; (800561c <HAL_GPIO_Init+0x334>)
 80055d2:	69bb      	ldr	r3, [r7, #24]
 80055d4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80055d6:	69fb      	ldr	r3, [r7, #28]
 80055d8:	3301      	adds	r3, #1
 80055da:	61fb      	str	r3, [r7, #28]
 80055dc:	69fb      	ldr	r3, [r7, #28]
 80055de:	2b0f      	cmp	r3, #15
 80055e0:	f67f ae90 	bls.w	8005304 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80055e4:	bf00      	nop
 80055e6:	bf00      	nop
 80055e8:	3724      	adds	r7, #36	; 0x24
 80055ea:	46bd      	mov	sp, r7
 80055ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f0:	4770      	bx	lr
 80055f2:	bf00      	nop
 80055f4:	40023800 	.word	0x40023800
 80055f8:	40013800 	.word	0x40013800
 80055fc:	40020000 	.word	0x40020000
 8005600:	40020400 	.word	0x40020400
 8005604:	40020800 	.word	0x40020800
 8005608:	40020c00 	.word	0x40020c00
 800560c:	40021000 	.word	0x40021000
 8005610:	40021400 	.word	0x40021400
 8005614:	40021800 	.word	0x40021800
 8005618:	40021c00 	.word	0x40021c00
 800561c:	40013c00 	.word	0x40013c00

08005620 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005620:	b480      	push	{r7}
 8005622:	b085      	sub	sp, #20
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
 8005628:	460b      	mov	r3, r1
 800562a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	691a      	ldr	r2, [r3, #16]
 8005630:	887b      	ldrh	r3, [r7, #2]
 8005632:	4013      	ands	r3, r2
 8005634:	2b00      	cmp	r3, #0
 8005636:	d002      	beq.n	800563e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005638:	2301      	movs	r3, #1
 800563a:	73fb      	strb	r3, [r7, #15]
 800563c:	e001      	b.n	8005642 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800563e:	2300      	movs	r3, #0
 8005640:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005642:	7bfb      	ldrb	r3, [r7, #15]
}
 8005644:	4618      	mov	r0, r3
 8005646:	3714      	adds	r7, #20
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr

08005650 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005650:	b480      	push	{r7}
 8005652:	b083      	sub	sp, #12
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
 8005658:	460b      	mov	r3, r1
 800565a:	807b      	strh	r3, [r7, #2]
 800565c:	4613      	mov	r3, r2
 800565e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005660:	787b      	ldrb	r3, [r7, #1]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d003      	beq.n	800566e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005666:	887a      	ldrh	r2, [r7, #2]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800566c:	e003      	b.n	8005676 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800566e:	887b      	ldrh	r3, [r7, #2]
 8005670:	041a      	lsls	r2, r3, #16
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	619a      	str	r2, [r3, #24]
}
 8005676:	bf00      	nop
 8005678:	370c      	adds	r7, #12
 800567a:	46bd      	mov	sp, r7
 800567c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005680:	4770      	bx	lr

08005682 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005682:	b480      	push	{r7}
 8005684:	b085      	sub	sp, #20
 8005686:	af00      	add	r7, sp, #0
 8005688:	6078      	str	r0, [r7, #4]
 800568a:	460b      	mov	r3, r1
 800568c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	695b      	ldr	r3, [r3, #20]
 8005692:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005694:	887a      	ldrh	r2, [r7, #2]
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	4013      	ands	r3, r2
 800569a:	041a      	lsls	r2, r3, #16
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	43d9      	mvns	r1, r3
 80056a0:	887b      	ldrh	r3, [r7, #2]
 80056a2:	400b      	ands	r3, r1
 80056a4:	431a      	orrs	r2, r3
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	619a      	str	r2, [r3, #24]
}
 80056aa:	bf00      	nop
 80056ac:	3714      	adds	r7, #20
 80056ae:	46bd      	mov	sp, r7
 80056b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b4:	4770      	bx	lr
	...

080056b8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b082      	sub	sp, #8
 80056bc:	af00      	add	r7, sp, #0
 80056be:	4603      	mov	r3, r0
 80056c0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80056c2:	4b08      	ldr	r3, [pc, #32]	; (80056e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80056c4:	695a      	ldr	r2, [r3, #20]
 80056c6:	88fb      	ldrh	r3, [r7, #6]
 80056c8:	4013      	ands	r3, r2
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d006      	beq.n	80056dc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80056ce:	4a05      	ldr	r2, [pc, #20]	; (80056e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80056d0:	88fb      	ldrh	r3, [r7, #6]
 80056d2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80056d4:	88fb      	ldrh	r3, [r7, #6]
 80056d6:	4618      	mov	r0, r3
 80056d8:	f7fc f838 	bl	800174c <HAL_GPIO_EXTI_Callback>
  }
}
 80056dc:	bf00      	nop
 80056de:	3708      	adds	r7, #8
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd80      	pop	{r7, pc}
 80056e4:	40013c00 	.word	0x40013c00

080056e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b086      	sub	sp, #24
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d101      	bne.n	80056fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80056f6:	2301      	movs	r3, #1
 80056f8:	e267      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f003 0301 	and.w	r3, r3, #1
 8005702:	2b00      	cmp	r3, #0
 8005704:	d075      	beq.n	80057f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005706:	4b88      	ldr	r3, [pc, #544]	; (8005928 <HAL_RCC_OscConfig+0x240>)
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	f003 030c 	and.w	r3, r3, #12
 800570e:	2b04      	cmp	r3, #4
 8005710:	d00c      	beq.n	800572c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005712:	4b85      	ldr	r3, [pc, #532]	; (8005928 <HAL_RCC_OscConfig+0x240>)
 8005714:	689b      	ldr	r3, [r3, #8]
 8005716:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800571a:	2b08      	cmp	r3, #8
 800571c:	d112      	bne.n	8005744 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800571e:	4b82      	ldr	r3, [pc, #520]	; (8005928 <HAL_RCC_OscConfig+0x240>)
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005726:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800572a:	d10b      	bne.n	8005744 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800572c:	4b7e      	ldr	r3, [pc, #504]	; (8005928 <HAL_RCC_OscConfig+0x240>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005734:	2b00      	cmp	r3, #0
 8005736:	d05b      	beq.n	80057f0 <HAL_RCC_OscConfig+0x108>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d157      	bne.n	80057f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005740:	2301      	movs	r3, #1
 8005742:	e242      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800574c:	d106      	bne.n	800575c <HAL_RCC_OscConfig+0x74>
 800574e:	4b76      	ldr	r3, [pc, #472]	; (8005928 <HAL_RCC_OscConfig+0x240>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4a75      	ldr	r2, [pc, #468]	; (8005928 <HAL_RCC_OscConfig+0x240>)
 8005754:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005758:	6013      	str	r3, [r2, #0]
 800575a:	e01d      	b.n	8005798 <HAL_RCC_OscConfig+0xb0>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005764:	d10c      	bne.n	8005780 <HAL_RCC_OscConfig+0x98>
 8005766:	4b70      	ldr	r3, [pc, #448]	; (8005928 <HAL_RCC_OscConfig+0x240>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	4a6f      	ldr	r2, [pc, #444]	; (8005928 <HAL_RCC_OscConfig+0x240>)
 800576c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005770:	6013      	str	r3, [r2, #0]
 8005772:	4b6d      	ldr	r3, [pc, #436]	; (8005928 <HAL_RCC_OscConfig+0x240>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a6c      	ldr	r2, [pc, #432]	; (8005928 <HAL_RCC_OscConfig+0x240>)
 8005778:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800577c:	6013      	str	r3, [r2, #0]
 800577e:	e00b      	b.n	8005798 <HAL_RCC_OscConfig+0xb0>
 8005780:	4b69      	ldr	r3, [pc, #420]	; (8005928 <HAL_RCC_OscConfig+0x240>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a68      	ldr	r2, [pc, #416]	; (8005928 <HAL_RCC_OscConfig+0x240>)
 8005786:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800578a:	6013      	str	r3, [r2, #0]
 800578c:	4b66      	ldr	r3, [pc, #408]	; (8005928 <HAL_RCC_OscConfig+0x240>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a65      	ldr	r2, [pc, #404]	; (8005928 <HAL_RCC_OscConfig+0x240>)
 8005792:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005796:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d013      	beq.n	80057c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057a0:	f7fe f9c4 	bl	8003b2c <HAL_GetTick>
 80057a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057a6:	e008      	b.n	80057ba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80057a8:	f7fe f9c0 	bl	8003b2c <HAL_GetTick>
 80057ac:	4602      	mov	r2, r0
 80057ae:	693b      	ldr	r3, [r7, #16]
 80057b0:	1ad3      	subs	r3, r2, r3
 80057b2:	2b64      	cmp	r3, #100	; 0x64
 80057b4:	d901      	bls.n	80057ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80057b6:	2303      	movs	r3, #3
 80057b8:	e207      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057ba:	4b5b      	ldr	r3, [pc, #364]	; (8005928 <HAL_RCC_OscConfig+0x240>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d0f0      	beq.n	80057a8 <HAL_RCC_OscConfig+0xc0>
 80057c6:	e014      	b.n	80057f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057c8:	f7fe f9b0 	bl	8003b2c <HAL_GetTick>
 80057cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057ce:	e008      	b.n	80057e2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80057d0:	f7fe f9ac 	bl	8003b2c <HAL_GetTick>
 80057d4:	4602      	mov	r2, r0
 80057d6:	693b      	ldr	r3, [r7, #16]
 80057d8:	1ad3      	subs	r3, r2, r3
 80057da:	2b64      	cmp	r3, #100	; 0x64
 80057dc:	d901      	bls.n	80057e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80057de:	2303      	movs	r3, #3
 80057e0:	e1f3      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057e2:	4b51      	ldr	r3, [pc, #324]	; (8005928 <HAL_RCC_OscConfig+0x240>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d1f0      	bne.n	80057d0 <HAL_RCC_OscConfig+0xe8>
 80057ee:	e000      	b.n	80057f2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f003 0302 	and.w	r3, r3, #2
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d063      	beq.n	80058c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80057fe:	4b4a      	ldr	r3, [pc, #296]	; (8005928 <HAL_RCC_OscConfig+0x240>)
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	f003 030c 	and.w	r3, r3, #12
 8005806:	2b00      	cmp	r3, #0
 8005808:	d00b      	beq.n	8005822 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800580a:	4b47      	ldr	r3, [pc, #284]	; (8005928 <HAL_RCC_OscConfig+0x240>)
 800580c:	689b      	ldr	r3, [r3, #8]
 800580e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005812:	2b08      	cmp	r3, #8
 8005814:	d11c      	bne.n	8005850 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005816:	4b44      	ldr	r3, [pc, #272]	; (8005928 <HAL_RCC_OscConfig+0x240>)
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800581e:	2b00      	cmp	r3, #0
 8005820:	d116      	bne.n	8005850 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005822:	4b41      	ldr	r3, [pc, #260]	; (8005928 <HAL_RCC_OscConfig+0x240>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f003 0302 	and.w	r3, r3, #2
 800582a:	2b00      	cmp	r3, #0
 800582c:	d005      	beq.n	800583a <HAL_RCC_OscConfig+0x152>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	68db      	ldr	r3, [r3, #12]
 8005832:	2b01      	cmp	r3, #1
 8005834:	d001      	beq.n	800583a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005836:	2301      	movs	r3, #1
 8005838:	e1c7      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800583a:	4b3b      	ldr	r3, [pc, #236]	; (8005928 <HAL_RCC_OscConfig+0x240>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	691b      	ldr	r3, [r3, #16]
 8005846:	00db      	lsls	r3, r3, #3
 8005848:	4937      	ldr	r1, [pc, #220]	; (8005928 <HAL_RCC_OscConfig+0x240>)
 800584a:	4313      	orrs	r3, r2
 800584c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800584e:	e03a      	b.n	80058c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	68db      	ldr	r3, [r3, #12]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d020      	beq.n	800589a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005858:	4b34      	ldr	r3, [pc, #208]	; (800592c <HAL_RCC_OscConfig+0x244>)
 800585a:	2201      	movs	r2, #1
 800585c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800585e:	f7fe f965 	bl	8003b2c <HAL_GetTick>
 8005862:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005864:	e008      	b.n	8005878 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005866:	f7fe f961 	bl	8003b2c <HAL_GetTick>
 800586a:	4602      	mov	r2, r0
 800586c:	693b      	ldr	r3, [r7, #16]
 800586e:	1ad3      	subs	r3, r2, r3
 8005870:	2b02      	cmp	r3, #2
 8005872:	d901      	bls.n	8005878 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005874:	2303      	movs	r3, #3
 8005876:	e1a8      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005878:	4b2b      	ldr	r3, [pc, #172]	; (8005928 <HAL_RCC_OscConfig+0x240>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f003 0302 	and.w	r3, r3, #2
 8005880:	2b00      	cmp	r3, #0
 8005882:	d0f0      	beq.n	8005866 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005884:	4b28      	ldr	r3, [pc, #160]	; (8005928 <HAL_RCC_OscConfig+0x240>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	691b      	ldr	r3, [r3, #16]
 8005890:	00db      	lsls	r3, r3, #3
 8005892:	4925      	ldr	r1, [pc, #148]	; (8005928 <HAL_RCC_OscConfig+0x240>)
 8005894:	4313      	orrs	r3, r2
 8005896:	600b      	str	r3, [r1, #0]
 8005898:	e015      	b.n	80058c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800589a:	4b24      	ldr	r3, [pc, #144]	; (800592c <HAL_RCC_OscConfig+0x244>)
 800589c:	2200      	movs	r2, #0
 800589e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058a0:	f7fe f944 	bl	8003b2c <HAL_GetTick>
 80058a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058a6:	e008      	b.n	80058ba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80058a8:	f7fe f940 	bl	8003b2c <HAL_GetTick>
 80058ac:	4602      	mov	r2, r0
 80058ae:	693b      	ldr	r3, [r7, #16]
 80058b0:	1ad3      	subs	r3, r2, r3
 80058b2:	2b02      	cmp	r3, #2
 80058b4:	d901      	bls.n	80058ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80058b6:	2303      	movs	r3, #3
 80058b8:	e187      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058ba:	4b1b      	ldr	r3, [pc, #108]	; (8005928 <HAL_RCC_OscConfig+0x240>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f003 0302 	and.w	r3, r3, #2
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d1f0      	bne.n	80058a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f003 0308 	and.w	r3, r3, #8
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d036      	beq.n	8005940 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	695b      	ldr	r3, [r3, #20]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d016      	beq.n	8005908 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058da:	4b15      	ldr	r3, [pc, #84]	; (8005930 <HAL_RCC_OscConfig+0x248>)
 80058dc:	2201      	movs	r2, #1
 80058de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058e0:	f7fe f924 	bl	8003b2c <HAL_GetTick>
 80058e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058e6:	e008      	b.n	80058fa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80058e8:	f7fe f920 	bl	8003b2c <HAL_GetTick>
 80058ec:	4602      	mov	r2, r0
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	1ad3      	subs	r3, r2, r3
 80058f2:	2b02      	cmp	r3, #2
 80058f4:	d901      	bls.n	80058fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80058f6:	2303      	movs	r3, #3
 80058f8:	e167      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058fa:	4b0b      	ldr	r3, [pc, #44]	; (8005928 <HAL_RCC_OscConfig+0x240>)
 80058fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058fe:	f003 0302 	and.w	r3, r3, #2
 8005902:	2b00      	cmp	r3, #0
 8005904:	d0f0      	beq.n	80058e8 <HAL_RCC_OscConfig+0x200>
 8005906:	e01b      	b.n	8005940 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005908:	4b09      	ldr	r3, [pc, #36]	; (8005930 <HAL_RCC_OscConfig+0x248>)
 800590a:	2200      	movs	r2, #0
 800590c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800590e:	f7fe f90d 	bl	8003b2c <HAL_GetTick>
 8005912:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005914:	e00e      	b.n	8005934 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005916:	f7fe f909 	bl	8003b2c <HAL_GetTick>
 800591a:	4602      	mov	r2, r0
 800591c:	693b      	ldr	r3, [r7, #16]
 800591e:	1ad3      	subs	r3, r2, r3
 8005920:	2b02      	cmp	r3, #2
 8005922:	d907      	bls.n	8005934 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005924:	2303      	movs	r3, #3
 8005926:	e150      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
 8005928:	40023800 	.word	0x40023800
 800592c:	42470000 	.word	0x42470000
 8005930:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005934:	4b88      	ldr	r3, [pc, #544]	; (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005936:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005938:	f003 0302 	and.w	r3, r3, #2
 800593c:	2b00      	cmp	r3, #0
 800593e:	d1ea      	bne.n	8005916 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f003 0304 	and.w	r3, r3, #4
 8005948:	2b00      	cmp	r3, #0
 800594a:	f000 8097 	beq.w	8005a7c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800594e:	2300      	movs	r3, #0
 8005950:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005952:	4b81      	ldr	r3, [pc, #516]	; (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005956:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800595a:	2b00      	cmp	r3, #0
 800595c:	d10f      	bne.n	800597e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800595e:	2300      	movs	r3, #0
 8005960:	60bb      	str	r3, [r7, #8]
 8005962:	4b7d      	ldr	r3, [pc, #500]	; (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005966:	4a7c      	ldr	r2, [pc, #496]	; (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005968:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800596c:	6413      	str	r3, [r2, #64]	; 0x40
 800596e:	4b7a      	ldr	r3, [pc, #488]	; (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005972:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005976:	60bb      	str	r3, [r7, #8]
 8005978:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800597a:	2301      	movs	r3, #1
 800597c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800597e:	4b77      	ldr	r3, [pc, #476]	; (8005b5c <HAL_RCC_OscConfig+0x474>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005986:	2b00      	cmp	r3, #0
 8005988:	d118      	bne.n	80059bc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800598a:	4b74      	ldr	r3, [pc, #464]	; (8005b5c <HAL_RCC_OscConfig+0x474>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4a73      	ldr	r2, [pc, #460]	; (8005b5c <HAL_RCC_OscConfig+0x474>)
 8005990:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005994:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005996:	f7fe f8c9 	bl	8003b2c <HAL_GetTick>
 800599a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800599c:	e008      	b.n	80059b0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800599e:	f7fe f8c5 	bl	8003b2c <HAL_GetTick>
 80059a2:	4602      	mov	r2, r0
 80059a4:	693b      	ldr	r3, [r7, #16]
 80059a6:	1ad3      	subs	r3, r2, r3
 80059a8:	2b02      	cmp	r3, #2
 80059aa:	d901      	bls.n	80059b0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80059ac:	2303      	movs	r3, #3
 80059ae:	e10c      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059b0:	4b6a      	ldr	r3, [pc, #424]	; (8005b5c <HAL_RCC_OscConfig+0x474>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d0f0      	beq.n	800599e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	2b01      	cmp	r3, #1
 80059c2:	d106      	bne.n	80059d2 <HAL_RCC_OscConfig+0x2ea>
 80059c4:	4b64      	ldr	r3, [pc, #400]	; (8005b58 <HAL_RCC_OscConfig+0x470>)
 80059c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059c8:	4a63      	ldr	r2, [pc, #396]	; (8005b58 <HAL_RCC_OscConfig+0x470>)
 80059ca:	f043 0301 	orr.w	r3, r3, #1
 80059ce:	6713      	str	r3, [r2, #112]	; 0x70
 80059d0:	e01c      	b.n	8005a0c <HAL_RCC_OscConfig+0x324>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	689b      	ldr	r3, [r3, #8]
 80059d6:	2b05      	cmp	r3, #5
 80059d8:	d10c      	bne.n	80059f4 <HAL_RCC_OscConfig+0x30c>
 80059da:	4b5f      	ldr	r3, [pc, #380]	; (8005b58 <HAL_RCC_OscConfig+0x470>)
 80059dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059de:	4a5e      	ldr	r2, [pc, #376]	; (8005b58 <HAL_RCC_OscConfig+0x470>)
 80059e0:	f043 0304 	orr.w	r3, r3, #4
 80059e4:	6713      	str	r3, [r2, #112]	; 0x70
 80059e6:	4b5c      	ldr	r3, [pc, #368]	; (8005b58 <HAL_RCC_OscConfig+0x470>)
 80059e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059ea:	4a5b      	ldr	r2, [pc, #364]	; (8005b58 <HAL_RCC_OscConfig+0x470>)
 80059ec:	f043 0301 	orr.w	r3, r3, #1
 80059f0:	6713      	str	r3, [r2, #112]	; 0x70
 80059f2:	e00b      	b.n	8005a0c <HAL_RCC_OscConfig+0x324>
 80059f4:	4b58      	ldr	r3, [pc, #352]	; (8005b58 <HAL_RCC_OscConfig+0x470>)
 80059f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059f8:	4a57      	ldr	r2, [pc, #348]	; (8005b58 <HAL_RCC_OscConfig+0x470>)
 80059fa:	f023 0301 	bic.w	r3, r3, #1
 80059fe:	6713      	str	r3, [r2, #112]	; 0x70
 8005a00:	4b55      	ldr	r3, [pc, #340]	; (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005a02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a04:	4a54      	ldr	r2, [pc, #336]	; (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005a06:	f023 0304 	bic.w	r3, r3, #4
 8005a0a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	689b      	ldr	r3, [r3, #8]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d015      	beq.n	8005a40 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a14:	f7fe f88a 	bl	8003b2c <HAL_GetTick>
 8005a18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a1a:	e00a      	b.n	8005a32 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a1c:	f7fe f886 	bl	8003b2c <HAL_GetTick>
 8005a20:	4602      	mov	r2, r0
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	1ad3      	subs	r3, r2, r3
 8005a26:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d901      	bls.n	8005a32 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005a2e:	2303      	movs	r3, #3
 8005a30:	e0cb      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a32:	4b49      	ldr	r3, [pc, #292]	; (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005a34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a36:	f003 0302 	and.w	r3, r3, #2
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d0ee      	beq.n	8005a1c <HAL_RCC_OscConfig+0x334>
 8005a3e:	e014      	b.n	8005a6a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a40:	f7fe f874 	bl	8003b2c <HAL_GetTick>
 8005a44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a46:	e00a      	b.n	8005a5e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a48:	f7fe f870 	bl	8003b2c <HAL_GetTick>
 8005a4c:	4602      	mov	r2, r0
 8005a4e:	693b      	ldr	r3, [r7, #16]
 8005a50:	1ad3      	subs	r3, r2, r3
 8005a52:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d901      	bls.n	8005a5e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005a5a:	2303      	movs	r3, #3
 8005a5c:	e0b5      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a5e:	4b3e      	ldr	r3, [pc, #248]	; (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005a60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a62:	f003 0302 	and.w	r3, r3, #2
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d1ee      	bne.n	8005a48 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005a6a:	7dfb      	ldrb	r3, [r7, #23]
 8005a6c:	2b01      	cmp	r3, #1
 8005a6e:	d105      	bne.n	8005a7c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a70:	4b39      	ldr	r3, [pc, #228]	; (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a74:	4a38      	ldr	r2, [pc, #224]	; (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005a76:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a7a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	699b      	ldr	r3, [r3, #24]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	f000 80a1 	beq.w	8005bc8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005a86:	4b34      	ldr	r3, [pc, #208]	; (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005a88:	689b      	ldr	r3, [r3, #8]
 8005a8a:	f003 030c 	and.w	r3, r3, #12
 8005a8e:	2b08      	cmp	r3, #8
 8005a90:	d05c      	beq.n	8005b4c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	699b      	ldr	r3, [r3, #24]
 8005a96:	2b02      	cmp	r3, #2
 8005a98:	d141      	bne.n	8005b1e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a9a:	4b31      	ldr	r3, [pc, #196]	; (8005b60 <HAL_RCC_OscConfig+0x478>)
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005aa0:	f7fe f844 	bl	8003b2c <HAL_GetTick>
 8005aa4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005aa6:	e008      	b.n	8005aba <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005aa8:	f7fe f840 	bl	8003b2c <HAL_GetTick>
 8005aac:	4602      	mov	r2, r0
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	1ad3      	subs	r3, r2, r3
 8005ab2:	2b02      	cmp	r3, #2
 8005ab4:	d901      	bls.n	8005aba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005ab6:	2303      	movs	r3, #3
 8005ab8:	e087      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005aba:	4b27      	ldr	r3, [pc, #156]	; (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d1f0      	bne.n	8005aa8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	69da      	ldr	r2, [r3, #28]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6a1b      	ldr	r3, [r3, #32]
 8005ace:	431a      	orrs	r2, r3
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ad4:	019b      	lsls	r3, r3, #6
 8005ad6:	431a      	orrs	r2, r3
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005adc:	085b      	lsrs	r3, r3, #1
 8005ade:	3b01      	subs	r3, #1
 8005ae0:	041b      	lsls	r3, r3, #16
 8005ae2:	431a      	orrs	r2, r3
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ae8:	061b      	lsls	r3, r3, #24
 8005aea:	491b      	ldr	r1, [pc, #108]	; (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005aec:	4313      	orrs	r3, r2
 8005aee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005af0:	4b1b      	ldr	r3, [pc, #108]	; (8005b60 <HAL_RCC_OscConfig+0x478>)
 8005af2:	2201      	movs	r2, #1
 8005af4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005af6:	f7fe f819 	bl	8003b2c <HAL_GetTick>
 8005afa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005afc:	e008      	b.n	8005b10 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005afe:	f7fe f815 	bl	8003b2c <HAL_GetTick>
 8005b02:	4602      	mov	r2, r0
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	1ad3      	subs	r3, r2, r3
 8005b08:	2b02      	cmp	r3, #2
 8005b0a:	d901      	bls.n	8005b10 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005b0c:	2303      	movs	r3, #3
 8005b0e:	e05c      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b10:	4b11      	ldr	r3, [pc, #68]	; (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d0f0      	beq.n	8005afe <HAL_RCC_OscConfig+0x416>
 8005b1c:	e054      	b.n	8005bc8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b1e:	4b10      	ldr	r3, [pc, #64]	; (8005b60 <HAL_RCC_OscConfig+0x478>)
 8005b20:	2200      	movs	r2, #0
 8005b22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b24:	f7fe f802 	bl	8003b2c <HAL_GetTick>
 8005b28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b2a:	e008      	b.n	8005b3e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b2c:	f7fd fffe 	bl	8003b2c <HAL_GetTick>
 8005b30:	4602      	mov	r2, r0
 8005b32:	693b      	ldr	r3, [r7, #16]
 8005b34:	1ad3      	subs	r3, r2, r3
 8005b36:	2b02      	cmp	r3, #2
 8005b38:	d901      	bls.n	8005b3e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005b3a:	2303      	movs	r3, #3
 8005b3c:	e045      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b3e:	4b06      	ldr	r3, [pc, #24]	; (8005b58 <HAL_RCC_OscConfig+0x470>)
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d1f0      	bne.n	8005b2c <HAL_RCC_OscConfig+0x444>
 8005b4a:	e03d      	b.n	8005bc8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	699b      	ldr	r3, [r3, #24]
 8005b50:	2b01      	cmp	r3, #1
 8005b52:	d107      	bne.n	8005b64 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005b54:	2301      	movs	r3, #1
 8005b56:	e038      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
 8005b58:	40023800 	.word	0x40023800
 8005b5c:	40007000 	.word	0x40007000
 8005b60:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005b64:	4b1b      	ldr	r3, [pc, #108]	; (8005bd4 <HAL_RCC_OscConfig+0x4ec>)
 8005b66:	685b      	ldr	r3, [r3, #4]
 8005b68:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	699b      	ldr	r3, [r3, #24]
 8005b6e:	2b01      	cmp	r3, #1
 8005b70:	d028      	beq.n	8005bc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d121      	bne.n	8005bc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b8a:	429a      	cmp	r2, r3
 8005b8c:	d11a      	bne.n	8005bc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b8e:	68fa      	ldr	r2, [r7, #12]
 8005b90:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005b94:	4013      	ands	r3, r2
 8005b96:	687a      	ldr	r2, [r7, #4]
 8005b98:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005b9a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d111      	bne.n	8005bc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005baa:	085b      	lsrs	r3, r3, #1
 8005bac:	3b01      	subs	r3, #1
 8005bae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005bb0:	429a      	cmp	r2, r3
 8005bb2:	d107      	bne.n	8005bc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bbe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005bc0:	429a      	cmp	r2, r3
 8005bc2:	d001      	beq.n	8005bc8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	e000      	b.n	8005bca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005bc8:	2300      	movs	r3, #0
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	3718      	adds	r7, #24
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}
 8005bd2:	bf00      	nop
 8005bd4:	40023800 	.word	0x40023800

08005bd8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b084      	sub	sp, #16
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
 8005be0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d101      	bne.n	8005bec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005be8:	2301      	movs	r3, #1
 8005bea:	e0cc      	b.n	8005d86 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005bec:	4b68      	ldr	r3, [pc, #416]	; (8005d90 <HAL_RCC_ClockConfig+0x1b8>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f003 0307 	and.w	r3, r3, #7
 8005bf4:	683a      	ldr	r2, [r7, #0]
 8005bf6:	429a      	cmp	r2, r3
 8005bf8:	d90c      	bls.n	8005c14 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bfa:	4b65      	ldr	r3, [pc, #404]	; (8005d90 <HAL_RCC_ClockConfig+0x1b8>)
 8005bfc:	683a      	ldr	r2, [r7, #0]
 8005bfe:	b2d2      	uxtb	r2, r2
 8005c00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c02:	4b63      	ldr	r3, [pc, #396]	; (8005d90 <HAL_RCC_ClockConfig+0x1b8>)
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f003 0307 	and.w	r3, r3, #7
 8005c0a:	683a      	ldr	r2, [r7, #0]
 8005c0c:	429a      	cmp	r2, r3
 8005c0e:	d001      	beq.n	8005c14 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005c10:	2301      	movs	r3, #1
 8005c12:	e0b8      	b.n	8005d86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f003 0302 	and.w	r3, r3, #2
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d020      	beq.n	8005c62 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f003 0304 	and.w	r3, r3, #4
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d005      	beq.n	8005c38 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005c2c:	4b59      	ldr	r3, [pc, #356]	; (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005c2e:	689b      	ldr	r3, [r3, #8]
 8005c30:	4a58      	ldr	r2, [pc, #352]	; (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005c32:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005c36:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f003 0308 	and.w	r3, r3, #8
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d005      	beq.n	8005c50 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005c44:	4b53      	ldr	r3, [pc, #332]	; (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005c46:	689b      	ldr	r3, [r3, #8]
 8005c48:	4a52      	ldr	r2, [pc, #328]	; (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005c4a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005c4e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c50:	4b50      	ldr	r3, [pc, #320]	; (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	689b      	ldr	r3, [r3, #8]
 8005c5c:	494d      	ldr	r1, [pc, #308]	; (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f003 0301 	and.w	r3, r3, #1
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d044      	beq.n	8005cf8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	685b      	ldr	r3, [r3, #4]
 8005c72:	2b01      	cmp	r3, #1
 8005c74:	d107      	bne.n	8005c86 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c76:	4b47      	ldr	r3, [pc, #284]	; (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d119      	bne.n	8005cb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	e07f      	b.n	8005d86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	2b02      	cmp	r3, #2
 8005c8c:	d003      	beq.n	8005c96 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c92:	2b03      	cmp	r3, #3
 8005c94:	d107      	bne.n	8005ca6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c96:	4b3f      	ldr	r3, [pc, #252]	; (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d109      	bne.n	8005cb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	e06f      	b.n	8005d86 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ca6:	4b3b      	ldr	r3, [pc, #236]	; (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f003 0302 	and.w	r3, r3, #2
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d101      	bne.n	8005cb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	e067      	b.n	8005d86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005cb6:	4b37      	ldr	r3, [pc, #220]	; (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	f023 0203 	bic.w	r2, r3, #3
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	4934      	ldr	r1, [pc, #208]	; (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005cc4:	4313      	orrs	r3, r2
 8005cc6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005cc8:	f7fd ff30 	bl	8003b2c <HAL_GetTick>
 8005ccc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cce:	e00a      	b.n	8005ce6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005cd0:	f7fd ff2c 	bl	8003b2c <HAL_GetTick>
 8005cd4:	4602      	mov	r2, r0
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	1ad3      	subs	r3, r2, r3
 8005cda:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d901      	bls.n	8005ce6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005ce2:	2303      	movs	r3, #3
 8005ce4:	e04f      	b.n	8005d86 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ce6:	4b2b      	ldr	r3, [pc, #172]	; (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	f003 020c 	and.w	r2, r3, #12
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	685b      	ldr	r3, [r3, #4]
 8005cf2:	009b      	lsls	r3, r3, #2
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d1eb      	bne.n	8005cd0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005cf8:	4b25      	ldr	r3, [pc, #148]	; (8005d90 <HAL_RCC_ClockConfig+0x1b8>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f003 0307 	and.w	r3, r3, #7
 8005d00:	683a      	ldr	r2, [r7, #0]
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d20c      	bcs.n	8005d20 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d06:	4b22      	ldr	r3, [pc, #136]	; (8005d90 <HAL_RCC_ClockConfig+0x1b8>)
 8005d08:	683a      	ldr	r2, [r7, #0]
 8005d0a:	b2d2      	uxtb	r2, r2
 8005d0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d0e:	4b20      	ldr	r3, [pc, #128]	; (8005d90 <HAL_RCC_ClockConfig+0x1b8>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f003 0307 	and.w	r3, r3, #7
 8005d16:	683a      	ldr	r2, [r7, #0]
 8005d18:	429a      	cmp	r2, r3
 8005d1a:	d001      	beq.n	8005d20 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	e032      	b.n	8005d86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f003 0304 	and.w	r3, r3, #4
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d008      	beq.n	8005d3e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d2c:	4b19      	ldr	r3, [pc, #100]	; (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005d2e:	689b      	ldr	r3, [r3, #8]
 8005d30:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	68db      	ldr	r3, [r3, #12]
 8005d38:	4916      	ldr	r1, [pc, #88]	; (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f003 0308 	and.w	r3, r3, #8
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d009      	beq.n	8005d5e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005d4a:	4b12      	ldr	r3, [pc, #72]	; (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005d4c:	689b      	ldr	r3, [r3, #8]
 8005d4e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	691b      	ldr	r3, [r3, #16]
 8005d56:	00db      	lsls	r3, r3, #3
 8005d58:	490e      	ldr	r1, [pc, #56]	; (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005d5e:	f000 f821 	bl	8005da4 <HAL_RCC_GetSysClockFreq>
 8005d62:	4602      	mov	r2, r0
 8005d64:	4b0b      	ldr	r3, [pc, #44]	; (8005d94 <HAL_RCC_ClockConfig+0x1bc>)
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	091b      	lsrs	r3, r3, #4
 8005d6a:	f003 030f 	and.w	r3, r3, #15
 8005d6e:	490a      	ldr	r1, [pc, #40]	; (8005d98 <HAL_RCC_ClockConfig+0x1c0>)
 8005d70:	5ccb      	ldrb	r3, [r1, r3]
 8005d72:	fa22 f303 	lsr.w	r3, r2, r3
 8005d76:	4a09      	ldr	r2, [pc, #36]	; (8005d9c <HAL_RCC_ClockConfig+0x1c4>)
 8005d78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005d7a:	4b09      	ldr	r3, [pc, #36]	; (8005da0 <HAL_RCC_ClockConfig+0x1c8>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f7fd f8b2 	bl	8002ee8 <HAL_InitTick>

  return HAL_OK;
 8005d84:	2300      	movs	r3, #0
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	3710      	adds	r7, #16
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bd80      	pop	{r7, pc}
 8005d8e:	bf00      	nop
 8005d90:	40023c00 	.word	0x40023c00
 8005d94:	40023800 	.word	0x40023800
 8005d98:	08010f98 	.word	0x08010f98
 8005d9c:	20000044 	.word	0x20000044
 8005da0:	20000048 	.word	0x20000048

08005da4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005da4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005da8:	b090      	sub	sp, #64	; 0x40
 8005daa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005dac:	2300      	movs	r3, #0
 8005dae:	637b      	str	r3, [r7, #52]	; 0x34
 8005db0:	2300      	movs	r3, #0
 8005db2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005db4:	2300      	movs	r3, #0
 8005db6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8005db8:	2300      	movs	r3, #0
 8005dba:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005dbc:	4b59      	ldr	r3, [pc, #356]	; (8005f24 <HAL_RCC_GetSysClockFreq+0x180>)
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	f003 030c 	and.w	r3, r3, #12
 8005dc4:	2b08      	cmp	r3, #8
 8005dc6:	d00d      	beq.n	8005de4 <HAL_RCC_GetSysClockFreq+0x40>
 8005dc8:	2b08      	cmp	r3, #8
 8005dca:	f200 80a1 	bhi.w	8005f10 <HAL_RCC_GetSysClockFreq+0x16c>
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d002      	beq.n	8005dd8 <HAL_RCC_GetSysClockFreq+0x34>
 8005dd2:	2b04      	cmp	r3, #4
 8005dd4:	d003      	beq.n	8005dde <HAL_RCC_GetSysClockFreq+0x3a>
 8005dd6:	e09b      	b.n	8005f10 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005dd8:	4b53      	ldr	r3, [pc, #332]	; (8005f28 <HAL_RCC_GetSysClockFreq+0x184>)
 8005dda:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8005ddc:	e09b      	b.n	8005f16 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005dde:	4b53      	ldr	r3, [pc, #332]	; (8005f2c <HAL_RCC_GetSysClockFreq+0x188>)
 8005de0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005de2:	e098      	b.n	8005f16 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005de4:	4b4f      	ldr	r3, [pc, #316]	; (8005f24 <HAL_RCC_GetSysClockFreq+0x180>)
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005dec:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005dee:	4b4d      	ldr	r3, [pc, #308]	; (8005f24 <HAL_RCC_GetSysClockFreq+0x180>)
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d028      	beq.n	8005e4c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005dfa:	4b4a      	ldr	r3, [pc, #296]	; (8005f24 <HAL_RCC_GetSysClockFreq+0x180>)
 8005dfc:	685b      	ldr	r3, [r3, #4]
 8005dfe:	099b      	lsrs	r3, r3, #6
 8005e00:	2200      	movs	r2, #0
 8005e02:	623b      	str	r3, [r7, #32]
 8005e04:	627a      	str	r2, [r7, #36]	; 0x24
 8005e06:	6a3b      	ldr	r3, [r7, #32]
 8005e08:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005e0c:	2100      	movs	r1, #0
 8005e0e:	4b47      	ldr	r3, [pc, #284]	; (8005f2c <HAL_RCC_GetSysClockFreq+0x188>)
 8005e10:	fb03 f201 	mul.w	r2, r3, r1
 8005e14:	2300      	movs	r3, #0
 8005e16:	fb00 f303 	mul.w	r3, r0, r3
 8005e1a:	4413      	add	r3, r2
 8005e1c:	4a43      	ldr	r2, [pc, #268]	; (8005f2c <HAL_RCC_GetSysClockFreq+0x188>)
 8005e1e:	fba0 1202 	umull	r1, r2, r0, r2
 8005e22:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005e24:	460a      	mov	r2, r1
 8005e26:	62ba      	str	r2, [r7, #40]	; 0x28
 8005e28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005e2a:	4413      	add	r3, r2
 8005e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005e2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e30:	2200      	movs	r2, #0
 8005e32:	61bb      	str	r3, [r7, #24]
 8005e34:	61fa      	str	r2, [r7, #28]
 8005e36:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e3a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005e3e:	f7fa feb3 	bl	8000ba8 <__aeabi_uldivmod>
 8005e42:	4602      	mov	r2, r0
 8005e44:	460b      	mov	r3, r1
 8005e46:	4613      	mov	r3, r2
 8005e48:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e4a:	e053      	b.n	8005ef4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e4c:	4b35      	ldr	r3, [pc, #212]	; (8005f24 <HAL_RCC_GetSysClockFreq+0x180>)
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	099b      	lsrs	r3, r3, #6
 8005e52:	2200      	movs	r2, #0
 8005e54:	613b      	str	r3, [r7, #16]
 8005e56:	617a      	str	r2, [r7, #20]
 8005e58:	693b      	ldr	r3, [r7, #16]
 8005e5a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005e5e:	f04f 0b00 	mov.w	fp, #0
 8005e62:	4652      	mov	r2, sl
 8005e64:	465b      	mov	r3, fp
 8005e66:	f04f 0000 	mov.w	r0, #0
 8005e6a:	f04f 0100 	mov.w	r1, #0
 8005e6e:	0159      	lsls	r1, r3, #5
 8005e70:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005e74:	0150      	lsls	r0, r2, #5
 8005e76:	4602      	mov	r2, r0
 8005e78:	460b      	mov	r3, r1
 8005e7a:	ebb2 080a 	subs.w	r8, r2, sl
 8005e7e:	eb63 090b 	sbc.w	r9, r3, fp
 8005e82:	f04f 0200 	mov.w	r2, #0
 8005e86:	f04f 0300 	mov.w	r3, #0
 8005e8a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005e8e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005e92:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005e96:	ebb2 0408 	subs.w	r4, r2, r8
 8005e9a:	eb63 0509 	sbc.w	r5, r3, r9
 8005e9e:	f04f 0200 	mov.w	r2, #0
 8005ea2:	f04f 0300 	mov.w	r3, #0
 8005ea6:	00eb      	lsls	r3, r5, #3
 8005ea8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005eac:	00e2      	lsls	r2, r4, #3
 8005eae:	4614      	mov	r4, r2
 8005eb0:	461d      	mov	r5, r3
 8005eb2:	eb14 030a 	adds.w	r3, r4, sl
 8005eb6:	603b      	str	r3, [r7, #0]
 8005eb8:	eb45 030b 	adc.w	r3, r5, fp
 8005ebc:	607b      	str	r3, [r7, #4]
 8005ebe:	f04f 0200 	mov.w	r2, #0
 8005ec2:	f04f 0300 	mov.w	r3, #0
 8005ec6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005eca:	4629      	mov	r1, r5
 8005ecc:	028b      	lsls	r3, r1, #10
 8005ece:	4621      	mov	r1, r4
 8005ed0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005ed4:	4621      	mov	r1, r4
 8005ed6:	028a      	lsls	r2, r1, #10
 8005ed8:	4610      	mov	r0, r2
 8005eda:	4619      	mov	r1, r3
 8005edc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ede:	2200      	movs	r2, #0
 8005ee0:	60bb      	str	r3, [r7, #8]
 8005ee2:	60fa      	str	r2, [r7, #12]
 8005ee4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005ee8:	f7fa fe5e 	bl	8000ba8 <__aeabi_uldivmod>
 8005eec:	4602      	mov	r2, r0
 8005eee:	460b      	mov	r3, r1
 8005ef0:	4613      	mov	r3, r2
 8005ef2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005ef4:	4b0b      	ldr	r3, [pc, #44]	; (8005f24 <HAL_RCC_GetSysClockFreq+0x180>)
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	0c1b      	lsrs	r3, r3, #16
 8005efa:	f003 0303 	and.w	r3, r3, #3
 8005efe:	3301      	adds	r3, #1
 8005f00:	005b      	lsls	r3, r3, #1
 8005f02:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005f04:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005f06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f08:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f0c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005f0e:	e002      	b.n	8005f16 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005f10:	4b05      	ldr	r3, [pc, #20]	; (8005f28 <HAL_RCC_GetSysClockFreq+0x184>)
 8005f12:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005f14:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005f16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	3740      	adds	r7, #64	; 0x40
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f22:	bf00      	nop
 8005f24:	40023800 	.word	0x40023800
 8005f28:	00f42400 	.word	0x00f42400
 8005f2c:	00b71b00 	.word	0x00b71b00

08005f30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f30:	b480      	push	{r7}
 8005f32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f34:	4b03      	ldr	r3, [pc, #12]	; (8005f44 <HAL_RCC_GetHCLKFreq+0x14>)
 8005f36:	681b      	ldr	r3, [r3, #0]
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f40:	4770      	bx	lr
 8005f42:	bf00      	nop
 8005f44:	20000044 	.word	0x20000044

08005f48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005f4c:	f7ff fff0 	bl	8005f30 <HAL_RCC_GetHCLKFreq>
 8005f50:	4602      	mov	r2, r0
 8005f52:	4b05      	ldr	r3, [pc, #20]	; (8005f68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f54:	689b      	ldr	r3, [r3, #8]
 8005f56:	0a9b      	lsrs	r3, r3, #10
 8005f58:	f003 0307 	and.w	r3, r3, #7
 8005f5c:	4903      	ldr	r1, [pc, #12]	; (8005f6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f5e:	5ccb      	ldrb	r3, [r1, r3]
 8005f60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f64:	4618      	mov	r0, r3
 8005f66:	bd80      	pop	{r7, pc}
 8005f68:	40023800 	.word	0x40023800
 8005f6c:	08010fa8 	.word	0x08010fa8

08005f70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005f74:	f7ff ffdc 	bl	8005f30 <HAL_RCC_GetHCLKFreq>
 8005f78:	4602      	mov	r2, r0
 8005f7a:	4b05      	ldr	r3, [pc, #20]	; (8005f90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f7c:	689b      	ldr	r3, [r3, #8]
 8005f7e:	0b5b      	lsrs	r3, r3, #13
 8005f80:	f003 0307 	and.w	r3, r3, #7
 8005f84:	4903      	ldr	r1, [pc, #12]	; (8005f94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f86:	5ccb      	ldrb	r3, [r1, r3]
 8005f88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	bd80      	pop	{r7, pc}
 8005f90:	40023800 	.word	0x40023800
 8005f94:	08010fa8 	.word	0x08010fa8

08005f98 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b083      	sub	sp, #12
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
 8005fa0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	220f      	movs	r2, #15
 8005fa6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005fa8:	4b12      	ldr	r3, [pc, #72]	; (8005ff4 <HAL_RCC_GetClockConfig+0x5c>)
 8005faa:	689b      	ldr	r3, [r3, #8]
 8005fac:	f003 0203 	and.w	r2, r3, #3
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005fb4:	4b0f      	ldr	r3, [pc, #60]	; (8005ff4 <HAL_RCC_GetClockConfig+0x5c>)
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005fc0:	4b0c      	ldr	r3, [pc, #48]	; (8005ff4 <HAL_RCC_GetClockConfig+0x5c>)
 8005fc2:	689b      	ldr	r3, [r3, #8]
 8005fc4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005fcc:	4b09      	ldr	r3, [pc, #36]	; (8005ff4 <HAL_RCC_GetClockConfig+0x5c>)
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	08db      	lsrs	r3, r3, #3
 8005fd2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005fda:	4b07      	ldr	r3, [pc, #28]	; (8005ff8 <HAL_RCC_GetClockConfig+0x60>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f003 0207 	and.w	r2, r3, #7
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	601a      	str	r2, [r3, #0]
}
 8005fe6:	bf00      	nop
 8005fe8:	370c      	adds	r7, #12
 8005fea:	46bd      	mov	sp, r7
 8005fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff0:	4770      	bx	lr
 8005ff2:	bf00      	nop
 8005ff4:	40023800 	.word	0x40023800
 8005ff8:	40023c00 	.word	0x40023c00

08005ffc <HAL_SMBUS_Init>:
  * @param  hsmbus pointer to a SMBUS_HandleTypeDef structure that contains
  *         the configuration information for the specified SMBUS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SMBUS_Init(SMBUS_HandleTypeDef *hsmbus)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b084      	sub	sp, #16
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 8006004:	2300      	movs	r3, #0
 8006006:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 8006008:	2300      	movs	r3, #0
 800600a:	60bb      	str	r3, [r7, #8]

  /* Check the SMBUS handle allocation */
  if (hsmbus == NULL)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d101      	bne.n	8006016 <HAL_SMBUS_Init+0x1a>
  {
    return HAL_ERROR;
 8006012:	2301      	movs	r3, #1
 8006014:	e0a1      	b.n	800615a <HAL_SMBUS_Init+0x15e>
  assert_param(IS_SMBUS_GENERAL_CALL(hsmbus->Init.GeneralCallMode));
  assert_param(IS_SMBUS_NO_STRETCH(hsmbus->Init.NoStretchMode));
  assert_param(IS_SMBUS_PEC(hsmbus->Init.PacketErrorCheckMode));
  assert_param(IS_SMBUS_PERIPHERAL_MODE(hsmbus->Init.PeripheralMode));

  if (hsmbus->State == HAL_SMBUS_STATE_RESET)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800601c:	b2db      	uxtb	r3, r3
 800601e:	2b00      	cmp	r3, #0
 8006020:	d106      	bne.n	8006030 <HAL_SMBUS_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hsmbus->Lock = HAL_UNLOCKED;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2200      	movs	r2, #0
 8006026:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hsmbus->MspInitCallback(hsmbus);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_SMBUS_MspInit(hsmbus);
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f7fc fd76 	bl	8002b1c <HAL_SMBUS_MspInit>
#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
  }

  hsmbus->State = HAL_SMBUS_STATE_BUSY;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2224      	movs	r2, #36	; 0x24
 8006034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected SMBUS peripheral */
  __HAL_SMBUS_DISABLE(hsmbus);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	681a      	ldr	r2, [r3, #0]
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f022 0201 	bic.w	r2, r2, #1
 8006046:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006048:	f7ff ff7e 	bl	8005f48 <HAL_RCC_GetPCLK1Freq>
 800604c:	60b8      	str	r0, [r7, #8]

  /* Calculate frequency range */
  freqrange = SMBUS_FREQRANGE(pclk1);
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	4a44      	ldr	r2, [pc, #272]	; (8006164 <HAL_SMBUS_Init+0x168>)
 8006052:	fba2 2303 	umull	r2, r3, r2, r3
 8006056:	0c9b      	lsrs	r3, r3, #18
 8006058:	60fb      	str	r3, [r7, #12]

  /*---------------------------- SMBUSx CR2 Configuration ----------------------*/
  /* Configure SMBUSx: Frequency range */
  MODIFY_REG(hsmbus->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	685b      	ldr	r3, [r3, #4]
 8006060:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	68fa      	ldr	r2, [r7, #12]
 800606a:	430a      	orrs	r2, r1
 800606c:	605a      	str	r2, [r3, #4]

  /*---------------------------- SMBUSx TRISE Configuration --------------------*/
  /* Configure SMBUSx: Rise Time */
  MODIFY_REG(hsmbus->Instance->TRISE, I2C_TRISE_TRISE, SMBUS_RISE_TIME(freqrange));
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	6a1b      	ldr	r3, [r3, #32]
 8006074:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	1c5a      	adds	r2, r3, #1
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	430a      	orrs	r2, r1
 8006082:	621a      	str	r2, [r3, #32]

  /*---------------------------- SMBUSx CCR Configuration ----------------------*/
  /* Configure SMBUSx: Speed */
  MODIFY_REG(hsmbus->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), SMBUS_SPEED_STANDARD(pclk1, hsmbus->Init.ClockSpeed));
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	69db      	ldr	r3, [r3, #28]
 800608a:	f423 434f 	bic.w	r3, r3, #52992	; 0xcf00
 800608e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006092:	687a      	ldr	r2, [r7, #4]
 8006094:	6852      	ldr	r2, [r2, #4]
 8006096:	0052      	lsls	r2, r2, #1
 8006098:	68b9      	ldr	r1, [r7, #8]
 800609a:	fbb1 f1f2 	udiv	r1, r1, r2
 800609e:	f640 72fc 	movw	r2, #4092	; 0xffc
 80060a2:	400a      	ands	r2, r1
 80060a4:	2a00      	cmp	r2, #0
 80060a6:	d006      	beq.n	80060b6 <HAL_SMBUS_Init+0xba>
 80060a8:	687a      	ldr	r2, [r7, #4]
 80060aa:	6852      	ldr	r2, [r2, #4]
 80060ac:	0052      	lsls	r2, r2, #1
 80060ae:	68b9      	ldr	r1, [r7, #8]
 80060b0:	fbb1 f2f2 	udiv	r2, r1, r2
 80060b4:	e000      	b.n	80060b8 <HAL_SMBUS_Init+0xbc>
 80060b6:	2204      	movs	r2, #4
 80060b8:	6879      	ldr	r1, [r7, #4]
 80060ba:	6809      	ldr	r1, [r1, #0]
 80060bc:	4313      	orrs	r3, r2
 80060be:	61cb      	str	r3, [r1, #28]

  /*---------------------------- SMBUSx CR1 Configuration ----------------------*/
  /* Configure SMBUSx: Generalcall , PEC , Peripheral mode and  NoStretch mode */
  MODIFY_REG(hsmbus->Instance->CR1, (I2C_CR1_NOSTRETCH | I2C_CR1_ENGC | I2C_CR1_ENPEC | I2C_CR1_ENARP | I2C_CR1_SMBTYPE | I2C_CR1_SMBUS), (hsmbus->Init.NoStretchMode | hsmbus->Init.GeneralCallMode |  hsmbus->Init.PacketErrorCheckMode | hsmbus->Init.PeripheralMode));
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f023 01fa 	bic.w	r1, r3, #250	; 0xfa
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6a1a      	ldr	r2, [r3, #32]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	69db      	ldr	r3, [r3, #28]
 80060d2:	431a      	orrs	r2, r3
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060d8:	431a      	orrs	r2, r3
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060de:	431a      	orrs	r2, r3
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	430a      	orrs	r2, r1
 80060e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- SMBUSx OAR1 Configuration ---------------------*/
  /* Configure SMBUSx: Own Address1 and addressing mode */
  MODIFY_REG(hsmbus->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hsmbus->Init.AddressingMode | hsmbus->Init.OwnAddress1));
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80060f2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80060f6:	687a      	ldr	r2, [r7, #4]
 80060f8:	6911      	ldr	r1, [r2, #16]
 80060fa:	687a      	ldr	r2, [r7, #4]
 80060fc:	68d2      	ldr	r2, [r2, #12]
 80060fe:	4311      	orrs	r1, r2
 8006100:	687a      	ldr	r2, [r7, #4]
 8006102:	6812      	ldr	r2, [r2, #0]
 8006104:	430b      	orrs	r3, r1
 8006106:	6093      	str	r3, [r2, #8]

  /*---------------------------- SMBUSx OAR2 Configuration ---------------------*/
  /* Configure SMBUSx: Dual mode and Own Address2 */
  MODIFY_REG(hsmbus->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hsmbus->Init.DualAddressMode | hsmbus->Init.OwnAddress2));
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	68db      	ldr	r3, [r3, #12]
 800610e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	695a      	ldr	r2, [r3, #20]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	699b      	ldr	r3, [r3, #24]
 800611a:	431a      	orrs	r2, r3
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	430a      	orrs	r2, r1
 8006122:	60da      	str	r2, [r3, #12]
  /* Configure SMBUSx: Analog noise filter */
  SET_BIT(hsmbus->Instance->FLTR, hsmbus->Init.AnalogFilter);
#endif

  /* Enable the selected SMBUS peripheral */
  __HAL_SMBUS_ENABLE(hsmbus);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	681a      	ldr	r2, [r3, #0]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f042 0201 	orr.w	r2, r2, #1
 8006132:	601a      	str	r2, [r3, #0]

  hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2200      	movs	r2, #0
 8006138:	641a      	str	r2, [r3, #64]	; 0x40
  hsmbus->State = HAL_SMBUS_STATE_READY;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2220      	movs	r2, #32
 800613e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hsmbus->PreviousState = SMBUS_STATE_NONE;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2200      	movs	r2, #0
 8006146:	639a      	str	r2, [r3, #56]	; 0x38
  hsmbus->Mode = HAL_SMBUS_MODE_NONE;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2200      	movs	r2, #0
 800614c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  hsmbus->XferPEC = 0x00;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2200      	movs	r2, #0
 8006154:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  return HAL_OK;
 8006158:	2300      	movs	r3, #0
}
 800615a:	4618      	mov	r0, r3
 800615c:	3710      	adds	r7, #16
 800615e:	46bd      	mov	sp, r7
 8006160:	bd80      	pop	{r7, pc}
 8006162:	bf00      	nop
 8006164:	431bde83 	.word	0x431bde83

08006168 <HAL_SMBUS_EnableAlert_IT>:
  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
  *         the configuration information for the specified SMBUSx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SMBUS_EnableAlert_IT(SMBUS_HandleTypeDef *hsmbus)
{
 8006168:	b480      	push	{r7}
 800616a:	b083      	sub	sp, #12
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  /* Enable SMBus alert */
  SET_BIT(hsmbus->Instance->CR1, I2C_CR1_ALERT);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	681a      	ldr	r2, [r3, #0]
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800617e:	601a      	str	r2, [r3, #0]

  /* Clear ALERT flag */
  __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_SMBALERT);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f46f 4200 	mvn.w	r2, #32768	; 0x8000
 8006188:	615a      	str	r2, [r3, #20]

  /* Enable Alert Interrupt */
  __HAL_SMBUS_ENABLE_IT(hsmbus, SMBUS_IT_ERR);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	685a      	ldr	r2, [r3, #4]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006198:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800619a:	2300      	movs	r3, #0
}
 800619c:	4618      	mov	r0, r3
 800619e:	370c      	adds	r7, #12
 80061a0:	46bd      	mov	sp, r7
 80061a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a6:	4770      	bx	lr

080061a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b082      	sub	sp, #8
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d101      	bne.n	80061ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80061b6:	2301      	movs	r3, #1
 80061b8:	e041      	b.n	800623e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061c0:	b2db      	uxtb	r3, r3
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d106      	bne.n	80061d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2200      	movs	r2, #0
 80061ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f7fd fa42 	bl	8003658 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2202      	movs	r2, #2
 80061d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681a      	ldr	r2, [r3, #0]
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	3304      	adds	r3, #4
 80061e4:	4619      	mov	r1, r3
 80061e6:	4610      	mov	r0, r2
 80061e8:	f001 f812 	bl	8007210 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2201      	movs	r2, #1
 80061f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2201      	movs	r2, #1
 80061f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2201      	movs	r2, #1
 8006208:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2201      	movs	r2, #1
 8006210:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2201      	movs	r2, #1
 8006218:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2201      	movs	r2, #1
 8006220:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2201      	movs	r2, #1
 8006228:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2201      	movs	r2, #1
 8006230:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2201      	movs	r2, #1
 8006238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800623c:	2300      	movs	r3, #0
}
 800623e:	4618      	mov	r0, r3
 8006240:	3708      	adds	r7, #8
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}
	...

08006248 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006248:	b480      	push	{r7}
 800624a:	b085      	sub	sp, #20
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006256:	b2db      	uxtb	r3, r3
 8006258:	2b01      	cmp	r3, #1
 800625a:	d001      	beq.n	8006260 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800625c:	2301      	movs	r3, #1
 800625e:	e04e      	b.n	80062fe <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2202      	movs	r2, #2
 8006264:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	68da      	ldr	r2, [r3, #12]
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f042 0201 	orr.w	r2, r2, #1
 8006276:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a23      	ldr	r2, [pc, #140]	; (800630c <HAL_TIM_Base_Start_IT+0xc4>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d022      	beq.n	80062c8 <HAL_TIM_Base_Start_IT+0x80>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800628a:	d01d      	beq.n	80062c8 <HAL_TIM_Base_Start_IT+0x80>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a1f      	ldr	r2, [pc, #124]	; (8006310 <HAL_TIM_Base_Start_IT+0xc8>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d018      	beq.n	80062c8 <HAL_TIM_Base_Start_IT+0x80>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4a1e      	ldr	r2, [pc, #120]	; (8006314 <HAL_TIM_Base_Start_IT+0xcc>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d013      	beq.n	80062c8 <HAL_TIM_Base_Start_IT+0x80>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4a1c      	ldr	r2, [pc, #112]	; (8006318 <HAL_TIM_Base_Start_IT+0xd0>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d00e      	beq.n	80062c8 <HAL_TIM_Base_Start_IT+0x80>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4a1b      	ldr	r2, [pc, #108]	; (800631c <HAL_TIM_Base_Start_IT+0xd4>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d009      	beq.n	80062c8 <HAL_TIM_Base_Start_IT+0x80>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4a19      	ldr	r2, [pc, #100]	; (8006320 <HAL_TIM_Base_Start_IT+0xd8>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d004      	beq.n	80062c8 <HAL_TIM_Base_Start_IT+0x80>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4a18      	ldr	r2, [pc, #96]	; (8006324 <HAL_TIM_Base_Start_IT+0xdc>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d111      	bne.n	80062ec <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	689b      	ldr	r3, [r3, #8]
 80062ce:	f003 0307 	and.w	r3, r3, #7
 80062d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	2b06      	cmp	r3, #6
 80062d8:	d010      	beq.n	80062fc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	681a      	ldr	r2, [r3, #0]
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f042 0201 	orr.w	r2, r2, #1
 80062e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062ea:	e007      	b.n	80062fc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	681a      	ldr	r2, [r3, #0]
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f042 0201 	orr.w	r2, r2, #1
 80062fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80062fc:	2300      	movs	r3, #0
}
 80062fe:	4618      	mov	r0, r3
 8006300:	3714      	adds	r7, #20
 8006302:	46bd      	mov	sp, r7
 8006304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006308:	4770      	bx	lr
 800630a:	bf00      	nop
 800630c:	40010000 	.word	0x40010000
 8006310:	40000400 	.word	0x40000400
 8006314:	40000800 	.word	0x40000800
 8006318:	40000c00 	.word	0x40000c00
 800631c:	40010400 	.word	0x40010400
 8006320:	40014000 	.word	0x40014000
 8006324:	40001800 	.word	0x40001800

08006328 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b082      	sub	sp, #8
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d101      	bne.n	800633a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006336:	2301      	movs	r3, #1
 8006338:	e041      	b.n	80063be <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006340:	b2db      	uxtb	r3, r3
 8006342:	2b00      	cmp	r3, #0
 8006344:	d106      	bne.n	8006354 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2200      	movs	r2, #0
 800634a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800634e:	6878      	ldr	r0, [r7, #4]
 8006350:	f7fd f93a 	bl	80035c8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2202      	movs	r2, #2
 8006358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681a      	ldr	r2, [r3, #0]
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	3304      	adds	r3, #4
 8006364:	4619      	mov	r1, r3
 8006366:	4610      	mov	r0, r2
 8006368:	f000 ff52 	bl	8007210 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2201      	movs	r2, #1
 8006370:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2201      	movs	r2, #1
 8006378:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2201      	movs	r2, #1
 8006380:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2201      	movs	r2, #1
 8006388:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2201      	movs	r2, #1
 8006390:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2201      	movs	r2, #1
 8006398:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2201      	movs	r2, #1
 80063a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2201      	movs	r2, #1
 80063a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2201      	movs	r2, #1
 80063b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2201      	movs	r2, #1
 80063b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80063bc:	2300      	movs	r3, #0
}
 80063be:	4618      	mov	r0, r3
 80063c0:	3708      	adds	r7, #8
 80063c2:	46bd      	mov	sp, r7
 80063c4:	bd80      	pop	{r7, pc}
	...

080063c8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b084      	sub	sp, #16
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
 80063d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d109      	bne.n	80063ec <HAL_TIM_PWM_Start+0x24>
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80063de:	b2db      	uxtb	r3, r3
 80063e0:	2b01      	cmp	r3, #1
 80063e2:	bf14      	ite	ne
 80063e4:	2301      	movne	r3, #1
 80063e6:	2300      	moveq	r3, #0
 80063e8:	b2db      	uxtb	r3, r3
 80063ea:	e022      	b.n	8006432 <HAL_TIM_PWM_Start+0x6a>
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	2b04      	cmp	r3, #4
 80063f0:	d109      	bne.n	8006406 <HAL_TIM_PWM_Start+0x3e>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80063f8:	b2db      	uxtb	r3, r3
 80063fa:	2b01      	cmp	r3, #1
 80063fc:	bf14      	ite	ne
 80063fe:	2301      	movne	r3, #1
 8006400:	2300      	moveq	r3, #0
 8006402:	b2db      	uxtb	r3, r3
 8006404:	e015      	b.n	8006432 <HAL_TIM_PWM_Start+0x6a>
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	2b08      	cmp	r3, #8
 800640a:	d109      	bne.n	8006420 <HAL_TIM_PWM_Start+0x58>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006412:	b2db      	uxtb	r3, r3
 8006414:	2b01      	cmp	r3, #1
 8006416:	bf14      	ite	ne
 8006418:	2301      	movne	r3, #1
 800641a:	2300      	moveq	r3, #0
 800641c:	b2db      	uxtb	r3, r3
 800641e:	e008      	b.n	8006432 <HAL_TIM_PWM_Start+0x6a>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006426:	b2db      	uxtb	r3, r3
 8006428:	2b01      	cmp	r3, #1
 800642a:	bf14      	ite	ne
 800642c:	2301      	movne	r3, #1
 800642e:	2300      	moveq	r3, #0
 8006430:	b2db      	uxtb	r3, r3
 8006432:	2b00      	cmp	r3, #0
 8006434:	d001      	beq.n	800643a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	e07c      	b.n	8006534 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d104      	bne.n	800644a <HAL_TIM_PWM_Start+0x82>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2202      	movs	r2, #2
 8006444:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006448:	e013      	b.n	8006472 <HAL_TIM_PWM_Start+0xaa>
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	2b04      	cmp	r3, #4
 800644e:	d104      	bne.n	800645a <HAL_TIM_PWM_Start+0x92>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2202      	movs	r2, #2
 8006454:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006458:	e00b      	b.n	8006472 <HAL_TIM_PWM_Start+0xaa>
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	2b08      	cmp	r3, #8
 800645e:	d104      	bne.n	800646a <HAL_TIM_PWM_Start+0xa2>
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2202      	movs	r2, #2
 8006464:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006468:	e003      	b.n	8006472 <HAL_TIM_PWM_Start+0xaa>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2202      	movs	r2, #2
 800646e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	2201      	movs	r2, #1
 8006478:	6839      	ldr	r1, [r7, #0]
 800647a:	4618      	mov	r0, r3
 800647c:	f001 fadc 	bl	8007a38 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	4a2d      	ldr	r2, [pc, #180]	; (800653c <HAL_TIM_PWM_Start+0x174>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d004      	beq.n	8006494 <HAL_TIM_PWM_Start+0xcc>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4a2c      	ldr	r2, [pc, #176]	; (8006540 <HAL_TIM_PWM_Start+0x178>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d101      	bne.n	8006498 <HAL_TIM_PWM_Start+0xd0>
 8006494:	2301      	movs	r3, #1
 8006496:	e000      	b.n	800649a <HAL_TIM_PWM_Start+0xd2>
 8006498:	2300      	movs	r3, #0
 800649a:	2b00      	cmp	r3, #0
 800649c:	d007      	beq.n	80064ae <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80064ac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	4a22      	ldr	r2, [pc, #136]	; (800653c <HAL_TIM_PWM_Start+0x174>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d022      	beq.n	80064fe <HAL_TIM_PWM_Start+0x136>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064c0:	d01d      	beq.n	80064fe <HAL_TIM_PWM_Start+0x136>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	4a1f      	ldr	r2, [pc, #124]	; (8006544 <HAL_TIM_PWM_Start+0x17c>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d018      	beq.n	80064fe <HAL_TIM_PWM_Start+0x136>
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	4a1d      	ldr	r2, [pc, #116]	; (8006548 <HAL_TIM_PWM_Start+0x180>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d013      	beq.n	80064fe <HAL_TIM_PWM_Start+0x136>
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4a1c      	ldr	r2, [pc, #112]	; (800654c <HAL_TIM_PWM_Start+0x184>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d00e      	beq.n	80064fe <HAL_TIM_PWM_Start+0x136>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	4a16      	ldr	r2, [pc, #88]	; (8006540 <HAL_TIM_PWM_Start+0x178>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d009      	beq.n	80064fe <HAL_TIM_PWM_Start+0x136>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	4a18      	ldr	r2, [pc, #96]	; (8006550 <HAL_TIM_PWM_Start+0x188>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d004      	beq.n	80064fe <HAL_TIM_PWM_Start+0x136>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4a16      	ldr	r2, [pc, #88]	; (8006554 <HAL_TIM_PWM_Start+0x18c>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d111      	bne.n	8006522 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	689b      	ldr	r3, [r3, #8]
 8006504:	f003 0307 	and.w	r3, r3, #7
 8006508:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	2b06      	cmp	r3, #6
 800650e:	d010      	beq.n	8006532 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	681a      	ldr	r2, [r3, #0]
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f042 0201 	orr.w	r2, r2, #1
 800651e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006520:	e007      	b.n	8006532 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	681a      	ldr	r2, [r3, #0]
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f042 0201 	orr.w	r2, r2, #1
 8006530:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006532:	2300      	movs	r3, #0
}
 8006534:	4618      	mov	r0, r3
 8006536:	3710      	adds	r7, #16
 8006538:	46bd      	mov	sp, r7
 800653a:	bd80      	pop	{r7, pc}
 800653c:	40010000 	.word	0x40010000
 8006540:	40010400 	.word	0x40010400
 8006544:	40000400 	.word	0x40000400
 8006548:	40000800 	.word	0x40000800
 800654c:	40000c00 	.word	0x40000c00
 8006550:	40014000 	.word	0x40014000
 8006554:	40001800 	.word	0x40001800

08006558 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b086      	sub	sp, #24
 800655c:	af00      	add	r7, sp, #0
 800655e:	60f8      	str	r0, [r7, #12]
 8006560:	60b9      	str	r1, [r7, #8]
 8006562:	607a      	str	r2, [r7, #4]
 8006564:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8006566:	2300      	movs	r3, #0
 8006568:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d109      	bne.n	8006584 <HAL_TIM_PWM_Start_DMA+0x2c>
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006576:	b2db      	uxtb	r3, r3
 8006578:	2b02      	cmp	r3, #2
 800657a:	bf0c      	ite	eq
 800657c:	2301      	moveq	r3, #1
 800657e:	2300      	movne	r3, #0
 8006580:	b2db      	uxtb	r3, r3
 8006582:	e022      	b.n	80065ca <HAL_TIM_PWM_Start_DMA+0x72>
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	2b04      	cmp	r3, #4
 8006588:	d109      	bne.n	800659e <HAL_TIM_PWM_Start_DMA+0x46>
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006590:	b2db      	uxtb	r3, r3
 8006592:	2b02      	cmp	r3, #2
 8006594:	bf0c      	ite	eq
 8006596:	2301      	moveq	r3, #1
 8006598:	2300      	movne	r3, #0
 800659a:	b2db      	uxtb	r3, r3
 800659c:	e015      	b.n	80065ca <HAL_TIM_PWM_Start_DMA+0x72>
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	2b08      	cmp	r3, #8
 80065a2:	d109      	bne.n	80065b8 <HAL_TIM_PWM_Start_DMA+0x60>
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80065aa:	b2db      	uxtb	r3, r3
 80065ac:	2b02      	cmp	r3, #2
 80065ae:	bf0c      	ite	eq
 80065b0:	2301      	moveq	r3, #1
 80065b2:	2300      	movne	r3, #0
 80065b4:	b2db      	uxtb	r3, r3
 80065b6:	e008      	b.n	80065ca <HAL_TIM_PWM_Start_DMA+0x72>
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80065be:	b2db      	uxtb	r3, r3
 80065c0:	2b02      	cmp	r3, #2
 80065c2:	bf0c      	ite	eq
 80065c4:	2301      	moveq	r3, #1
 80065c6:	2300      	movne	r3, #0
 80065c8:	b2db      	uxtb	r3, r3
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d001      	beq.n	80065d2 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 80065ce:	2302      	movs	r3, #2
 80065d0:	e171      	b.n	80068b6 <HAL_TIM_PWM_Start_DMA+0x35e>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80065d2:	68bb      	ldr	r3, [r7, #8]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d109      	bne.n	80065ec <HAL_TIM_PWM_Start_DMA+0x94>
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80065de:	b2db      	uxtb	r3, r3
 80065e0:	2b01      	cmp	r3, #1
 80065e2:	bf0c      	ite	eq
 80065e4:	2301      	moveq	r3, #1
 80065e6:	2300      	movne	r3, #0
 80065e8:	b2db      	uxtb	r3, r3
 80065ea:	e022      	b.n	8006632 <HAL_TIM_PWM_Start_DMA+0xda>
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	2b04      	cmp	r3, #4
 80065f0:	d109      	bne.n	8006606 <HAL_TIM_PWM_Start_DMA+0xae>
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80065f8:	b2db      	uxtb	r3, r3
 80065fa:	2b01      	cmp	r3, #1
 80065fc:	bf0c      	ite	eq
 80065fe:	2301      	moveq	r3, #1
 8006600:	2300      	movne	r3, #0
 8006602:	b2db      	uxtb	r3, r3
 8006604:	e015      	b.n	8006632 <HAL_TIM_PWM_Start_DMA+0xda>
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	2b08      	cmp	r3, #8
 800660a:	d109      	bne.n	8006620 <HAL_TIM_PWM_Start_DMA+0xc8>
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006612:	b2db      	uxtb	r3, r3
 8006614:	2b01      	cmp	r3, #1
 8006616:	bf0c      	ite	eq
 8006618:	2301      	moveq	r3, #1
 800661a:	2300      	movne	r3, #0
 800661c:	b2db      	uxtb	r3, r3
 800661e:	e008      	b.n	8006632 <HAL_TIM_PWM_Start_DMA+0xda>
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006626:	b2db      	uxtb	r3, r3
 8006628:	2b01      	cmp	r3, #1
 800662a:	bf0c      	ite	eq
 800662c:	2301      	moveq	r3, #1
 800662e:	2300      	movne	r3, #0
 8006630:	b2db      	uxtb	r3, r3
 8006632:	2b00      	cmp	r3, #0
 8006634:	d024      	beq.n	8006680 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) && (Length > 0U))
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d104      	bne.n	8006646 <HAL_TIM_PWM_Start_DMA+0xee>
 800663c:	887b      	ldrh	r3, [r7, #2]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d001      	beq.n	8006646 <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8006642:	2301      	movs	r3, #1
 8006644:	e137      	b.n	80068b6 <HAL_TIM_PWM_Start_DMA+0x35e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d104      	bne.n	8006656 <HAL_TIM_PWM_Start_DMA+0xfe>
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	2202      	movs	r2, #2
 8006650:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006654:	e016      	b.n	8006684 <HAL_TIM_PWM_Start_DMA+0x12c>
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	2b04      	cmp	r3, #4
 800665a:	d104      	bne.n	8006666 <HAL_TIM_PWM_Start_DMA+0x10e>
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	2202      	movs	r2, #2
 8006660:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006664:	e00e      	b.n	8006684 <HAL_TIM_PWM_Start_DMA+0x12c>
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	2b08      	cmp	r3, #8
 800666a:	d104      	bne.n	8006676 <HAL_TIM_PWM_Start_DMA+0x11e>
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	2202      	movs	r2, #2
 8006670:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006674:	e006      	b.n	8006684 <HAL_TIM_PWM_Start_DMA+0x12c>
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	2202      	movs	r2, #2
 800667a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800667e:	e001      	b.n	8006684 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8006680:	2301      	movs	r3, #1
 8006682:	e118      	b.n	80068b6 <HAL_TIM_PWM_Start_DMA+0x35e>
  }

  switch (Channel)
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	2b0c      	cmp	r3, #12
 8006688:	f200 80ae 	bhi.w	80067e8 <HAL_TIM_PWM_Start_DMA+0x290>
 800668c:	a201      	add	r2, pc, #4	; (adr r2, 8006694 <HAL_TIM_PWM_Start_DMA+0x13c>)
 800668e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006692:	bf00      	nop
 8006694:	080066c9 	.word	0x080066c9
 8006698:	080067e9 	.word	0x080067e9
 800669c:	080067e9 	.word	0x080067e9
 80066a0:	080067e9 	.word	0x080067e9
 80066a4:	08006711 	.word	0x08006711
 80066a8:	080067e9 	.word	0x080067e9
 80066ac:	080067e9 	.word	0x080067e9
 80066b0:	080067e9 	.word	0x080067e9
 80066b4:	08006759 	.word	0x08006759
 80066b8:	080067e9 	.word	0x080067e9
 80066bc:	080067e9 	.word	0x080067e9
 80066c0:	080067e9 	.word	0x080067e9
 80066c4:	080067a1 	.word	0x080067a1
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066cc:	4a7c      	ldr	r2, [pc, #496]	; (80068c0 <HAL_TIM_PWM_Start_DMA+0x368>)
 80066ce:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066d4:	4a7b      	ldr	r2, [pc, #492]	; (80068c4 <HAL_TIM_PWM_Start_DMA+0x36c>)
 80066d6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066dc:	4a7a      	ldr	r2, [pc, #488]	; (80068c8 <HAL_TIM_PWM_Start_DMA+0x370>)
 80066de:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80066e4:	6879      	ldr	r1, [r7, #4]
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	3334      	adds	r3, #52	; 0x34
 80066ec:	461a      	mov	r2, r3
 80066ee:	887b      	ldrh	r3, [r7, #2]
 80066f0:	f7fe faa6 	bl	8004c40 <HAL_DMA_Start_IT>
 80066f4:	4603      	mov	r3, r0
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d001      	beq.n	80066fe <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80066fa:	2301      	movs	r3, #1
 80066fc:	e0db      	b.n	80068b6 <HAL_TIM_PWM_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	68da      	ldr	r2, [r3, #12]
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800670c:	60da      	str	r2, [r3, #12]
      break;
 800670e:	e06e      	b.n	80067ee <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006714:	4a6a      	ldr	r2, [pc, #424]	; (80068c0 <HAL_TIM_PWM_Start_DMA+0x368>)
 8006716:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800671c:	4a69      	ldr	r2, [pc, #420]	; (80068c4 <HAL_TIM_PWM_Start_DMA+0x36c>)
 800671e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006724:	4a68      	ldr	r2, [pc, #416]	; (80068c8 <HAL_TIM_PWM_Start_DMA+0x370>)
 8006726:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800672c:	6879      	ldr	r1, [r7, #4]
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	3338      	adds	r3, #56	; 0x38
 8006734:	461a      	mov	r2, r3
 8006736:	887b      	ldrh	r3, [r7, #2]
 8006738:	f7fe fa82 	bl	8004c40 <HAL_DMA_Start_IT>
 800673c:	4603      	mov	r3, r0
 800673e:	2b00      	cmp	r3, #0
 8006740:	d001      	beq.n	8006746 <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006742:	2301      	movs	r3, #1
 8006744:	e0b7      	b.n	80068b6 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	68da      	ldr	r2, [r3, #12]
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006754:	60da      	str	r2, [r3, #12]
      break;
 8006756:	e04a      	b.n	80067ee <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800675c:	4a58      	ldr	r2, [pc, #352]	; (80068c0 <HAL_TIM_PWM_Start_DMA+0x368>)
 800675e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006764:	4a57      	ldr	r2, [pc, #348]	; (80068c4 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8006766:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800676c:	4a56      	ldr	r2, [pc, #344]	; (80068c8 <HAL_TIM_PWM_Start_DMA+0x370>)
 800676e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8006774:	6879      	ldr	r1, [r7, #4]
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	333c      	adds	r3, #60	; 0x3c
 800677c:	461a      	mov	r2, r3
 800677e:	887b      	ldrh	r3, [r7, #2]
 8006780:	f7fe fa5e 	bl	8004c40 <HAL_DMA_Start_IT>
 8006784:	4603      	mov	r3, r0
 8006786:	2b00      	cmp	r3, #0
 8006788:	d001      	beq.n	800678e <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800678a:	2301      	movs	r3, #1
 800678c:	e093      	b.n	80068b6 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	68da      	ldr	r2, [r3, #12]
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800679c:	60da      	str	r2, [r3, #12]
      break;
 800679e:	e026      	b.n	80067ee <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067a4:	4a46      	ldr	r2, [pc, #280]	; (80068c0 <HAL_TIM_PWM_Start_DMA+0x368>)
 80067a6:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067ac:	4a45      	ldr	r2, [pc, #276]	; (80068c4 <HAL_TIM_PWM_Start_DMA+0x36c>)
 80067ae:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067b4:	4a44      	ldr	r2, [pc, #272]	; (80068c8 <HAL_TIM_PWM_Start_DMA+0x370>)
 80067b6:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80067bc:	6879      	ldr	r1, [r7, #4]
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	3340      	adds	r3, #64	; 0x40
 80067c4:	461a      	mov	r2, r3
 80067c6:	887b      	ldrh	r3, [r7, #2]
 80067c8:	f7fe fa3a 	bl	8004c40 <HAL_DMA_Start_IT>
 80067cc:	4603      	mov	r3, r0
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d001      	beq.n	80067d6 <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80067d2:	2301      	movs	r3, #1
 80067d4:	e06f      	b.n	80068b6 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	68da      	ldr	r2, [r3, #12]
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80067e4:	60da      	str	r2, [r3, #12]
      break;
 80067e6:	e002      	b.n	80067ee <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 80067e8:	2301      	movs	r3, #1
 80067ea:	75fb      	strb	r3, [r7, #23]
      break;
 80067ec:	bf00      	nop
  }

  if (status == HAL_OK)
 80067ee:	7dfb      	ldrb	r3, [r7, #23]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d15f      	bne.n	80068b4 <HAL_TIM_PWM_Start_DMA+0x35c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	2201      	movs	r2, #1
 80067fa:	68b9      	ldr	r1, [r7, #8]
 80067fc:	4618      	mov	r0, r3
 80067fe:	f001 f91b 	bl	8007a38 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	4a31      	ldr	r2, [pc, #196]	; (80068cc <HAL_TIM_PWM_Start_DMA+0x374>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d004      	beq.n	8006816 <HAL_TIM_PWM_Start_DMA+0x2be>
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4a2f      	ldr	r2, [pc, #188]	; (80068d0 <HAL_TIM_PWM_Start_DMA+0x378>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d101      	bne.n	800681a <HAL_TIM_PWM_Start_DMA+0x2c2>
 8006816:	2301      	movs	r3, #1
 8006818:	e000      	b.n	800681c <HAL_TIM_PWM_Start_DMA+0x2c4>
 800681a:	2300      	movs	r3, #0
 800681c:	2b00      	cmp	r3, #0
 800681e:	d007      	beq.n	8006830 <HAL_TIM_PWM_Start_DMA+0x2d8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800682e:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	4a25      	ldr	r2, [pc, #148]	; (80068cc <HAL_TIM_PWM_Start_DMA+0x374>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d022      	beq.n	8006880 <HAL_TIM_PWM_Start_DMA+0x328>
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006842:	d01d      	beq.n	8006880 <HAL_TIM_PWM_Start_DMA+0x328>
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a22      	ldr	r2, [pc, #136]	; (80068d4 <HAL_TIM_PWM_Start_DMA+0x37c>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d018      	beq.n	8006880 <HAL_TIM_PWM_Start_DMA+0x328>
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a21      	ldr	r2, [pc, #132]	; (80068d8 <HAL_TIM_PWM_Start_DMA+0x380>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d013      	beq.n	8006880 <HAL_TIM_PWM_Start_DMA+0x328>
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a1f      	ldr	r2, [pc, #124]	; (80068dc <HAL_TIM_PWM_Start_DMA+0x384>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d00e      	beq.n	8006880 <HAL_TIM_PWM_Start_DMA+0x328>
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	4a1a      	ldr	r2, [pc, #104]	; (80068d0 <HAL_TIM_PWM_Start_DMA+0x378>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d009      	beq.n	8006880 <HAL_TIM_PWM_Start_DMA+0x328>
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a1b      	ldr	r2, [pc, #108]	; (80068e0 <HAL_TIM_PWM_Start_DMA+0x388>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d004      	beq.n	8006880 <HAL_TIM_PWM_Start_DMA+0x328>
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4a1a      	ldr	r2, [pc, #104]	; (80068e4 <HAL_TIM_PWM_Start_DMA+0x38c>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d111      	bne.n	80068a4 <HAL_TIM_PWM_Start_DMA+0x34c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	689b      	ldr	r3, [r3, #8]
 8006886:	f003 0307 	and.w	r3, r3, #7
 800688a:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800688c:	693b      	ldr	r3, [r7, #16]
 800688e:	2b06      	cmp	r3, #6
 8006890:	d010      	beq.n	80068b4 <HAL_TIM_PWM_Start_DMA+0x35c>
      {
        __HAL_TIM_ENABLE(htim);
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	681a      	ldr	r2, [r3, #0]
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f042 0201 	orr.w	r2, r2, #1
 80068a0:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068a2:	e007      	b.n	80068b4 <HAL_TIM_PWM_Start_DMA+0x35c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	681a      	ldr	r2, [r3, #0]
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f042 0201 	orr.w	r2, r2, #1
 80068b2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80068b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80068b6:	4618      	mov	r0, r3
 80068b8:	3718      	adds	r7, #24
 80068ba:	46bd      	mov	sp, r7
 80068bc:	bd80      	pop	{r7, pc}
 80068be:	bf00      	nop
 80068c0:	08007101 	.word	0x08007101
 80068c4:	080071a9 	.word	0x080071a9
 80068c8:	0800706f 	.word	0x0800706f
 80068cc:	40010000 	.word	0x40010000
 80068d0:	40010400 	.word	0x40010400
 80068d4:	40000400 	.word	0x40000400
 80068d8:	40000800 	.word	0x40000800
 80068dc:	40000c00 	.word	0x40000c00
 80068e0:	40014000 	.word	0x40014000
 80068e4:	40001800 	.word	0x40001800

080068e8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b082      	sub	sp, #8
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d101      	bne.n	80068fa <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80068f6:	2301      	movs	r3, #1
 80068f8:	e041      	b.n	800697e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006900:	b2db      	uxtb	r3, r3
 8006902:	2b00      	cmp	r3, #0
 8006904:	d106      	bne.n	8006914 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2200      	movs	r2, #0
 800690a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800690e:	6878      	ldr	r0, [r7, #4]
 8006910:	f000 f839 	bl	8006986 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2202      	movs	r2, #2
 8006918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681a      	ldr	r2, [r3, #0]
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	3304      	adds	r3, #4
 8006924:	4619      	mov	r1, r3
 8006926:	4610      	mov	r0, r2
 8006928:	f000 fc72 	bl	8007210 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2201      	movs	r2, #1
 8006930:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2201      	movs	r2, #1
 8006938:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2201      	movs	r2, #1
 8006940:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2201      	movs	r2, #1
 8006948:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2201      	movs	r2, #1
 8006950:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2201      	movs	r2, #1
 8006958:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2201      	movs	r2, #1
 8006960:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2201      	movs	r2, #1
 8006968:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2201      	movs	r2, #1
 8006970:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2201      	movs	r2, #1
 8006978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800697c:	2300      	movs	r3, #0
}
 800697e:	4618      	mov	r0, r3
 8006980:	3708      	adds	r7, #8
 8006982:	46bd      	mov	sp, r7
 8006984:	bd80      	pop	{r7, pc}

08006986 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006986:	b480      	push	{r7}
 8006988:	b083      	sub	sp, #12
 800698a:	af00      	add	r7, sp, #0
 800698c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800698e:	bf00      	nop
 8006990:	370c      	adds	r7, #12
 8006992:	46bd      	mov	sp, r7
 8006994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006998:	4770      	bx	lr

0800699a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800699a:	b580      	push	{r7, lr}
 800699c:	b082      	sub	sp, #8
 800699e:	af00      	add	r7, sp, #0
 80069a0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	691b      	ldr	r3, [r3, #16]
 80069a8:	f003 0302 	and.w	r3, r3, #2
 80069ac:	2b02      	cmp	r3, #2
 80069ae:	d122      	bne.n	80069f6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	68db      	ldr	r3, [r3, #12]
 80069b6:	f003 0302 	and.w	r3, r3, #2
 80069ba:	2b02      	cmp	r3, #2
 80069bc:	d11b      	bne.n	80069f6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f06f 0202 	mvn.w	r2, #2
 80069c6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2201      	movs	r2, #1
 80069cc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	699b      	ldr	r3, [r3, #24]
 80069d4:	f003 0303 	and.w	r3, r3, #3
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d003      	beq.n	80069e4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80069dc:	6878      	ldr	r0, [r7, #4]
 80069de:	f000 fb14 	bl	800700a <HAL_TIM_IC_CaptureCallback>
 80069e2:	e005      	b.n	80069f0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80069e4:	6878      	ldr	r0, [r7, #4]
 80069e6:	f000 fb06 	bl	8006ff6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069ea:	6878      	ldr	r0, [r7, #4]
 80069ec:	f000 fb17 	bl	800701e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2200      	movs	r2, #0
 80069f4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	691b      	ldr	r3, [r3, #16]
 80069fc:	f003 0304 	and.w	r3, r3, #4
 8006a00:	2b04      	cmp	r3, #4
 8006a02:	d122      	bne.n	8006a4a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	68db      	ldr	r3, [r3, #12]
 8006a0a:	f003 0304 	and.w	r3, r3, #4
 8006a0e:	2b04      	cmp	r3, #4
 8006a10:	d11b      	bne.n	8006a4a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f06f 0204 	mvn.w	r2, #4
 8006a1a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2202      	movs	r2, #2
 8006a20:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	699b      	ldr	r3, [r3, #24]
 8006a28:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d003      	beq.n	8006a38 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a30:	6878      	ldr	r0, [r7, #4]
 8006a32:	f000 faea 	bl	800700a <HAL_TIM_IC_CaptureCallback>
 8006a36:	e005      	b.n	8006a44 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	f000 fadc 	bl	8006ff6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a3e:	6878      	ldr	r0, [r7, #4]
 8006a40:	f000 faed 	bl	800701e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2200      	movs	r2, #0
 8006a48:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	691b      	ldr	r3, [r3, #16]
 8006a50:	f003 0308 	and.w	r3, r3, #8
 8006a54:	2b08      	cmp	r3, #8
 8006a56:	d122      	bne.n	8006a9e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	68db      	ldr	r3, [r3, #12]
 8006a5e:	f003 0308 	and.w	r3, r3, #8
 8006a62:	2b08      	cmp	r3, #8
 8006a64:	d11b      	bne.n	8006a9e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f06f 0208 	mvn.w	r2, #8
 8006a6e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2204      	movs	r2, #4
 8006a74:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	69db      	ldr	r3, [r3, #28]
 8006a7c:	f003 0303 	and.w	r3, r3, #3
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d003      	beq.n	8006a8c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a84:	6878      	ldr	r0, [r7, #4]
 8006a86:	f000 fac0 	bl	800700a <HAL_TIM_IC_CaptureCallback>
 8006a8a:	e005      	b.n	8006a98 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a8c:	6878      	ldr	r0, [r7, #4]
 8006a8e:	f000 fab2 	bl	8006ff6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	f000 fac3 	bl	800701e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	691b      	ldr	r3, [r3, #16]
 8006aa4:	f003 0310 	and.w	r3, r3, #16
 8006aa8:	2b10      	cmp	r3, #16
 8006aaa:	d122      	bne.n	8006af2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	68db      	ldr	r3, [r3, #12]
 8006ab2:	f003 0310 	and.w	r3, r3, #16
 8006ab6:	2b10      	cmp	r3, #16
 8006ab8:	d11b      	bne.n	8006af2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f06f 0210 	mvn.w	r2, #16
 8006ac2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2208      	movs	r2, #8
 8006ac8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	69db      	ldr	r3, [r3, #28]
 8006ad0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d003      	beq.n	8006ae0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ad8:	6878      	ldr	r0, [r7, #4]
 8006ada:	f000 fa96 	bl	800700a <HAL_TIM_IC_CaptureCallback>
 8006ade:	e005      	b.n	8006aec <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ae0:	6878      	ldr	r0, [r7, #4]
 8006ae2:	f000 fa88 	bl	8006ff6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ae6:	6878      	ldr	r0, [r7, #4]
 8006ae8:	f000 fa99 	bl	800701e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2200      	movs	r2, #0
 8006af0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	691b      	ldr	r3, [r3, #16]
 8006af8:	f003 0301 	and.w	r3, r3, #1
 8006afc:	2b01      	cmp	r3, #1
 8006afe:	d10e      	bne.n	8006b1e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	68db      	ldr	r3, [r3, #12]
 8006b06:	f003 0301 	and.w	r3, r3, #1
 8006b0a:	2b01      	cmp	r3, #1
 8006b0c:	d107      	bne.n	8006b1e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f06f 0201 	mvn.w	r2, #1
 8006b16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006b18:	6878      	ldr	r0, [r7, #4]
 8006b1a:	f7fc f8e9 	bl	8002cf0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	691b      	ldr	r3, [r3, #16]
 8006b24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b28:	2b80      	cmp	r3, #128	; 0x80
 8006b2a:	d10e      	bne.n	8006b4a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	68db      	ldr	r3, [r3, #12]
 8006b32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b36:	2b80      	cmp	r3, #128	; 0x80
 8006b38:	d107      	bne.n	8006b4a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006b42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006b44:	6878      	ldr	r0, [r7, #4]
 8006b46:	f001 f875 	bl	8007c34 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	691b      	ldr	r3, [r3, #16]
 8006b50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b54:	2b40      	cmp	r3, #64	; 0x40
 8006b56:	d10e      	bne.n	8006b76 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	68db      	ldr	r3, [r3, #12]
 8006b5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b62:	2b40      	cmp	r3, #64	; 0x40
 8006b64:	d107      	bne.n	8006b76 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006b6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006b70:	6878      	ldr	r0, [r7, #4]
 8006b72:	f000 fa68 	bl	8007046 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	691b      	ldr	r3, [r3, #16]
 8006b7c:	f003 0320 	and.w	r3, r3, #32
 8006b80:	2b20      	cmp	r3, #32
 8006b82:	d10e      	bne.n	8006ba2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	68db      	ldr	r3, [r3, #12]
 8006b8a:	f003 0320 	and.w	r3, r3, #32
 8006b8e:	2b20      	cmp	r3, #32
 8006b90:	d107      	bne.n	8006ba2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f06f 0220 	mvn.w	r2, #32
 8006b9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006b9c:	6878      	ldr	r0, [r7, #4]
 8006b9e:	f001 f83f 	bl	8007c20 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006ba2:	bf00      	nop
 8006ba4:	3708      	adds	r7, #8
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	bd80      	pop	{r7, pc}

08006baa <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006baa:	b580      	push	{r7, lr}
 8006bac:	b086      	sub	sp, #24
 8006bae:	af00      	add	r7, sp, #0
 8006bb0:	60f8      	str	r0, [r7, #12]
 8006bb2:	60b9      	str	r1, [r7, #8]
 8006bb4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bc0:	2b01      	cmp	r3, #1
 8006bc2:	d101      	bne.n	8006bc8 <HAL_TIM_IC_ConfigChannel+0x1e>
 8006bc4:	2302      	movs	r3, #2
 8006bc6:	e088      	b.n	8006cda <HAL_TIM_IC_ConfigChannel+0x130>
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2201      	movs	r2, #1
 8006bcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d11b      	bne.n	8006c0e <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	6818      	ldr	r0, [r3, #0]
 8006bda:	68bb      	ldr	r3, [r7, #8]
 8006bdc:	6819      	ldr	r1, [r3, #0]
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	685a      	ldr	r2, [r3, #4]
 8006be2:	68bb      	ldr	r3, [r7, #8]
 8006be4:	68db      	ldr	r3, [r3, #12]
 8006be6:	f000 fd63 	bl	80076b0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	699a      	ldr	r2, [r3, #24]
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f022 020c 	bic.w	r2, r2, #12
 8006bf8:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	6999      	ldr	r1, [r3, #24]
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	689a      	ldr	r2, [r3, #8]
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	430a      	orrs	r2, r1
 8006c0a:	619a      	str	r2, [r3, #24]
 8006c0c:	e060      	b.n	8006cd0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2b04      	cmp	r3, #4
 8006c12:	d11c      	bne.n	8006c4e <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	6818      	ldr	r0, [r3, #0]
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	6819      	ldr	r1, [r3, #0]
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	685a      	ldr	r2, [r3, #4]
 8006c20:	68bb      	ldr	r3, [r7, #8]
 8006c22:	68db      	ldr	r3, [r3, #12]
 8006c24:	f000 fde7 	bl	80077f6 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	699a      	ldr	r2, [r3, #24]
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006c36:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	6999      	ldr	r1, [r3, #24]
 8006c3e:	68bb      	ldr	r3, [r7, #8]
 8006c40:	689b      	ldr	r3, [r3, #8]
 8006c42:	021a      	lsls	r2, r3, #8
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	430a      	orrs	r2, r1
 8006c4a:	619a      	str	r2, [r3, #24]
 8006c4c:	e040      	b.n	8006cd0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2b08      	cmp	r3, #8
 8006c52:	d11b      	bne.n	8006c8c <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	6818      	ldr	r0, [r3, #0]
 8006c58:	68bb      	ldr	r3, [r7, #8]
 8006c5a:	6819      	ldr	r1, [r3, #0]
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	685a      	ldr	r2, [r3, #4]
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	68db      	ldr	r3, [r3, #12]
 8006c64:	f000 fe34 	bl	80078d0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	69da      	ldr	r2, [r3, #28]
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f022 020c 	bic.w	r2, r2, #12
 8006c76:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	69d9      	ldr	r1, [r3, #28]
 8006c7e:	68bb      	ldr	r3, [r7, #8]
 8006c80:	689a      	ldr	r2, [r3, #8]
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	430a      	orrs	r2, r1
 8006c88:	61da      	str	r2, [r3, #28]
 8006c8a:	e021      	b.n	8006cd0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2b0c      	cmp	r3, #12
 8006c90:	d11c      	bne.n	8006ccc <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	6818      	ldr	r0, [r3, #0]
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	6819      	ldr	r1, [r3, #0]
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	685a      	ldr	r2, [r3, #4]
 8006c9e:	68bb      	ldr	r3, [r7, #8]
 8006ca0:	68db      	ldr	r3, [r3, #12]
 8006ca2:	f000 fe51 	bl	8007948 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	69da      	ldr	r2, [r3, #28]
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006cb4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	69d9      	ldr	r1, [r3, #28]
 8006cbc:	68bb      	ldr	r3, [r7, #8]
 8006cbe:	689b      	ldr	r3, [r3, #8]
 8006cc0:	021a      	lsls	r2, r3, #8
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	430a      	orrs	r2, r1
 8006cc8:	61da      	str	r2, [r3, #28]
 8006cca:	e001      	b.n	8006cd0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006ccc:	2301      	movs	r3, #1
 8006cce:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006cd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cda:	4618      	mov	r0, r3
 8006cdc:	3718      	adds	r7, #24
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	bd80      	pop	{r7, pc}
	...

08006ce4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b086      	sub	sp, #24
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	60f8      	str	r0, [r7, #12]
 8006cec:	60b9      	str	r1, [r7, #8]
 8006cee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cfa:	2b01      	cmp	r3, #1
 8006cfc:	d101      	bne.n	8006d02 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006cfe:	2302      	movs	r3, #2
 8006d00:	e0ae      	b.n	8006e60 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	2201      	movs	r2, #1
 8006d06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2b0c      	cmp	r3, #12
 8006d0e:	f200 809f 	bhi.w	8006e50 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006d12:	a201      	add	r2, pc, #4	; (adr r2, 8006d18 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d18:	08006d4d 	.word	0x08006d4d
 8006d1c:	08006e51 	.word	0x08006e51
 8006d20:	08006e51 	.word	0x08006e51
 8006d24:	08006e51 	.word	0x08006e51
 8006d28:	08006d8d 	.word	0x08006d8d
 8006d2c:	08006e51 	.word	0x08006e51
 8006d30:	08006e51 	.word	0x08006e51
 8006d34:	08006e51 	.word	0x08006e51
 8006d38:	08006dcf 	.word	0x08006dcf
 8006d3c:	08006e51 	.word	0x08006e51
 8006d40:	08006e51 	.word	0x08006e51
 8006d44:	08006e51 	.word	0x08006e51
 8006d48:	08006e0f 	.word	0x08006e0f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	68b9      	ldr	r1, [r7, #8]
 8006d52:	4618      	mov	r0, r3
 8006d54:	f000 fafc 	bl	8007350 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	699a      	ldr	r2, [r3, #24]
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f042 0208 	orr.w	r2, r2, #8
 8006d66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	699a      	ldr	r2, [r3, #24]
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f022 0204 	bic.w	r2, r2, #4
 8006d76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	6999      	ldr	r1, [r3, #24]
 8006d7e:	68bb      	ldr	r3, [r7, #8]
 8006d80:	691a      	ldr	r2, [r3, #16]
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	430a      	orrs	r2, r1
 8006d88:	619a      	str	r2, [r3, #24]
      break;
 8006d8a:	e064      	b.n	8006e56 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	68b9      	ldr	r1, [r7, #8]
 8006d92:	4618      	mov	r0, r3
 8006d94:	f000 fb4c 	bl	8007430 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	699a      	ldr	r2, [r3, #24]
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006da6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	699a      	ldr	r2, [r3, #24]
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006db6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	6999      	ldr	r1, [r3, #24]
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	691b      	ldr	r3, [r3, #16]
 8006dc2:	021a      	lsls	r2, r3, #8
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	430a      	orrs	r2, r1
 8006dca:	619a      	str	r2, [r3, #24]
      break;
 8006dcc:	e043      	b.n	8006e56 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	68b9      	ldr	r1, [r7, #8]
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	f000 fba1 	bl	800751c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	69da      	ldr	r2, [r3, #28]
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f042 0208 	orr.w	r2, r2, #8
 8006de8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	69da      	ldr	r2, [r3, #28]
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f022 0204 	bic.w	r2, r2, #4
 8006df8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	69d9      	ldr	r1, [r3, #28]
 8006e00:	68bb      	ldr	r3, [r7, #8]
 8006e02:	691a      	ldr	r2, [r3, #16]
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	430a      	orrs	r2, r1
 8006e0a:	61da      	str	r2, [r3, #28]
      break;
 8006e0c:	e023      	b.n	8006e56 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	68b9      	ldr	r1, [r7, #8]
 8006e14:	4618      	mov	r0, r3
 8006e16:	f000 fbf5 	bl	8007604 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	69da      	ldr	r2, [r3, #28]
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	69da      	ldr	r2, [r3, #28]
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	69d9      	ldr	r1, [r3, #28]
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	691b      	ldr	r3, [r3, #16]
 8006e44:	021a      	lsls	r2, r3, #8
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	430a      	orrs	r2, r1
 8006e4c:	61da      	str	r2, [r3, #28]
      break;
 8006e4e:	e002      	b.n	8006e56 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006e50:	2301      	movs	r3, #1
 8006e52:	75fb      	strb	r3, [r7, #23]
      break;
 8006e54:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	2200      	movs	r2, #0
 8006e5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006e5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	3718      	adds	r7, #24
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bd80      	pop	{r7, pc}

08006e68 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b084      	sub	sp, #16
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
 8006e70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006e72:	2300      	movs	r3, #0
 8006e74:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e7c:	2b01      	cmp	r3, #1
 8006e7e:	d101      	bne.n	8006e84 <HAL_TIM_ConfigClockSource+0x1c>
 8006e80:	2302      	movs	r3, #2
 8006e82:	e0b4      	b.n	8006fee <HAL_TIM_ConfigClockSource+0x186>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2201      	movs	r2, #1
 8006e88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2202      	movs	r2, #2
 8006e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	689b      	ldr	r3, [r3, #8]
 8006e9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006e9c:	68bb      	ldr	r3, [r7, #8]
 8006e9e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006ea2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006eaa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	68ba      	ldr	r2, [r7, #8]
 8006eb2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ebc:	d03e      	beq.n	8006f3c <HAL_TIM_ConfigClockSource+0xd4>
 8006ebe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ec2:	f200 8087 	bhi.w	8006fd4 <HAL_TIM_ConfigClockSource+0x16c>
 8006ec6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006eca:	f000 8086 	beq.w	8006fda <HAL_TIM_ConfigClockSource+0x172>
 8006ece:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ed2:	d87f      	bhi.n	8006fd4 <HAL_TIM_ConfigClockSource+0x16c>
 8006ed4:	2b70      	cmp	r3, #112	; 0x70
 8006ed6:	d01a      	beq.n	8006f0e <HAL_TIM_ConfigClockSource+0xa6>
 8006ed8:	2b70      	cmp	r3, #112	; 0x70
 8006eda:	d87b      	bhi.n	8006fd4 <HAL_TIM_ConfigClockSource+0x16c>
 8006edc:	2b60      	cmp	r3, #96	; 0x60
 8006ede:	d050      	beq.n	8006f82 <HAL_TIM_ConfigClockSource+0x11a>
 8006ee0:	2b60      	cmp	r3, #96	; 0x60
 8006ee2:	d877      	bhi.n	8006fd4 <HAL_TIM_ConfigClockSource+0x16c>
 8006ee4:	2b50      	cmp	r3, #80	; 0x50
 8006ee6:	d03c      	beq.n	8006f62 <HAL_TIM_ConfigClockSource+0xfa>
 8006ee8:	2b50      	cmp	r3, #80	; 0x50
 8006eea:	d873      	bhi.n	8006fd4 <HAL_TIM_ConfigClockSource+0x16c>
 8006eec:	2b40      	cmp	r3, #64	; 0x40
 8006eee:	d058      	beq.n	8006fa2 <HAL_TIM_ConfigClockSource+0x13a>
 8006ef0:	2b40      	cmp	r3, #64	; 0x40
 8006ef2:	d86f      	bhi.n	8006fd4 <HAL_TIM_ConfigClockSource+0x16c>
 8006ef4:	2b30      	cmp	r3, #48	; 0x30
 8006ef6:	d064      	beq.n	8006fc2 <HAL_TIM_ConfigClockSource+0x15a>
 8006ef8:	2b30      	cmp	r3, #48	; 0x30
 8006efa:	d86b      	bhi.n	8006fd4 <HAL_TIM_ConfigClockSource+0x16c>
 8006efc:	2b20      	cmp	r3, #32
 8006efe:	d060      	beq.n	8006fc2 <HAL_TIM_ConfigClockSource+0x15a>
 8006f00:	2b20      	cmp	r3, #32
 8006f02:	d867      	bhi.n	8006fd4 <HAL_TIM_ConfigClockSource+0x16c>
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d05c      	beq.n	8006fc2 <HAL_TIM_ConfigClockSource+0x15a>
 8006f08:	2b10      	cmp	r3, #16
 8006f0a:	d05a      	beq.n	8006fc2 <HAL_TIM_ConfigClockSource+0x15a>
 8006f0c:	e062      	b.n	8006fd4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6818      	ldr	r0, [r3, #0]
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	6899      	ldr	r1, [r3, #8]
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	685a      	ldr	r2, [r3, #4]
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	68db      	ldr	r3, [r3, #12]
 8006f1e:	f000 fd6b 	bl	80079f8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	689b      	ldr	r3, [r3, #8]
 8006f28:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006f2a:	68bb      	ldr	r3, [r7, #8]
 8006f2c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006f30:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	68ba      	ldr	r2, [r7, #8]
 8006f38:	609a      	str	r2, [r3, #8]
      break;
 8006f3a:	e04f      	b.n	8006fdc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6818      	ldr	r0, [r3, #0]
 8006f40:	683b      	ldr	r3, [r7, #0]
 8006f42:	6899      	ldr	r1, [r3, #8]
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	685a      	ldr	r2, [r3, #4]
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	68db      	ldr	r3, [r3, #12]
 8006f4c:	f000 fd54 	bl	80079f8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	689a      	ldr	r2, [r3, #8]
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006f5e:	609a      	str	r2, [r3, #8]
      break;
 8006f60:	e03c      	b.n	8006fdc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6818      	ldr	r0, [r3, #0]
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	6859      	ldr	r1, [r3, #4]
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	68db      	ldr	r3, [r3, #12]
 8006f6e:	461a      	mov	r2, r3
 8006f70:	f000 fc12 	bl	8007798 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	2150      	movs	r1, #80	; 0x50
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	f000 fd21 	bl	80079c2 <TIM_ITRx_SetConfig>
      break;
 8006f80:	e02c      	b.n	8006fdc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	6818      	ldr	r0, [r3, #0]
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	6859      	ldr	r1, [r3, #4]
 8006f8a:	683b      	ldr	r3, [r7, #0]
 8006f8c:	68db      	ldr	r3, [r3, #12]
 8006f8e:	461a      	mov	r2, r3
 8006f90:	f000 fc6e 	bl	8007870 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	2160      	movs	r1, #96	; 0x60
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	f000 fd11 	bl	80079c2 <TIM_ITRx_SetConfig>
      break;
 8006fa0:	e01c      	b.n	8006fdc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6818      	ldr	r0, [r3, #0]
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	6859      	ldr	r1, [r3, #4]
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	68db      	ldr	r3, [r3, #12]
 8006fae:	461a      	mov	r2, r3
 8006fb0:	f000 fbf2 	bl	8007798 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	2140      	movs	r1, #64	; 0x40
 8006fba:	4618      	mov	r0, r3
 8006fbc:	f000 fd01 	bl	80079c2 <TIM_ITRx_SetConfig>
      break;
 8006fc0:	e00c      	b.n	8006fdc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681a      	ldr	r2, [r3, #0]
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	4619      	mov	r1, r3
 8006fcc:	4610      	mov	r0, r2
 8006fce:	f000 fcf8 	bl	80079c2 <TIM_ITRx_SetConfig>
      break;
 8006fd2:	e003      	b.n	8006fdc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006fd4:	2301      	movs	r3, #1
 8006fd6:	73fb      	strb	r3, [r7, #15]
      break;
 8006fd8:	e000      	b.n	8006fdc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006fda:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2201      	movs	r2, #1
 8006fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006fec:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fee:	4618      	mov	r0, r3
 8006ff0:	3710      	adds	r7, #16
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	bd80      	pop	{r7, pc}

08006ff6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006ff6:	b480      	push	{r7}
 8006ff8:	b083      	sub	sp, #12
 8006ffa:	af00      	add	r7, sp, #0
 8006ffc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006ffe:	bf00      	nop
 8007000:	370c      	adds	r7, #12
 8007002:	46bd      	mov	sp, r7
 8007004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007008:	4770      	bx	lr

0800700a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800700a:	b480      	push	{r7}
 800700c:	b083      	sub	sp, #12
 800700e:	af00      	add	r7, sp, #0
 8007010:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007012:	bf00      	nop
 8007014:	370c      	adds	r7, #12
 8007016:	46bd      	mov	sp, r7
 8007018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701c:	4770      	bx	lr

0800701e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800701e:	b480      	push	{r7}
 8007020:	b083      	sub	sp, #12
 8007022:	af00      	add	r7, sp, #0
 8007024:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007026:	bf00      	nop
 8007028:	370c      	adds	r7, #12
 800702a:	46bd      	mov	sp, r7
 800702c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007030:	4770      	bx	lr

08007032 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007032:	b480      	push	{r7}
 8007034:	b083      	sub	sp, #12
 8007036:	af00      	add	r7, sp, #0
 8007038:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800703a:	bf00      	nop
 800703c:	370c      	adds	r7, #12
 800703e:	46bd      	mov	sp, r7
 8007040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007044:	4770      	bx	lr

08007046 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007046:	b480      	push	{r7}
 8007048:	b083      	sub	sp, #12
 800704a:	af00      	add	r7, sp, #0
 800704c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800704e:	bf00      	nop
 8007050:	370c      	adds	r7, #12
 8007052:	46bd      	mov	sp, r7
 8007054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007058:	4770      	bx	lr

0800705a <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800705a:	b480      	push	{r7}
 800705c:	b083      	sub	sp, #12
 800705e:	af00      	add	r7, sp, #0
 8007060:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8007062:	bf00      	nop
 8007064:	370c      	adds	r7, #12
 8007066:	46bd      	mov	sp, r7
 8007068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706c:	4770      	bx	lr

0800706e <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800706e:	b580      	push	{r7, lr}
 8007070:	b084      	sub	sp, #16
 8007072:	af00      	add	r7, sp, #0
 8007074:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800707a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007080:	687a      	ldr	r2, [r7, #4]
 8007082:	429a      	cmp	r2, r3
 8007084:	d107      	bne.n	8007096 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	2201      	movs	r2, #1
 800708a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	2201      	movs	r2, #1
 8007090:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007094:	e02a      	b.n	80070ec <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800709a:	687a      	ldr	r2, [r7, #4]
 800709c:	429a      	cmp	r2, r3
 800709e:	d107      	bne.n	80070b0 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	2202      	movs	r2, #2
 80070a4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	2201      	movs	r2, #1
 80070aa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80070ae:	e01d      	b.n	80070ec <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070b4:	687a      	ldr	r2, [r7, #4]
 80070b6:	429a      	cmp	r2, r3
 80070b8:	d107      	bne.n	80070ca <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	2204      	movs	r2, #4
 80070be:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	2201      	movs	r2, #1
 80070c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80070c8:	e010      	b.n	80070ec <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070ce:	687a      	ldr	r2, [r7, #4]
 80070d0:	429a      	cmp	r2, r3
 80070d2:	d107      	bne.n	80070e4 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2208      	movs	r2, #8
 80070d8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	2201      	movs	r2, #1
 80070de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80070e2:	e003      	b.n	80070ec <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	2201      	movs	r2, #1
 80070e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80070ec:	68f8      	ldr	r0, [r7, #12]
 80070ee:	f7ff ffb4 	bl	800705a <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	2200      	movs	r2, #0
 80070f6:	771a      	strb	r2, [r3, #28]
}
 80070f8:	bf00      	nop
 80070fa:	3710      	adds	r7, #16
 80070fc:	46bd      	mov	sp, r7
 80070fe:	bd80      	pop	{r7, pc}

08007100 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8007100:	b580      	push	{r7, lr}
 8007102:	b084      	sub	sp, #16
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800710c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007112:	687a      	ldr	r2, [r7, #4]
 8007114:	429a      	cmp	r2, r3
 8007116:	d10b      	bne.n	8007130 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	2201      	movs	r2, #1
 800711c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	69db      	ldr	r3, [r3, #28]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d136      	bne.n	8007194 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	2201      	movs	r2, #1
 800712a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800712e:	e031      	b.n	8007194 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007134:	687a      	ldr	r2, [r7, #4]
 8007136:	429a      	cmp	r2, r3
 8007138:	d10b      	bne.n	8007152 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	2202      	movs	r2, #2
 800713e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	69db      	ldr	r3, [r3, #28]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d125      	bne.n	8007194 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	2201      	movs	r2, #1
 800714c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007150:	e020      	b.n	8007194 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007156:	687a      	ldr	r2, [r7, #4]
 8007158:	429a      	cmp	r2, r3
 800715a:	d10b      	bne.n	8007174 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	2204      	movs	r2, #4
 8007160:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	69db      	ldr	r3, [r3, #28]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d114      	bne.n	8007194 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	2201      	movs	r2, #1
 800716e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007172:	e00f      	b.n	8007194 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007178:	687a      	ldr	r2, [r7, #4]
 800717a:	429a      	cmp	r2, r3
 800717c:	d10a      	bne.n	8007194 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	2208      	movs	r2, #8
 8007182:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	69db      	ldr	r3, [r3, #28]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d103      	bne.n	8007194 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	2201      	movs	r2, #1
 8007190:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007194:	68f8      	ldr	r0, [r7, #12]
 8007196:	f7ff ff42 	bl	800701e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	2200      	movs	r2, #0
 800719e:	771a      	strb	r2, [r3, #28]
}
 80071a0:	bf00      	nop
 80071a2:	3710      	adds	r7, #16
 80071a4:	46bd      	mov	sp, r7
 80071a6:	bd80      	pop	{r7, pc}

080071a8 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b084      	sub	sp, #16
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071b4:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071ba:	687a      	ldr	r2, [r7, #4]
 80071bc:	429a      	cmp	r2, r3
 80071be:	d103      	bne.n	80071c8 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	2201      	movs	r2, #1
 80071c4:	771a      	strb	r2, [r3, #28]
 80071c6:	e019      	b.n	80071fc <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071cc:	687a      	ldr	r2, [r7, #4]
 80071ce:	429a      	cmp	r2, r3
 80071d0:	d103      	bne.n	80071da <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	2202      	movs	r2, #2
 80071d6:	771a      	strb	r2, [r3, #28]
 80071d8:	e010      	b.n	80071fc <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071de:	687a      	ldr	r2, [r7, #4]
 80071e0:	429a      	cmp	r2, r3
 80071e2:	d103      	bne.n	80071ec <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	2204      	movs	r2, #4
 80071e8:	771a      	strb	r2, [r3, #28]
 80071ea:	e007      	b.n	80071fc <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071f0:	687a      	ldr	r2, [r7, #4]
 80071f2:	429a      	cmp	r2, r3
 80071f4:	d102      	bne.n	80071fc <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	2208      	movs	r2, #8
 80071fa:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80071fc:	68f8      	ldr	r0, [r7, #12]
 80071fe:	f7ff ff18 	bl	8007032 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	2200      	movs	r2, #0
 8007206:	771a      	strb	r2, [r3, #28]
}
 8007208:	bf00      	nop
 800720a:	3710      	adds	r7, #16
 800720c:	46bd      	mov	sp, r7
 800720e:	bd80      	pop	{r7, pc}

08007210 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007210:	b480      	push	{r7}
 8007212:	b085      	sub	sp, #20
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
 8007218:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	4a40      	ldr	r2, [pc, #256]	; (8007324 <TIM_Base_SetConfig+0x114>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d013      	beq.n	8007250 <TIM_Base_SetConfig+0x40>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800722e:	d00f      	beq.n	8007250 <TIM_Base_SetConfig+0x40>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	4a3d      	ldr	r2, [pc, #244]	; (8007328 <TIM_Base_SetConfig+0x118>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d00b      	beq.n	8007250 <TIM_Base_SetConfig+0x40>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	4a3c      	ldr	r2, [pc, #240]	; (800732c <TIM_Base_SetConfig+0x11c>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d007      	beq.n	8007250 <TIM_Base_SetConfig+0x40>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	4a3b      	ldr	r2, [pc, #236]	; (8007330 <TIM_Base_SetConfig+0x120>)
 8007244:	4293      	cmp	r3, r2
 8007246:	d003      	beq.n	8007250 <TIM_Base_SetConfig+0x40>
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	4a3a      	ldr	r2, [pc, #232]	; (8007334 <TIM_Base_SetConfig+0x124>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d108      	bne.n	8007262 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007256:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	685b      	ldr	r3, [r3, #4]
 800725c:	68fa      	ldr	r2, [r7, #12]
 800725e:	4313      	orrs	r3, r2
 8007260:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	4a2f      	ldr	r2, [pc, #188]	; (8007324 <TIM_Base_SetConfig+0x114>)
 8007266:	4293      	cmp	r3, r2
 8007268:	d02b      	beq.n	80072c2 <TIM_Base_SetConfig+0xb2>
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007270:	d027      	beq.n	80072c2 <TIM_Base_SetConfig+0xb2>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	4a2c      	ldr	r2, [pc, #176]	; (8007328 <TIM_Base_SetConfig+0x118>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d023      	beq.n	80072c2 <TIM_Base_SetConfig+0xb2>
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	4a2b      	ldr	r2, [pc, #172]	; (800732c <TIM_Base_SetConfig+0x11c>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d01f      	beq.n	80072c2 <TIM_Base_SetConfig+0xb2>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	4a2a      	ldr	r2, [pc, #168]	; (8007330 <TIM_Base_SetConfig+0x120>)
 8007286:	4293      	cmp	r3, r2
 8007288:	d01b      	beq.n	80072c2 <TIM_Base_SetConfig+0xb2>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	4a29      	ldr	r2, [pc, #164]	; (8007334 <TIM_Base_SetConfig+0x124>)
 800728e:	4293      	cmp	r3, r2
 8007290:	d017      	beq.n	80072c2 <TIM_Base_SetConfig+0xb2>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	4a28      	ldr	r2, [pc, #160]	; (8007338 <TIM_Base_SetConfig+0x128>)
 8007296:	4293      	cmp	r3, r2
 8007298:	d013      	beq.n	80072c2 <TIM_Base_SetConfig+0xb2>
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	4a27      	ldr	r2, [pc, #156]	; (800733c <TIM_Base_SetConfig+0x12c>)
 800729e:	4293      	cmp	r3, r2
 80072a0:	d00f      	beq.n	80072c2 <TIM_Base_SetConfig+0xb2>
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	4a26      	ldr	r2, [pc, #152]	; (8007340 <TIM_Base_SetConfig+0x130>)
 80072a6:	4293      	cmp	r3, r2
 80072a8:	d00b      	beq.n	80072c2 <TIM_Base_SetConfig+0xb2>
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	4a25      	ldr	r2, [pc, #148]	; (8007344 <TIM_Base_SetConfig+0x134>)
 80072ae:	4293      	cmp	r3, r2
 80072b0:	d007      	beq.n	80072c2 <TIM_Base_SetConfig+0xb2>
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	4a24      	ldr	r2, [pc, #144]	; (8007348 <TIM_Base_SetConfig+0x138>)
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d003      	beq.n	80072c2 <TIM_Base_SetConfig+0xb2>
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	4a23      	ldr	r2, [pc, #140]	; (800734c <TIM_Base_SetConfig+0x13c>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d108      	bne.n	80072d4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	68db      	ldr	r3, [r3, #12]
 80072ce:	68fa      	ldr	r2, [r7, #12]
 80072d0:	4313      	orrs	r3, r2
 80072d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	695b      	ldr	r3, [r3, #20]
 80072de:	4313      	orrs	r3, r2
 80072e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	68fa      	ldr	r2, [r7, #12]
 80072e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	689a      	ldr	r2, [r3, #8]
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	681a      	ldr	r2, [r3, #0]
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	4a0a      	ldr	r2, [pc, #40]	; (8007324 <TIM_Base_SetConfig+0x114>)
 80072fc:	4293      	cmp	r3, r2
 80072fe:	d003      	beq.n	8007308 <TIM_Base_SetConfig+0xf8>
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	4a0c      	ldr	r2, [pc, #48]	; (8007334 <TIM_Base_SetConfig+0x124>)
 8007304:	4293      	cmp	r3, r2
 8007306:	d103      	bne.n	8007310 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	691a      	ldr	r2, [r3, #16]
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2201      	movs	r2, #1
 8007314:	615a      	str	r2, [r3, #20]
}
 8007316:	bf00      	nop
 8007318:	3714      	adds	r7, #20
 800731a:	46bd      	mov	sp, r7
 800731c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007320:	4770      	bx	lr
 8007322:	bf00      	nop
 8007324:	40010000 	.word	0x40010000
 8007328:	40000400 	.word	0x40000400
 800732c:	40000800 	.word	0x40000800
 8007330:	40000c00 	.word	0x40000c00
 8007334:	40010400 	.word	0x40010400
 8007338:	40014000 	.word	0x40014000
 800733c:	40014400 	.word	0x40014400
 8007340:	40014800 	.word	0x40014800
 8007344:	40001800 	.word	0x40001800
 8007348:	40001c00 	.word	0x40001c00
 800734c:	40002000 	.word	0x40002000

08007350 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007350:	b480      	push	{r7}
 8007352:	b087      	sub	sp, #28
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
 8007358:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6a1b      	ldr	r3, [r3, #32]
 800735e:	f023 0201 	bic.w	r2, r3, #1
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6a1b      	ldr	r3, [r3, #32]
 800736a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	685b      	ldr	r3, [r3, #4]
 8007370:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	699b      	ldr	r3, [r3, #24]
 8007376:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800737e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	f023 0303 	bic.w	r3, r3, #3
 8007386:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	68fa      	ldr	r2, [r7, #12]
 800738e:	4313      	orrs	r3, r2
 8007390:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	f023 0302 	bic.w	r3, r3, #2
 8007398:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	689b      	ldr	r3, [r3, #8]
 800739e:	697a      	ldr	r2, [r7, #20]
 80073a0:	4313      	orrs	r3, r2
 80073a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	4a20      	ldr	r2, [pc, #128]	; (8007428 <TIM_OC1_SetConfig+0xd8>)
 80073a8:	4293      	cmp	r3, r2
 80073aa:	d003      	beq.n	80073b4 <TIM_OC1_SetConfig+0x64>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	4a1f      	ldr	r2, [pc, #124]	; (800742c <TIM_OC1_SetConfig+0xdc>)
 80073b0:	4293      	cmp	r3, r2
 80073b2:	d10c      	bne.n	80073ce <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80073b4:	697b      	ldr	r3, [r7, #20]
 80073b6:	f023 0308 	bic.w	r3, r3, #8
 80073ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	68db      	ldr	r3, [r3, #12]
 80073c0:	697a      	ldr	r2, [r7, #20]
 80073c2:	4313      	orrs	r3, r2
 80073c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80073c6:	697b      	ldr	r3, [r7, #20]
 80073c8:	f023 0304 	bic.w	r3, r3, #4
 80073cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	4a15      	ldr	r2, [pc, #84]	; (8007428 <TIM_OC1_SetConfig+0xd8>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d003      	beq.n	80073de <TIM_OC1_SetConfig+0x8e>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	4a14      	ldr	r2, [pc, #80]	; (800742c <TIM_OC1_SetConfig+0xdc>)
 80073da:	4293      	cmp	r3, r2
 80073dc:	d111      	bne.n	8007402 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80073de:	693b      	ldr	r3, [r7, #16]
 80073e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80073e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80073ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	695b      	ldr	r3, [r3, #20]
 80073f2:	693a      	ldr	r2, [r7, #16]
 80073f4:	4313      	orrs	r3, r2
 80073f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	699b      	ldr	r3, [r3, #24]
 80073fc:	693a      	ldr	r2, [r7, #16]
 80073fe:	4313      	orrs	r3, r2
 8007400:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	693a      	ldr	r2, [r7, #16]
 8007406:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	68fa      	ldr	r2, [r7, #12]
 800740c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	685a      	ldr	r2, [r3, #4]
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	697a      	ldr	r2, [r7, #20]
 800741a:	621a      	str	r2, [r3, #32]
}
 800741c:	bf00      	nop
 800741e:	371c      	adds	r7, #28
 8007420:	46bd      	mov	sp, r7
 8007422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007426:	4770      	bx	lr
 8007428:	40010000 	.word	0x40010000
 800742c:	40010400 	.word	0x40010400

08007430 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007430:	b480      	push	{r7}
 8007432:	b087      	sub	sp, #28
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
 8007438:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6a1b      	ldr	r3, [r3, #32]
 800743e:	f023 0210 	bic.w	r2, r3, #16
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	6a1b      	ldr	r3, [r3, #32]
 800744a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	685b      	ldr	r3, [r3, #4]
 8007450:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	699b      	ldr	r3, [r3, #24]
 8007456:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800745e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007466:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	021b      	lsls	r3, r3, #8
 800746e:	68fa      	ldr	r2, [r7, #12]
 8007470:	4313      	orrs	r3, r2
 8007472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007474:	697b      	ldr	r3, [r7, #20]
 8007476:	f023 0320 	bic.w	r3, r3, #32
 800747a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	689b      	ldr	r3, [r3, #8]
 8007480:	011b      	lsls	r3, r3, #4
 8007482:	697a      	ldr	r2, [r7, #20]
 8007484:	4313      	orrs	r3, r2
 8007486:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	4a22      	ldr	r2, [pc, #136]	; (8007514 <TIM_OC2_SetConfig+0xe4>)
 800748c:	4293      	cmp	r3, r2
 800748e:	d003      	beq.n	8007498 <TIM_OC2_SetConfig+0x68>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	4a21      	ldr	r2, [pc, #132]	; (8007518 <TIM_OC2_SetConfig+0xe8>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d10d      	bne.n	80074b4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007498:	697b      	ldr	r3, [r7, #20]
 800749a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800749e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	68db      	ldr	r3, [r3, #12]
 80074a4:	011b      	lsls	r3, r3, #4
 80074a6:	697a      	ldr	r2, [r7, #20]
 80074a8:	4313      	orrs	r3, r2
 80074aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80074ac:	697b      	ldr	r3, [r7, #20]
 80074ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80074b2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	4a17      	ldr	r2, [pc, #92]	; (8007514 <TIM_OC2_SetConfig+0xe4>)
 80074b8:	4293      	cmp	r3, r2
 80074ba:	d003      	beq.n	80074c4 <TIM_OC2_SetConfig+0x94>
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	4a16      	ldr	r2, [pc, #88]	; (8007518 <TIM_OC2_SetConfig+0xe8>)
 80074c0:	4293      	cmp	r3, r2
 80074c2:	d113      	bne.n	80074ec <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80074c4:	693b      	ldr	r3, [r7, #16]
 80074c6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80074ca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80074cc:	693b      	ldr	r3, [r7, #16]
 80074ce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80074d2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	695b      	ldr	r3, [r3, #20]
 80074d8:	009b      	lsls	r3, r3, #2
 80074da:	693a      	ldr	r2, [r7, #16]
 80074dc:	4313      	orrs	r3, r2
 80074de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	699b      	ldr	r3, [r3, #24]
 80074e4:	009b      	lsls	r3, r3, #2
 80074e6:	693a      	ldr	r2, [r7, #16]
 80074e8:	4313      	orrs	r3, r2
 80074ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	693a      	ldr	r2, [r7, #16]
 80074f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	68fa      	ldr	r2, [r7, #12]
 80074f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	685a      	ldr	r2, [r3, #4]
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	697a      	ldr	r2, [r7, #20]
 8007504:	621a      	str	r2, [r3, #32]
}
 8007506:	bf00      	nop
 8007508:	371c      	adds	r7, #28
 800750a:	46bd      	mov	sp, r7
 800750c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007510:	4770      	bx	lr
 8007512:	bf00      	nop
 8007514:	40010000 	.word	0x40010000
 8007518:	40010400 	.word	0x40010400

0800751c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800751c:	b480      	push	{r7}
 800751e:	b087      	sub	sp, #28
 8007520:	af00      	add	r7, sp, #0
 8007522:	6078      	str	r0, [r7, #4]
 8007524:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6a1b      	ldr	r3, [r3, #32]
 800752a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6a1b      	ldr	r3, [r3, #32]
 8007536:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	685b      	ldr	r3, [r3, #4]
 800753c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	69db      	ldr	r3, [r3, #28]
 8007542:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800754a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	f023 0303 	bic.w	r3, r3, #3
 8007552:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	68fa      	ldr	r2, [r7, #12]
 800755a:	4313      	orrs	r3, r2
 800755c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800755e:	697b      	ldr	r3, [r7, #20]
 8007560:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007564:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	689b      	ldr	r3, [r3, #8]
 800756a:	021b      	lsls	r3, r3, #8
 800756c:	697a      	ldr	r2, [r7, #20]
 800756e:	4313      	orrs	r3, r2
 8007570:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	4a21      	ldr	r2, [pc, #132]	; (80075fc <TIM_OC3_SetConfig+0xe0>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d003      	beq.n	8007582 <TIM_OC3_SetConfig+0x66>
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	4a20      	ldr	r2, [pc, #128]	; (8007600 <TIM_OC3_SetConfig+0xe4>)
 800757e:	4293      	cmp	r3, r2
 8007580:	d10d      	bne.n	800759e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007582:	697b      	ldr	r3, [r7, #20]
 8007584:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007588:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	68db      	ldr	r3, [r3, #12]
 800758e:	021b      	lsls	r3, r3, #8
 8007590:	697a      	ldr	r2, [r7, #20]
 8007592:	4313      	orrs	r3, r2
 8007594:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007596:	697b      	ldr	r3, [r7, #20]
 8007598:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800759c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	4a16      	ldr	r2, [pc, #88]	; (80075fc <TIM_OC3_SetConfig+0xe0>)
 80075a2:	4293      	cmp	r3, r2
 80075a4:	d003      	beq.n	80075ae <TIM_OC3_SetConfig+0x92>
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	4a15      	ldr	r2, [pc, #84]	; (8007600 <TIM_OC3_SetConfig+0xe4>)
 80075aa:	4293      	cmp	r3, r2
 80075ac:	d113      	bne.n	80075d6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80075ae:	693b      	ldr	r3, [r7, #16]
 80075b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80075b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80075b6:	693b      	ldr	r3, [r7, #16]
 80075b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80075bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	695b      	ldr	r3, [r3, #20]
 80075c2:	011b      	lsls	r3, r3, #4
 80075c4:	693a      	ldr	r2, [r7, #16]
 80075c6:	4313      	orrs	r3, r2
 80075c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	699b      	ldr	r3, [r3, #24]
 80075ce:	011b      	lsls	r3, r3, #4
 80075d0:	693a      	ldr	r2, [r7, #16]
 80075d2:	4313      	orrs	r3, r2
 80075d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	693a      	ldr	r2, [r7, #16]
 80075da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	68fa      	ldr	r2, [r7, #12]
 80075e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	685a      	ldr	r2, [r3, #4]
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	697a      	ldr	r2, [r7, #20]
 80075ee:	621a      	str	r2, [r3, #32]
}
 80075f0:	bf00      	nop
 80075f2:	371c      	adds	r7, #28
 80075f4:	46bd      	mov	sp, r7
 80075f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fa:	4770      	bx	lr
 80075fc:	40010000 	.word	0x40010000
 8007600:	40010400 	.word	0x40010400

08007604 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007604:	b480      	push	{r7}
 8007606:	b087      	sub	sp, #28
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
 800760c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	6a1b      	ldr	r3, [r3, #32]
 8007612:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6a1b      	ldr	r3, [r3, #32]
 800761e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	685b      	ldr	r3, [r3, #4]
 8007624:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	69db      	ldr	r3, [r3, #28]
 800762a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007632:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800763a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	021b      	lsls	r3, r3, #8
 8007642:	68fa      	ldr	r2, [r7, #12]
 8007644:	4313      	orrs	r3, r2
 8007646:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007648:	693b      	ldr	r3, [r7, #16]
 800764a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800764e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	689b      	ldr	r3, [r3, #8]
 8007654:	031b      	lsls	r3, r3, #12
 8007656:	693a      	ldr	r2, [r7, #16]
 8007658:	4313      	orrs	r3, r2
 800765a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	4a12      	ldr	r2, [pc, #72]	; (80076a8 <TIM_OC4_SetConfig+0xa4>)
 8007660:	4293      	cmp	r3, r2
 8007662:	d003      	beq.n	800766c <TIM_OC4_SetConfig+0x68>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	4a11      	ldr	r2, [pc, #68]	; (80076ac <TIM_OC4_SetConfig+0xa8>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d109      	bne.n	8007680 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800766c:	697b      	ldr	r3, [r7, #20]
 800766e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007672:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	695b      	ldr	r3, [r3, #20]
 8007678:	019b      	lsls	r3, r3, #6
 800767a:	697a      	ldr	r2, [r7, #20]
 800767c:	4313      	orrs	r3, r2
 800767e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	697a      	ldr	r2, [r7, #20]
 8007684:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	68fa      	ldr	r2, [r7, #12]
 800768a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	685a      	ldr	r2, [r3, #4]
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	693a      	ldr	r2, [r7, #16]
 8007698:	621a      	str	r2, [r3, #32]
}
 800769a:	bf00      	nop
 800769c:	371c      	adds	r7, #28
 800769e:	46bd      	mov	sp, r7
 80076a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a4:	4770      	bx	lr
 80076a6:	bf00      	nop
 80076a8:	40010000 	.word	0x40010000
 80076ac:	40010400 	.word	0x40010400

080076b0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80076b0:	b480      	push	{r7}
 80076b2:	b087      	sub	sp, #28
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	60f8      	str	r0, [r7, #12]
 80076b8:	60b9      	str	r1, [r7, #8]
 80076ba:	607a      	str	r2, [r7, #4]
 80076bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	6a1b      	ldr	r3, [r3, #32]
 80076c2:	f023 0201 	bic.w	r2, r3, #1
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	699b      	ldr	r3, [r3, #24]
 80076ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	6a1b      	ldr	r3, [r3, #32]
 80076d4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	4a28      	ldr	r2, [pc, #160]	; (800777c <TIM_TI1_SetConfig+0xcc>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	d01b      	beq.n	8007716 <TIM_TI1_SetConfig+0x66>
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076e4:	d017      	beq.n	8007716 <TIM_TI1_SetConfig+0x66>
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	4a25      	ldr	r2, [pc, #148]	; (8007780 <TIM_TI1_SetConfig+0xd0>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d013      	beq.n	8007716 <TIM_TI1_SetConfig+0x66>
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	4a24      	ldr	r2, [pc, #144]	; (8007784 <TIM_TI1_SetConfig+0xd4>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d00f      	beq.n	8007716 <TIM_TI1_SetConfig+0x66>
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	4a23      	ldr	r2, [pc, #140]	; (8007788 <TIM_TI1_SetConfig+0xd8>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d00b      	beq.n	8007716 <TIM_TI1_SetConfig+0x66>
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	4a22      	ldr	r2, [pc, #136]	; (800778c <TIM_TI1_SetConfig+0xdc>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d007      	beq.n	8007716 <TIM_TI1_SetConfig+0x66>
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	4a21      	ldr	r2, [pc, #132]	; (8007790 <TIM_TI1_SetConfig+0xe0>)
 800770a:	4293      	cmp	r3, r2
 800770c:	d003      	beq.n	8007716 <TIM_TI1_SetConfig+0x66>
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	4a20      	ldr	r2, [pc, #128]	; (8007794 <TIM_TI1_SetConfig+0xe4>)
 8007712:	4293      	cmp	r3, r2
 8007714:	d101      	bne.n	800771a <TIM_TI1_SetConfig+0x6a>
 8007716:	2301      	movs	r3, #1
 8007718:	e000      	b.n	800771c <TIM_TI1_SetConfig+0x6c>
 800771a:	2300      	movs	r3, #0
 800771c:	2b00      	cmp	r3, #0
 800771e:	d008      	beq.n	8007732 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007720:	697b      	ldr	r3, [r7, #20]
 8007722:	f023 0303 	bic.w	r3, r3, #3
 8007726:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007728:	697a      	ldr	r2, [r7, #20]
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	4313      	orrs	r3, r2
 800772e:	617b      	str	r3, [r7, #20]
 8007730:	e003      	b.n	800773a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007732:	697b      	ldr	r3, [r7, #20]
 8007734:	f043 0301 	orr.w	r3, r3, #1
 8007738:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800773a:	697b      	ldr	r3, [r7, #20]
 800773c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007740:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	011b      	lsls	r3, r3, #4
 8007746:	b2db      	uxtb	r3, r3
 8007748:	697a      	ldr	r2, [r7, #20]
 800774a:	4313      	orrs	r3, r2
 800774c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800774e:	693b      	ldr	r3, [r7, #16]
 8007750:	f023 030a 	bic.w	r3, r3, #10
 8007754:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007756:	68bb      	ldr	r3, [r7, #8]
 8007758:	f003 030a 	and.w	r3, r3, #10
 800775c:	693a      	ldr	r2, [r7, #16]
 800775e:	4313      	orrs	r3, r2
 8007760:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	697a      	ldr	r2, [r7, #20]
 8007766:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	693a      	ldr	r2, [r7, #16]
 800776c:	621a      	str	r2, [r3, #32]
}
 800776e:	bf00      	nop
 8007770:	371c      	adds	r7, #28
 8007772:	46bd      	mov	sp, r7
 8007774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007778:	4770      	bx	lr
 800777a:	bf00      	nop
 800777c:	40010000 	.word	0x40010000
 8007780:	40000400 	.word	0x40000400
 8007784:	40000800 	.word	0x40000800
 8007788:	40000c00 	.word	0x40000c00
 800778c:	40010400 	.word	0x40010400
 8007790:	40014000 	.word	0x40014000
 8007794:	40001800 	.word	0x40001800

08007798 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007798:	b480      	push	{r7}
 800779a:	b087      	sub	sp, #28
 800779c:	af00      	add	r7, sp, #0
 800779e:	60f8      	str	r0, [r7, #12]
 80077a0:	60b9      	str	r1, [r7, #8]
 80077a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	6a1b      	ldr	r3, [r3, #32]
 80077a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	6a1b      	ldr	r3, [r3, #32]
 80077ae:	f023 0201 	bic.w	r2, r3, #1
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	699b      	ldr	r3, [r3, #24]
 80077ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80077bc:	693b      	ldr	r3, [r7, #16]
 80077be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80077c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	011b      	lsls	r3, r3, #4
 80077c8:	693a      	ldr	r2, [r7, #16]
 80077ca:	4313      	orrs	r3, r2
 80077cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80077ce:	697b      	ldr	r3, [r7, #20]
 80077d0:	f023 030a 	bic.w	r3, r3, #10
 80077d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80077d6:	697a      	ldr	r2, [r7, #20]
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	4313      	orrs	r3, r2
 80077dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	693a      	ldr	r2, [r7, #16]
 80077e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	697a      	ldr	r2, [r7, #20]
 80077e8:	621a      	str	r2, [r3, #32]
}
 80077ea:	bf00      	nop
 80077ec:	371c      	adds	r7, #28
 80077ee:	46bd      	mov	sp, r7
 80077f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f4:	4770      	bx	lr

080077f6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80077f6:	b480      	push	{r7}
 80077f8:	b087      	sub	sp, #28
 80077fa:	af00      	add	r7, sp, #0
 80077fc:	60f8      	str	r0, [r7, #12]
 80077fe:	60b9      	str	r1, [r7, #8]
 8007800:	607a      	str	r2, [r7, #4]
 8007802:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	6a1b      	ldr	r3, [r3, #32]
 8007808:	f023 0210 	bic.w	r2, r3, #16
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	699b      	ldr	r3, [r3, #24]
 8007814:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	6a1b      	ldr	r3, [r3, #32]
 800781a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800781c:	697b      	ldr	r3, [r7, #20]
 800781e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007822:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	021b      	lsls	r3, r3, #8
 8007828:	697a      	ldr	r2, [r7, #20]
 800782a:	4313      	orrs	r3, r2
 800782c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007834:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	031b      	lsls	r3, r3, #12
 800783a:	b29b      	uxth	r3, r3
 800783c:	697a      	ldr	r2, [r7, #20]
 800783e:	4313      	orrs	r3, r2
 8007840:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007842:	693b      	ldr	r3, [r7, #16]
 8007844:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007848:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800784a:	68bb      	ldr	r3, [r7, #8]
 800784c:	011b      	lsls	r3, r3, #4
 800784e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007852:	693a      	ldr	r2, [r7, #16]
 8007854:	4313      	orrs	r3, r2
 8007856:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	697a      	ldr	r2, [r7, #20]
 800785c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	693a      	ldr	r2, [r7, #16]
 8007862:	621a      	str	r2, [r3, #32]
}
 8007864:	bf00      	nop
 8007866:	371c      	adds	r7, #28
 8007868:	46bd      	mov	sp, r7
 800786a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786e:	4770      	bx	lr

08007870 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007870:	b480      	push	{r7}
 8007872:	b087      	sub	sp, #28
 8007874:	af00      	add	r7, sp, #0
 8007876:	60f8      	str	r0, [r7, #12]
 8007878:	60b9      	str	r1, [r7, #8]
 800787a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	6a1b      	ldr	r3, [r3, #32]
 8007880:	f023 0210 	bic.w	r2, r3, #16
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	699b      	ldr	r3, [r3, #24]
 800788c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	6a1b      	ldr	r3, [r3, #32]
 8007892:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800789a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	031b      	lsls	r3, r3, #12
 80078a0:	697a      	ldr	r2, [r7, #20]
 80078a2:	4313      	orrs	r3, r2
 80078a4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80078a6:	693b      	ldr	r3, [r7, #16]
 80078a8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80078ac:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80078ae:	68bb      	ldr	r3, [r7, #8]
 80078b0:	011b      	lsls	r3, r3, #4
 80078b2:	693a      	ldr	r2, [r7, #16]
 80078b4:	4313      	orrs	r3, r2
 80078b6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	697a      	ldr	r2, [r7, #20]
 80078bc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	693a      	ldr	r2, [r7, #16]
 80078c2:	621a      	str	r2, [r3, #32]
}
 80078c4:	bf00      	nop
 80078c6:	371c      	adds	r7, #28
 80078c8:	46bd      	mov	sp, r7
 80078ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ce:	4770      	bx	lr

080078d0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80078d0:	b480      	push	{r7}
 80078d2:	b087      	sub	sp, #28
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	60f8      	str	r0, [r7, #12]
 80078d8:	60b9      	str	r1, [r7, #8]
 80078da:	607a      	str	r2, [r7, #4]
 80078dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	6a1b      	ldr	r3, [r3, #32]
 80078e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	69db      	ldr	r3, [r3, #28]
 80078ee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	6a1b      	ldr	r3, [r3, #32]
 80078f4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80078f6:	697b      	ldr	r3, [r7, #20]
 80078f8:	f023 0303 	bic.w	r3, r3, #3
 80078fc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80078fe:	697a      	ldr	r2, [r7, #20]
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	4313      	orrs	r3, r2
 8007904:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007906:	697b      	ldr	r3, [r7, #20]
 8007908:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800790c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	011b      	lsls	r3, r3, #4
 8007912:	b2db      	uxtb	r3, r3
 8007914:	697a      	ldr	r2, [r7, #20]
 8007916:	4313      	orrs	r3, r2
 8007918:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800791a:	693b      	ldr	r3, [r7, #16]
 800791c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007920:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007922:	68bb      	ldr	r3, [r7, #8]
 8007924:	021b      	lsls	r3, r3, #8
 8007926:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800792a:	693a      	ldr	r2, [r7, #16]
 800792c:	4313      	orrs	r3, r2
 800792e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	697a      	ldr	r2, [r7, #20]
 8007934:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	693a      	ldr	r2, [r7, #16]
 800793a:	621a      	str	r2, [r3, #32]
}
 800793c:	bf00      	nop
 800793e:	371c      	adds	r7, #28
 8007940:	46bd      	mov	sp, r7
 8007942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007946:	4770      	bx	lr

08007948 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007948:	b480      	push	{r7}
 800794a:	b087      	sub	sp, #28
 800794c:	af00      	add	r7, sp, #0
 800794e:	60f8      	str	r0, [r7, #12]
 8007950:	60b9      	str	r1, [r7, #8]
 8007952:	607a      	str	r2, [r7, #4]
 8007954:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	6a1b      	ldr	r3, [r3, #32]
 800795a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	69db      	ldr	r3, [r3, #28]
 8007966:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	6a1b      	ldr	r3, [r3, #32]
 800796c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800796e:	697b      	ldr	r3, [r7, #20]
 8007970:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007974:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	021b      	lsls	r3, r3, #8
 800797a:	697a      	ldr	r2, [r7, #20]
 800797c:	4313      	orrs	r3, r2
 800797e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007980:	697b      	ldr	r3, [r7, #20]
 8007982:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007986:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	031b      	lsls	r3, r3, #12
 800798c:	b29b      	uxth	r3, r3
 800798e:	697a      	ldr	r2, [r7, #20]
 8007990:	4313      	orrs	r3, r2
 8007992:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007994:	693b      	ldr	r3, [r7, #16]
 8007996:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800799a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800799c:	68bb      	ldr	r3, [r7, #8]
 800799e:	031b      	lsls	r3, r3, #12
 80079a0:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80079a4:	693a      	ldr	r2, [r7, #16]
 80079a6:	4313      	orrs	r3, r2
 80079a8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	697a      	ldr	r2, [r7, #20]
 80079ae:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	693a      	ldr	r2, [r7, #16]
 80079b4:	621a      	str	r2, [r3, #32]
}
 80079b6:	bf00      	nop
 80079b8:	371c      	adds	r7, #28
 80079ba:	46bd      	mov	sp, r7
 80079bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c0:	4770      	bx	lr

080079c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80079c2:	b480      	push	{r7}
 80079c4:	b085      	sub	sp, #20
 80079c6:	af00      	add	r7, sp, #0
 80079c8:	6078      	str	r0, [r7, #4]
 80079ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	689b      	ldr	r3, [r3, #8]
 80079d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80079da:	683a      	ldr	r2, [r7, #0]
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	4313      	orrs	r3, r2
 80079e0:	f043 0307 	orr.w	r3, r3, #7
 80079e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	68fa      	ldr	r2, [r7, #12]
 80079ea:	609a      	str	r2, [r3, #8]
}
 80079ec:	bf00      	nop
 80079ee:	3714      	adds	r7, #20
 80079f0:	46bd      	mov	sp, r7
 80079f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f6:	4770      	bx	lr

080079f8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80079f8:	b480      	push	{r7}
 80079fa:	b087      	sub	sp, #28
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	60f8      	str	r0, [r7, #12]
 8007a00:	60b9      	str	r1, [r7, #8]
 8007a02:	607a      	str	r2, [r7, #4]
 8007a04:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	689b      	ldr	r3, [r3, #8]
 8007a0a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007a0c:	697b      	ldr	r3, [r7, #20]
 8007a0e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007a12:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	021a      	lsls	r2, r3, #8
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	431a      	orrs	r2, r3
 8007a1c:	68bb      	ldr	r3, [r7, #8]
 8007a1e:	4313      	orrs	r3, r2
 8007a20:	697a      	ldr	r2, [r7, #20]
 8007a22:	4313      	orrs	r3, r2
 8007a24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	697a      	ldr	r2, [r7, #20]
 8007a2a:	609a      	str	r2, [r3, #8]
}
 8007a2c:	bf00      	nop
 8007a2e:	371c      	adds	r7, #28
 8007a30:	46bd      	mov	sp, r7
 8007a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a36:	4770      	bx	lr

08007a38 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007a38:	b480      	push	{r7}
 8007a3a:	b087      	sub	sp, #28
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	60f8      	str	r0, [r7, #12]
 8007a40:	60b9      	str	r1, [r7, #8]
 8007a42:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007a44:	68bb      	ldr	r3, [r7, #8]
 8007a46:	f003 031f 	and.w	r3, r3, #31
 8007a4a:	2201      	movs	r2, #1
 8007a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8007a50:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	6a1a      	ldr	r2, [r3, #32]
 8007a56:	697b      	ldr	r3, [r7, #20]
 8007a58:	43db      	mvns	r3, r3
 8007a5a:	401a      	ands	r2, r3
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	6a1a      	ldr	r2, [r3, #32]
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	f003 031f 	and.w	r3, r3, #31
 8007a6a:	6879      	ldr	r1, [r7, #4]
 8007a6c:	fa01 f303 	lsl.w	r3, r1, r3
 8007a70:	431a      	orrs	r2, r3
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	621a      	str	r2, [r3, #32]
}
 8007a76:	bf00      	nop
 8007a78:	371c      	adds	r7, #28
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a80:	4770      	bx	lr
	...

08007a84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007a84:	b480      	push	{r7}
 8007a86:	b085      	sub	sp, #20
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
 8007a8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a94:	2b01      	cmp	r3, #1
 8007a96:	d101      	bne.n	8007a9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007a98:	2302      	movs	r3, #2
 8007a9a:	e05a      	b.n	8007b52 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2201      	movs	r2, #1
 8007aa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	2202      	movs	r2, #2
 8007aa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	685b      	ldr	r3, [r3, #4]
 8007ab2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	689b      	ldr	r3, [r3, #8]
 8007aba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ac2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	68fa      	ldr	r2, [r7, #12]
 8007aca:	4313      	orrs	r3, r2
 8007acc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	68fa      	ldr	r2, [r7, #12]
 8007ad4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	4a21      	ldr	r2, [pc, #132]	; (8007b60 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007adc:	4293      	cmp	r3, r2
 8007ade:	d022      	beq.n	8007b26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ae8:	d01d      	beq.n	8007b26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	4a1d      	ldr	r2, [pc, #116]	; (8007b64 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007af0:	4293      	cmp	r3, r2
 8007af2:	d018      	beq.n	8007b26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	4a1b      	ldr	r2, [pc, #108]	; (8007b68 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007afa:	4293      	cmp	r3, r2
 8007afc:	d013      	beq.n	8007b26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	4a1a      	ldr	r2, [pc, #104]	; (8007b6c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007b04:	4293      	cmp	r3, r2
 8007b06:	d00e      	beq.n	8007b26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	4a18      	ldr	r2, [pc, #96]	; (8007b70 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d009      	beq.n	8007b26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	4a17      	ldr	r2, [pc, #92]	; (8007b74 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007b18:	4293      	cmp	r3, r2
 8007b1a:	d004      	beq.n	8007b26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	4a15      	ldr	r2, [pc, #84]	; (8007b78 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007b22:	4293      	cmp	r3, r2
 8007b24:	d10c      	bne.n	8007b40 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007b26:	68bb      	ldr	r3, [r7, #8]
 8007b28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007b2c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	685b      	ldr	r3, [r3, #4]
 8007b32:	68ba      	ldr	r2, [r7, #8]
 8007b34:	4313      	orrs	r3, r2
 8007b36:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	68ba      	ldr	r2, [r7, #8]
 8007b3e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2201      	movs	r2, #1
 8007b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007b50:	2300      	movs	r3, #0
}
 8007b52:	4618      	mov	r0, r3
 8007b54:	3714      	adds	r7, #20
 8007b56:	46bd      	mov	sp, r7
 8007b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5c:	4770      	bx	lr
 8007b5e:	bf00      	nop
 8007b60:	40010000 	.word	0x40010000
 8007b64:	40000400 	.word	0x40000400
 8007b68:	40000800 	.word	0x40000800
 8007b6c:	40000c00 	.word	0x40000c00
 8007b70:	40010400 	.word	0x40010400
 8007b74:	40014000 	.word	0x40014000
 8007b78:	40001800 	.word	0x40001800

08007b7c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007b7c:	b480      	push	{r7}
 8007b7e:	b085      	sub	sp, #20
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
 8007b84:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007b86:	2300      	movs	r3, #0
 8007b88:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b90:	2b01      	cmp	r3, #1
 8007b92:	d101      	bne.n	8007b98 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007b94:	2302      	movs	r3, #2
 8007b96:	e03d      	b.n	8007c14 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2201      	movs	r2, #1
 8007b9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007ba6:	683b      	ldr	r3, [r7, #0]
 8007ba8:	68db      	ldr	r3, [r3, #12]
 8007baa:	4313      	orrs	r3, r2
 8007bac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	689b      	ldr	r3, [r3, #8]
 8007bb8:	4313      	orrs	r3, r2
 8007bba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007bc2:	683b      	ldr	r3, [r7, #0]
 8007bc4:	685b      	ldr	r3, [r3, #4]
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	4313      	orrs	r3, r2
 8007bd6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	691b      	ldr	r3, [r3, #16]
 8007be2:	4313      	orrs	r3, r2
 8007be4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007bec:	683b      	ldr	r3, [r7, #0]
 8007bee:	695b      	ldr	r3, [r3, #20]
 8007bf0:	4313      	orrs	r3, r2
 8007bf2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	69db      	ldr	r3, [r3, #28]
 8007bfe:	4313      	orrs	r3, r2
 8007c00:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	68fa      	ldr	r2, [r7, #12]
 8007c08:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007c12:	2300      	movs	r3, #0
}
 8007c14:	4618      	mov	r0, r3
 8007c16:	3714      	adds	r7, #20
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1e:	4770      	bx	lr

08007c20 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007c20:	b480      	push	{r7}
 8007c22:	b083      	sub	sp, #12
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007c28:	bf00      	nop
 8007c2a:	370c      	adds	r7, #12
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c32:	4770      	bx	lr

08007c34 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007c34:	b480      	push	{r7}
 8007c36:	b083      	sub	sp, #12
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007c3c:	bf00      	nop
 8007c3e:	370c      	adds	r7, #12
 8007c40:	46bd      	mov	sp, r7
 8007c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c46:	4770      	bx	lr

08007c48 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b082      	sub	sp, #8
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d101      	bne.n	8007c5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007c56:	2301      	movs	r3, #1
 8007c58:	e03f      	b.n	8007cda <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c60:	b2db      	uxtb	r3, r3
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d106      	bne.n	8007c74 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2200      	movs	r2, #0
 8007c6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007c6e:	6878      	ldr	r0, [r7, #4]
 8007c70:	f7fb fe3c 	bl	80038ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2224      	movs	r2, #36	; 0x24
 8007c78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	68da      	ldr	r2, [r3, #12]
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007c8a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007c8c:	6878      	ldr	r0, [r7, #4]
 8007c8e:	f000 ff35 	bl	8008afc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	691a      	ldr	r2, [r3, #16]
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007ca0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	695a      	ldr	r2, [r3, #20]
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007cb0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	68da      	ldr	r2, [r3, #12]
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007cc0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2220      	movs	r2, #32
 8007ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2220      	movs	r2, #32
 8007cd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007cd8:	2300      	movs	r3, #0
}
 8007cda:	4618      	mov	r0, r3
 8007cdc:	3708      	adds	r7, #8
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	bd80      	pop	{r7, pc}

08007ce2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ce2:	b580      	push	{r7, lr}
 8007ce4:	b08a      	sub	sp, #40	; 0x28
 8007ce6:	af02      	add	r7, sp, #8
 8007ce8:	60f8      	str	r0, [r7, #12]
 8007cea:	60b9      	str	r1, [r7, #8]
 8007cec:	603b      	str	r3, [r7, #0]
 8007cee:	4613      	mov	r3, r2
 8007cf0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cfc:	b2db      	uxtb	r3, r3
 8007cfe:	2b20      	cmp	r3, #32
 8007d00:	d17c      	bne.n	8007dfc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d02:	68bb      	ldr	r3, [r7, #8]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d002      	beq.n	8007d0e <HAL_UART_Transmit+0x2c>
 8007d08:	88fb      	ldrh	r3, [r7, #6]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d101      	bne.n	8007d12 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007d0e:	2301      	movs	r3, #1
 8007d10:	e075      	b.n	8007dfe <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d18:	2b01      	cmp	r3, #1
 8007d1a:	d101      	bne.n	8007d20 <HAL_UART_Transmit+0x3e>
 8007d1c:	2302      	movs	r3, #2
 8007d1e:	e06e      	b.n	8007dfe <HAL_UART_Transmit+0x11c>
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	2201      	movs	r2, #1
 8007d24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	2221      	movs	r2, #33	; 0x21
 8007d32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007d36:	f7fb fef9 	bl	8003b2c <HAL_GetTick>
 8007d3a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	88fa      	ldrh	r2, [r7, #6]
 8007d40:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	88fa      	ldrh	r2, [r7, #6]
 8007d46:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	689b      	ldr	r3, [r3, #8]
 8007d4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d50:	d108      	bne.n	8007d64 <HAL_UART_Transmit+0x82>
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	691b      	ldr	r3, [r3, #16]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d104      	bne.n	8007d64 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007d5e:	68bb      	ldr	r3, [r7, #8]
 8007d60:	61bb      	str	r3, [r7, #24]
 8007d62:	e003      	b.n	8007d6c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007d68:	2300      	movs	r3, #0
 8007d6a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	2200      	movs	r2, #0
 8007d70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007d74:	e02a      	b.n	8007dcc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007d76:	683b      	ldr	r3, [r7, #0]
 8007d78:	9300      	str	r3, [sp, #0]
 8007d7a:	697b      	ldr	r3, [r7, #20]
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	2180      	movs	r1, #128	; 0x80
 8007d80:	68f8      	ldr	r0, [r7, #12]
 8007d82:	f000 fc4c 	bl	800861e <UART_WaitOnFlagUntilTimeout>
 8007d86:	4603      	mov	r3, r0
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d001      	beq.n	8007d90 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007d8c:	2303      	movs	r3, #3
 8007d8e:	e036      	b.n	8007dfe <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007d90:	69fb      	ldr	r3, [r7, #28]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d10b      	bne.n	8007dae <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007d96:	69bb      	ldr	r3, [r7, #24]
 8007d98:	881b      	ldrh	r3, [r3, #0]
 8007d9a:	461a      	mov	r2, r3
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007da4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007da6:	69bb      	ldr	r3, [r7, #24]
 8007da8:	3302      	adds	r3, #2
 8007daa:	61bb      	str	r3, [r7, #24]
 8007dac:	e007      	b.n	8007dbe <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007dae:	69fb      	ldr	r3, [r7, #28]
 8007db0:	781a      	ldrb	r2, [r3, #0]
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007db8:	69fb      	ldr	r3, [r7, #28]
 8007dba:	3301      	adds	r3, #1
 8007dbc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007dc2:	b29b      	uxth	r3, r3
 8007dc4:	3b01      	subs	r3, #1
 8007dc6:	b29a      	uxth	r2, r3
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007dd0:	b29b      	uxth	r3, r3
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d1cf      	bne.n	8007d76 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	9300      	str	r3, [sp, #0]
 8007dda:	697b      	ldr	r3, [r7, #20]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	2140      	movs	r1, #64	; 0x40
 8007de0:	68f8      	ldr	r0, [r7, #12]
 8007de2:	f000 fc1c 	bl	800861e <UART_WaitOnFlagUntilTimeout>
 8007de6:	4603      	mov	r3, r0
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d001      	beq.n	8007df0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007dec:	2303      	movs	r3, #3
 8007dee:	e006      	b.n	8007dfe <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	2220      	movs	r2, #32
 8007df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007df8:	2300      	movs	r3, #0
 8007dfa:	e000      	b.n	8007dfe <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007dfc:	2302      	movs	r3, #2
  }
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	3720      	adds	r7, #32
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}

08007e06 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e06:	b580      	push	{r7, lr}
 8007e08:	b084      	sub	sp, #16
 8007e0a:	af00      	add	r7, sp, #0
 8007e0c:	60f8      	str	r0, [r7, #12]
 8007e0e:	60b9      	str	r1, [r7, #8]
 8007e10:	4613      	mov	r3, r2
 8007e12:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007e1a:	b2db      	uxtb	r3, r3
 8007e1c:	2b20      	cmp	r3, #32
 8007e1e:	d11d      	bne.n	8007e5c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e20:	68bb      	ldr	r3, [r7, #8]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d002      	beq.n	8007e2c <HAL_UART_Receive_IT+0x26>
 8007e26:	88fb      	ldrh	r3, [r7, #6]
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d101      	bne.n	8007e30 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007e2c:	2301      	movs	r3, #1
 8007e2e:	e016      	b.n	8007e5e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e36:	2b01      	cmp	r3, #1
 8007e38:	d101      	bne.n	8007e3e <HAL_UART_Receive_IT+0x38>
 8007e3a:	2302      	movs	r3, #2
 8007e3c:	e00f      	b.n	8007e5e <HAL_UART_Receive_IT+0x58>
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	2201      	movs	r2, #1
 8007e42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	2200      	movs	r2, #0
 8007e4a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007e4c:	88fb      	ldrh	r3, [r7, #6]
 8007e4e:	461a      	mov	r2, r3
 8007e50:	68b9      	ldr	r1, [r7, #8]
 8007e52:	68f8      	ldr	r0, [r7, #12]
 8007e54:	f000 fc51 	bl	80086fa <UART_Start_Receive_IT>
 8007e58:	4603      	mov	r3, r0
 8007e5a:	e000      	b.n	8007e5e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007e5c:	2302      	movs	r3, #2
  }
}
 8007e5e:	4618      	mov	r0, r3
 8007e60:	3710      	adds	r7, #16
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd80      	pop	{r7, pc}
	...

08007e68 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b08c      	sub	sp, #48	; 0x30
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	60f8      	str	r0, [r7, #12]
 8007e70:	60b9      	str	r1, [r7, #8]
 8007e72:	4613      	mov	r3, r2
 8007e74:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e7c:	b2db      	uxtb	r3, r3
 8007e7e:	2b20      	cmp	r3, #32
 8007e80:	d165      	bne.n	8007f4e <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e82:	68bb      	ldr	r3, [r7, #8]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d002      	beq.n	8007e8e <HAL_UART_Transmit_DMA+0x26>
 8007e88:	88fb      	ldrh	r3, [r7, #6]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d101      	bne.n	8007e92 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8007e8e:	2301      	movs	r3, #1
 8007e90:	e05e      	b.n	8007f50 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e98:	2b01      	cmp	r3, #1
 8007e9a:	d101      	bne.n	8007ea0 <HAL_UART_Transmit_DMA+0x38>
 8007e9c:	2302      	movs	r3, #2
 8007e9e:	e057      	b.n	8007f50 <HAL_UART_Transmit_DMA+0xe8>
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	2201      	movs	r2, #1
 8007ea4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8007ea8:	68ba      	ldr	r2, [r7, #8]
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	88fa      	ldrh	r2, [r7, #6]
 8007eb2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	88fa      	ldrh	r2, [r7, #6]
 8007eb8:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	2221      	movs	r2, #33	; 0x21
 8007ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ecc:	4a22      	ldr	r2, [pc, #136]	; (8007f58 <HAL_UART_Transmit_DMA+0xf0>)
 8007ece:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ed4:	4a21      	ldr	r2, [pc, #132]	; (8007f5c <HAL_UART_Transmit_DMA+0xf4>)
 8007ed6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007edc:	4a20      	ldr	r2, [pc, #128]	; (8007f60 <HAL_UART_Transmit_DMA+0xf8>)
 8007ede:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8007ee8:	f107 0308 	add.w	r3, r7, #8
 8007eec:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8007ef2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ef4:	6819      	ldr	r1, [r3, #0]
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	3304      	adds	r3, #4
 8007efc:	461a      	mov	r2, r3
 8007efe:	88fb      	ldrh	r3, [r7, #6]
 8007f00:	f7fc fe9e 	bl	8004c40 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007f0c:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	2200      	movs	r2, #0
 8007f12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	3314      	adds	r3, #20
 8007f1c:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f1e:	69bb      	ldr	r3, [r7, #24]
 8007f20:	e853 3f00 	ldrex	r3, [r3]
 8007f24:	617b      	str	r3, [r7, #20]
   return(result);
 8007f26:	697b      	ldr	r3, [r7, #20]
 8007f28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f2c:	62bb      	str	r3, [r7, #40]	; 0x28
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	3314      	adds	r3, #20
 8007f34:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007f36:	627a      	str	r2, [r7, #36]	; 0x24
 8007f38:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f3a:	6a39      	ldr	r1, [r7, #32]
 8007f3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f3e:	e841 2300 	strex	r3, r2, [r1]
 8007f42:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f44:	69fb      	ldr	r3, [r7, #28]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d1e5      	bne.n	8007f16 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	e000      	b.n	8007f50 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8007f4e:	2302      	movs	r3, #2
  }
}
 8007f50:	4618      	mov	r0, r3
 8007f52:	3730      	adds	r7, #48	; 0x30
 8007f54:	46bd      	mov	sp, r7
 8007f56:	bd80      	pop	{r7, pc}
 8007f58:	080084d5 	.word	0x080084d5
 8007f5c:	0800856f 	.word	0x0800856f
 8007f60:	0800858b 	.word	0x0800858b

08007f64 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b0ba      	sub	sp, #232	; 0xe8
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	68db      	ldr	r3, [r3, #12]
 8007f7c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	695b      	ldr	r3, [r3, #20]
 8007f86:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007f90:	2300      	movs	r3, #0
 8007f92:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007f96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f9a:	f003 030f 	and.w	r3, r3, #15
 8007f9e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007fa2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d10f      	bne.n	8007fca <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007faa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007fae:	f003 0320 	and.w	r3, r3, #32
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d009      	beq.n	8007fca <HAL_UART_IRQHandler+0x66>
 8007fb6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007fba:	f003 0320 	and.w	r3, r3, #32
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d003      	beq.n	8007fca <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007fc2:	6878      	ldr	r0, [r7, #4]
 8007fc4:	f000 fcde 	bl	8008984 <UART_Receive_IT>
      return;
 8007fc8:	e256      	b.n	8008478 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007fca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	f000 80de 	beq.w	8008190 <HAL_UART_IRQHandler+0x22c>
 8007fd4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007fd8:	f003 0301 	and.w	r3, r3, #1
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d106      	bne.n	8007fee <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007fe0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007fe4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	f000 80d1 	beq.w	8008190 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007fee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ff2:	f003 0301 	and.w	r3, r3, #1
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d00b      	beq.n	8008012 <HAL_UART_IRQHandler+0xae>
 8007ffa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ffe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008002:	2b00      	cmp	r3, #0
 8008004:	d005      	beq.n	8008012 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800800a:	f043 0201 	orr.w	r2, r3, #1
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008012:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008016:	f003 0304 	and.w	r3, r3, #4
 800801a:	2b00      	cmp	r3, #0
 800801c:	d00b      	beq.n	8008036 <HAL_UART_IRQHandler+0xd2>
 800801e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008022:	f003 0301 	and.w	r3, r3, #1
 8008026:	2b00      	cmp	r3, #0
 8008028:	d005      	beq.n	8008036 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800802e:	f043 0202 	orr.w	r2, r3, #2
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008036:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800803a:	f003 0302 	and.w	r3, r3, #2
 800803e:	2b00      	cmp	r3, #0
 8008040:	d00b      	beq.n	800805a <HAL_UART_IRQHandler+0xf6>
 8008042:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008046:	f003 0301 	and.w	r3, r3, #1
 800804a:	2b00      	cmp	r3, #0
 800804c:	d005      	beq.n	800805a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008052:	f043 0204 	orr.w	r2, r3, #4
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800805a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800805e:	f003 0308 	and.w	r3, r3, #8
 8008062:	2b00      	cmp	r3, #0
 8008064:	d011      	beq.n	800808a <HAL_UART_IRQHandler+0x126>
 8008066:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800806a:	f003 0320 	and.w	r3, r3, #32
 800806e:	2b00      	cmp	r3, #0
 8008070:	d105      	bne.n	800807e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008072:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008076:	f003 0301 	and.w	r3, r3, #1
 800807a:	2b00      	cmp	r3, #0
 800807c:	d005      	beq.n	800808a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008082:	f043 0208 	orr.w	r2, r3, #8
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800808e:	2b00      	cmp	r3, #0
 8008090:	f000 81ed 	beq.w	800846e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008094:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008098:	f003 0320 	and.w	r3, r3, #32
 800809c:	2b00      	cmp	r3, #0
 800809e:	d008      	beq.n	80080b2 <HAL_UART_IRQHandler+0x14e>
 80080a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80080a4:	f003 0320 	and.w	r3, r3, #32
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d002      	beq.n	80080b2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80080ac:	6878      	ldr	r0, [r7, #4]
 80080ae:	f000 fc69 	bl	8008984 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	695b      	ldr	r3, [r3, #20]
 80080b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080bc:	2b40      	cmp	r3, #64	; 0x40
 80080be:	bf0c      	ite	eq
 80080c0:	2301      	moveq	r3, #1
 80080c2:	2300      	movne	r3, #0
 80080c4:	b2db      	uxtb	r3, r3
 80080c6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080ce:	f003 0308 	and.w	r3, r3, #8
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d103      	bne.n	80080de <HAL_UART_IRQHandler+0x17a>
 80080d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d04f      	beq.n	800817e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80080de:	6878      	ldr	r0, [r7, #4]
 80080e0:	f000 fb71 	bl	80087c6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	695b      	ldr	r3, [r3, #20]
 80080ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080ee:	2b40      	cmp	r3, #64	; 0x40
 80080f0:	d141      	bne.n	8008176 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	3314      	adds	r3, #20
 80080f8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008100:	e853 3f00 	ldrex	r3, [r3]
 8008104:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008108:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800810c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008110:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	3314      	adds	r3, #20
 800811a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800811e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008122:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008126:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800812a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800812e:	e841 2300 	strex	r3, r2, [r1]
 8008132:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008136:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800813a:	2b00      	cmp	r3, #0
 800813c:	d1d9      	bne.n	80080f2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008142:	2b00      	cmp	r3, #0
 8008144:	d013      	beq.n	800816e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800814a:	4a7d      	ldr	r2, [pc, #500]	; (8008340 <HAL_UART_IRQHandler+0x3dc>)
 800814c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008152:	4618      	mov	r0, r3
 8008154:	f7fc fe3c 	bl	8004dd0 <HAL_DMA_Abort_IT>
 8008158:	4603      	mov	r3, r0
 800815a:	2b00      	cmp	r3, #0
 800815c:	d016      	beq.n	800818c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008162:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008164:	687a      	ldr	r2, [r7, #4]
 8008166:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008168:	4610      	mov	r0, r2
 800816a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800816c:	e00e      	b.n	800818c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800816e:	6878      	ldr	r0, [r7, #4]
 8008170:	f000 f99a 	bl	80084a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008174:	e00a      	b.n	800818c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f000 f996 	bl	80084a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800817c:	e006      	b.n	800818c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800817e:	6878      	ldr	r0, [r7, #4]
 8008180:	f000 f992 	bl	80084a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2200      	movs	r2, #0
 8008188:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800818a:	e170      	b.n	800846e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800818c:	bf00      	nop
    return;
 800818e:	e16e      	b.n	800846e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008194:	2b01      	cmp	r3, #1
 8008196:	f040 814a 	bne.w	800842e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800819a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800819e:	f003 0310 	and.w	r3, r3, #16
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	f000 8143 	beq.w	800842e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80081a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081ac:	f003 0310 	and.w	r3, r3, #16
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	f000 813c 	beq.w	800842e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80081b6:	2300      	movs	r3, #0
 80081b8:	60bb      	str	r3, [r7, #8]
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	60bb      	str	r3, [r7, #8]
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	685b      	ldr	r3, [r3, #4]
 80081c8:	60bb      	str	r3, [r7, #8]
 80081ca:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	695b      	ldr	r3, [r3, #20]
 80081d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081d6:	2b40      	cmp	r3, #64	; 0x40
 80081d8:	f040 80b4 	bne.w	8008344 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	685b      	ldr	r3, [r3, #4]
 80081e4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80081e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	f000 8140 	beq.w	8008472 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80081f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80081fa:	429a      	cmp	r2, r3
 80081fc:	f080 8139 	bcs.w	8008472 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008206:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800820c:	69db      	ldr	r3, [r3, #28]
 800820e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008212:	f000 8088 	beq.w	8008326 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	330c      	adds	r3, #12
 800821c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008220:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008224:	e853 3f00 	ldrex	r3, [r3]
 8008228:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800822c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008230:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008234:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	330c      	adds	r3, #12
 800823e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008242:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008246:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800824a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800824e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008252:	e841 2300 	strex	r3, r2, [r1]
 8008256:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800825a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800825e:	2b00      	cmp	r3, #0
 8008260:	d1d9      	bne.n	8008216 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	3314      	adds	r3, #20
 8008268:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800826a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800826c:	e853 3f00 	ldrex	r3, [r3]
 8008270:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008272:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008274:	f023 0301 	bic.w	r3, r3, #1
 8008278:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	3314      	adds	r3, #20
 8008282:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008286:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800828a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800828c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800828e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008292:	e841 2300 	strex	r3, r2, [r1]
 8008296:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008298:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800829a:	2b00      	cmp	r3, #0
 800829c:	d1e1      	bne.n	8008262 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	3314      	adds	r3, #20
 80082a4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80082a8:	e853 3f00 	ldrex	r3, [r3]
 80082ac:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80082ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80082b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80082b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	3314      	adds	r3, #20
 80082be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80082c2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80082c4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082c6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80082c8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80082ca:	e841 2300 	strex	r3, r2, [r1]
 80082ce:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80082d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d1e3      	bne.n	800829e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2220      	movs	r2, #32
 80082da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	2200      	movs	r2, #0
 80082e2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	330c      	adds	r3, #12
 80082ea:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80082ee:	e853 3f00 	ldrex	r3, [r3]
 80082f2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80082f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80082f6:	f023 0310 	bic.w	r3, r3, #16
 80082fa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	330c      	adds	r3, #12
 8008304:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008308:	65ba      	str	r2, [r7, #88]	; 0x58
 800830a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800830c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800830e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008310:	e841 2300 	strex	r3, r2, [r1]
 8008314:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008316:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008318:	2b00      	cmp	r3, #0
 800831a:	d1e3      	bne.n	80082e4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008320:	4618      	mov	r0, r3
 8008322:	f7fc fce5 	bl	8004cf0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800832e:	b29b      	uxth	r3, r3
 8008330:	1ad3      	subs	r3, r2, r3
 8008332:	b29b      	uxth	r3, r3
 8008334:	4619      	mov	r1, r3
 8008336:	6878      	ldr	r0, [r7, #4]
 8008338:	f000 f8c0 	bl	80084bc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800833c:	e099      	b.n	8008472 <HAL_UART_IRQHandler+0x50e>
 800833e:	bf00      	nop
 8008340:	0800888d 	.word	0x0800888d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800834c:	b29b      	uxth	r3, r3
 800834e:	1ad3      	subs	r3, r2, r3
 8008350:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008358:	b29b      	uxth	r3, r3
 800835a:	2b00      	cmp	r3, #0
 800835c:	f000 808b 	beq.w	8008476 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008360:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008364:	2b00      	cmp	r3, #0
 8008366:	f000 8086 	beq.w	8008476 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	330c      	adds	r3, #12
 8008370:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008372:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008374:	e853 3f00 	ldrex	r3, [r3]
 8008378:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800837a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800837c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008380:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	330c      	adds	r3, #12
 800838a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800838e:	647a      	str	r2, [r7, #68]	; 0x44
 8008390:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008392:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008394:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008396:	e841 2300 	strex	r3, r2, [r1]
 800839a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800839c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d1e3      	bne.n	800836a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	3314      	adds	r3, #20
 80083a8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083ac:	e853 3f00 	ldrex	r3, [r3]
 80083b0:	623b      	str	r3, [r7, #32]
   return(result);
 80083b2:	6a3b      	ldr	r3, [r7, #32]
 80083b4:	f023 0301 	bic.w	r3, r3, #1
 80083b8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	3314      	adds	r3, #20
 80083c2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80083c6:	633a      	str	r2, [r7, #48]	; 0x30
 80083c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80083cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80083ce:	e841 2300 	strex	r3, r2, [r1]
 80083d2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80083d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d1e3      	bne.n	80083a2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	2220      	movs	r2, #32
 80083de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	2200      	movs	r2, #0
 80083e6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	330c      	adds	r3, #12
 80083ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083f0:	693b      	ldr	r3, [r7, #16]
 80083f2:	e853 3f00 	ldrex	r3, [r3]
 80083f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	f023 0310 	bic.w	r3, r3, #16
 80083fe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	330c      	adds	r3, #12
 8008408:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800840c:	61fa      	str	r2, [r7, #28]
 800840e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008410:	69b9      	ldr	r1, [r7, #24]
 8008412:	69fa      	ldr	r2, [r7, #28]
 8008414:	e841 2300 	strex	r3, r2, [r1]
 8008418:	617b      	str	r3, [r7, #20]
   return(result);
 800841a:	697b      	ldr	r3, [r7, #20]
 800841c:	2b00      	cmp	r3, #0
 800841e:	d1e3      	bne.n	80083e8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008420:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008424:	4619      	mov	r1, r3
 8008426:	6878      	ldr	r0, [r7, #4]
 8008428:	f000 f848 	bl	80084bc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800842c:	e023      	b.n	8008476 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800842e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008432:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008436:	2b00      	cmp	r3, #0
 8008438:	d009      	beq.n	800844e <HAL_UART_IRQHandler+0x4ea>
 800843a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800843e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008442:	2b00      	cmp	r3, #0
 8008444:	d003      	beq.n	800844e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008446:	6878      	ldr	r0, [r7, #4]
 8008448:	f000 fa34 	bl	80088b4 <UART_Transmit_IT>
    return;
 800844c:	e014      	b.n	8008478 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800844e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008452:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008456:	2b00      	cmp	r3, #0
 8008458:	d00e      	beq.n	8008478 <HAL_UART_IRQHandler+0x514>
 800845a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800845e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008462:	2b00      	cmp	r3, #0
 8008464:	d008      	beq.n	8008478 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008466:	6878      	ldr	r0, [r7, #4]
 8008468:	f000 fa74 	bl	8008954 <UART_EndTransmit_IT>
    return;
 800846c:	e004      	b.n	8008478 <HAL_UART_IRQHandler+0x514>
    return;
 800846e:	bf00      	nop
 8008470:	e002      	b.n	8008478 <HAL_UART_IRQHandler+0x514>
      return;
 8008472:	bf00      	nop
 8008474:	e000      	b.n	8008478 <HAL_UART_IRQHandler+0x514>
      return;
 8008476:	bf00      	nop
  }
}
 8008478:	37e8      	adds	r7, #232	; 0xe8
 800847a:	46bd      	mov	sp, r7
 800847c:	bd80      	pop	{r7, pc}
 800847e:	bf00      	nop

08008480 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008480:	b480      	push	{r7}
 8008482:	b083      	sub	sp, #12
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008488:	bf00      	nop
 800848a:	370c      	adds	r7, #12
 800848c:	46bd      	mov	sp, r7
 800848e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008492:	4770      	bx	lr

08008494 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008494:	b480      	push	{r7}
 8008496:	b083      	sub	sp, #12
 8008498:	af00      	add	r7, sp, #0
 800849a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800849c:	bf00      	nop
 800849e:	370c      	adds	r7, #12
 80084a0:	46bd      	mov	sp, r7
 80084a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a6:	4770      	bx	lr

080084a8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80084a8:	b480      	push	{r7}
 80084aa:	b083      	sub	sp, #12
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80084b0:	bf00      	nop
 80084b2:	370c      	adds	r7, #12
 80084b4:	46bd      	mov	sp, r7
 80084b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ba:	4770      	bx	lr

080084bc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80084bc:	b480      	push	{r7}
 80084be:	b083      	sub	sp, #12
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]
 80084c4:	460b      	mov	r3, r1
 80084c6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80084c8:	bf00      	nop
 80084ca:	370c      	adds	r7, #12
 80084cc:	46bd      	mov	sp, r7
 80084ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d2:	4770      	bx	lr

080084d4 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80084d4:	b580      	push	{r7, lr}
 80084d6:	b090      	sub	sp, #64	; 0x40
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084e0:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d137      	bne.n	8008560 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80084f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80084f2:	2200      	movs	r2, #0
 80084f4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80084f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	3314      	adds	r3, #20
 80084fc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008500:	e853 3f00 	ldrex	r3, [r3]
 8008504:	623b      	str	r3, [r7, #32]
   return(result);
 8008506:	6a3b      	ldr	r3, [r7, #32]
 8008508:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800850c:	63bb      	str	r3, [r7, #56]	; 0x38
 800850e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	3314      	adds	r3, #20
 8008514:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008516:	633a      	str	r2, [r7, #48]	; 0x30
 8008518:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800851a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800851c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800851e:	e841 2300 	strex	r3, r2, [r1]
 8008522:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008524:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008526:	2b00      	cmp	r3, #0
 8008528:	d1e5      	bne.n	80084f6 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800852a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	330c      	adds	r3, #12
 8008530:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008532:	693b      	ldr	r3, [r7, #16]
 8008534:	e853 3f00 	ldrex	r3, [r3]
 8008538:	60fb      	str	r3, [r7, #12]
   return(result);
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008540:	637b      	str	r3, [r7, #52]	; 0x34
 8008542:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	330c      	adds	r3, #12
 8008548:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800854a:	61fa      	str	r2, [r7, #28]
 800854c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800854e:	69b9      	ldr	r1, [r7, #24]
 8008550:	69fa      	ldr	r2, [r7, #28]
 8008552:	e841 2300 	strex	r3, r2, [r1]
 8008556:	617b      	str	r3, [r7, #20]
   return(result);
 8008558:	697b      	ldr	r3, [r7, #20]
 800855a:	2b00      	cmp	r3, #0
 800855c:	d1e5      	bne.n	800852a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800855e:	e002      	b.n	8008566 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8008560:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008562:	f7ff ff8d 	bl	8008480 <HAL_UART_TxCpltCallback>
}
 8008566:	bf00      	nop
 8008568:	3740      	adds	r7, #64	; 0x40
 800856a:	46bd      	mov	sp, r7
 800856c:	bd80      	pop	{r7, pc}

0800856e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800856e:	b580      	push	{r7, lr}
 8008570:	b084      	sub	sp, #16
 8008572:	af00      	add	r7, sp, #0
 8008574:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800857a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800857c:	68f8      	ldr	r0, [r7, #12]
 800857e:	f7ff ff89 	bl	8008494 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008582:	bf00      	nop
 8008584:	3710      	adds	r7, #16
 8008586:	46bd      	mov	sp, r7
 8008588:	bd80      	pop	{r7, pc}

0800858a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800858a:	b580      	push	{r7, lr}
 800858c:	b084      	sub	sp, #16
 800858e:	af00      	add	r7, sp, #0
 8008590:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008592:	2300      	movs	r3, #0
 8008594:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800859a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800859c:	68bb      	ldr	r3, [r7, #8]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	695b      	ldr	r3, [r3, #20]
 80085a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085a6:	2b80      	cmp	r3, #128	; 0x80
 80085a8:	bf0c      	ite	eq
 80085aa:	2301      	moveq	r3, #1
 80085ac:	2300      	movne	r3, #0
 80085ae:	b2db      	uxtb	r3, r3
 80085b0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80085b2:	68bb      	ldr	r3, [r7, #8]
 80085b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80085b8:	b2db      	uxtb	r3, r3
 80085ba:	2b21      	cmp	r3, #33	; 0x21
 80085bc:	d108      	bne.n	80085d0 <UART_DMAError+0x46>
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d005      	beq.n	80085d0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	2200      	movs	r2, #0
 80085c8:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80085ca:	68b8      	ldr	r0, [r7, #8]
 80085cc:	f000 f8d3 	bl	8008776 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80085d0:	68bb      	ldr	r3, [r7, #8]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	695b      	ldr	r3, [r3, #20]
 80085d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085da:	2b40      	cmp	r3, #64	; 0x40
 80085dc:	bf0c      	ite	eq
 80085de:	2301      	moveq	r3, #1
 80085e0:	2300      	movne	r3, #0
 80085e2:	b2db      	uxtb	r3, r3
 80085e4:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80085e6:	68bb      	ldr	r3, [r7, #8]
 80085e8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80085ec:	b2db      	uxtb	r3, r3
 80085ee:	2b22      	cmp	r3, #34	; 0x22
 80085f0:	d108      	bne.n	8008604 <UART_DMAError+0x7a>
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d005      	beq.n	8008604 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80085f8:	68bb      	ldr	r3, [r7, #8]
 80085fa:	2200      	movs	r2, #0
 80085fc:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80085fe:	68b8      	ldr	r0, [r7, #8]
 8008600:	f000 f8e1 	bl	80087c6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008608:	f043 0210 	orr.w	r2, r3, #16
 800860c:	68bb      	ldr	r3, [r7, #8]
 800860e:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008610:	68b8      	ldr	r0, [r7, #8]
 8008612:	f7ff ff49 	bl	80084a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008616:	bf00      	nop
 8008618:	3710      	adds	r7, #16
 800861a:	46bd      	mov	sp, r7
 800861c:	bd80      	pop	{r7, pc}

0800861e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800861e:	b580      	push	{r7, lr}
 8008620:	b090      	sub	sp, #64	; 0x40
 8008622:	af00      	add	r7, sp, #0
 8008624:	60f8      	str	r0, [r7, #12]
 8008626:	60b9      	str	r1, [r7, #8]
 8008628:	603b      	str	r3, [r7, #0]
 800862a:	4613      	mov	r3, r2
 800862c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800862e:	e050      	b.n	80086d2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008630:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008632:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008636:	d04c      	beq.n	80086d2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008638:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800863a:	2b00      	cmp	r3, #0
 800863c:	d007      	beq.n	800864e <UART_WaitOnFlagUntilTimeout+0x30>
 800863e:	f7fb fa75 	bl	8003b2c <HAL_GetTick>
 8008642:	4602      	mov	r2, r0
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	1ad3      	subs	r3, r2, r3
 8008648:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800864a:	429a      	cmp	r2, r3
 800864c:	d241      	bcs.n	80086d2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	330c      	adds	r3, #12
 8008654:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008658:	e853 3f00 	ldrex	r3, [r3]
 800865c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800865e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008660:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008664:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	330c      	adds	r3, #12
 800866c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800866e:	637a      	str	r2, [r7, #52]	; 0x34
 8008670:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008672:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008674:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008676:	e841 2300 	strex	r3, r2, [r1]
 800867a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800867c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800867e:	2b00      	cmp	r3, #0
 8008680:	d1e5      	bne.n	800864e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	3314      	adds	r3, #20
 8008688:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800868a:	697b      	ldr	r3, [r7, #20]
 800868c:	e853 3f00 	ldrex	r3, [r3]
 8008690:	613b      	str	r3, [r7, #16]
   return(result);
 8008692:	693b      	ldr	r3, [r7, #16]
 8008694:	f023 0301 	bic.w	r3, r3, #1
 8008698:	63bb      	str	r3, [r7, #56]	; 0x38
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	3314      	adds	r3, #20
 80086a0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80086a2:	623a      	str	r2, [r7, #32]
 80086a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086a6:	69f9      	ldr	r1, [r7, #28]
 80086a8:	6a3a      	ldr	r2, [r7, #32]
 80086aa:	e841 2300 	strex	r3, r2, [r1]
 80086ae:	61bb      	str	r3, [r7, #24]
   return(result);
 80086b0:	69bb      	ldr	r3, [r7, #24]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d1e5      	bne.n	8008682 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	2220      	movs	r2, #32
 80086ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	2220      	movs	r2, #32
 80086c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	2200      	movs	r2, #0
 80086ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80086ce:	2303      	movs	r3, #3
 80086d0:	e00f      	b.n	80086f2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	681a      	ldr	r2, [r3, #0]
 80086d8:	68bb      	ldr	r3, [r7, #8]
 80086da:	4013      	ands	r3, r2
 80086dc:	68ba      	ldr	r2, [r7, #8]
 80086de:	429a      	cmp	r2, r3
 80086e0:	bf0c      	ite	eq
 80086e2:	2301      	moveq	r3, #1
 80086e4:	2300      	movne	r3, #0
 80086e6:	b2db      	uxtb	r3, r3
 80086e8:	461a      	mov	r2, r3
 80086ea:	79fb      	ldrb	r3, [r7, #7]
 80086ec:	429a      	cmp	r2, r3
 80086ee:	d09f      	beq.n	8008630 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80086f0:	2300      	movs	r3, #0
}
 80086f2:	4618      	mov	r0, r3
 80086f4:	3740      	adds	r7, #64	; 0x40
 80086f6:	46bd      	mov	sp, r7
 80086f8:	bd80      	pop	{r7, pc}

080086fa <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80086fa:	b480      	push	{r7}
 80086fc:	b085      	sub	sp, #20
 80086fe:	af00      	add	r7, sp, #0
 8008700:	60f8      	str	r0, [r7, #12]
 8008702:	60b9      	str	r1, [r7, #8]
 8008704:	4613      	mov	r3, r2
 8008706:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	68ba      	ldr	r2, [r7, #8]
 800870c:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	88fa      	ldrh	r2, [r7, #6]
 8008712:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	88fa      	ldrh	r2, [r7, #6]
 8008718:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	2200      	movs	r2, #0
 800871e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	2222      	movs	r2, #34	; 0x22
 8008724:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	2200      	movs	r2, #0
 800872c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	691b      	ldr	r3, [r3, #16]
 8008734:	2b00      	cmp	r3, #0
 8008736:	d007      	beq.n	8008748 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	68da      	ldr	r2, [r3, #12]
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008746:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	695a      	ldr	r2, [r3, #20]
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f042 0201 	orr.w	r2, r2, #1
 8008756:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	68da      	ldr	r2, [r3, #12]
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	f042 0220 	orr.w	r2, r2, #32
 8008766:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008768:	2300      	movs	r3, #0
}
 800876a:	4618      	mov	r0, r3
 800876c:	3714      	adds	r7, #20
 800876e:	46bd      	mov	sp, r7
 8008770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008774:	4770      	bx	lr

08008776 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008776:	b480      	push	{r7}
 8008778:	b089      	sub	sp, #36	; 0x24
 800877a:	af00      	add	r7, sp, #0
 800877c:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	330c      	adds	r3, #12
 8008784:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	e853 3f00 	ldrex	r3, [r3]
 800878c:	60bb      	str	r3, [r7, #8]
   return(result);
 800878e:	68bb      	ldr	r3, [r7, #8]
 8008790:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008794:	61fb      	str	r3, [r7, #28]
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	330c      	adds	r3, #12
 800879c:	69fa      	ldr	r2, [r7, #28]
 800879e:	61ba      	str	r2, [r7, #24]
 80087a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087a2:	6979      	ldr	r1, [r7, #20]
 80087a4:	69ba      	ldr	r2, [r7, #24]
 80087a6:	e841 2300 	strex	r3, r2, [r1]
 80087aa:	613b      	str	r3, [r7, #16]
   return(result);
 80087ac:	693b      	ldr	r3, [r7, #16]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d1e5      	bne.n	800877e <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	2220      	movs	r2, #32
 80087b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80087ba:	bf00      	nop
 80087bc:	3724      	adds	r7, #36	; 0x24
 80087be:	46bd      	mov	sp, r7
 80087c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c4:	4770      	bx	lr

080087c6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80087c6:	b480      	push	{r7}
 80087c8:	b095      	sub	sp, #84	; 0x54
 80087ca:	af00      	add	r7, sp, #0
 80087cc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	330c      	adds	r3, #12
 80087d4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087d8:	e853 3f00 	ldrex	r3, [r3]
 80087dc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80087de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087e0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80087e4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	330c      	adds	r3, #12
 80087ec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80087ee:	643a      	str	r2, [r7, #64]	; 0x40
 80087f0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087f2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80087f4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80087f6:	e841 2300 	strex	r3, r2, [r1]
 80087fa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80087fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d1e5      	bne.n	80087ce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	3314      	adds	r3, #20
 8008808:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800880a:	6a3b      	ldr	r3, [r7, #32]
 800880c:	e853 3f00 	ldrex	r3, [r3]
 8008810:	61fb      	str	r3, [r7, #28]
   return(result);
 8008812:	69fb      	ldr	r3, [r7, #28]
 8008814:	f023 0301 	bic.w	r3, r3, #1
 8008818:	64bb      	str	r3, [r7, #72]	; 0x48
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	3314      	adds	r3, #20
 8008820:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008822:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008824:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008826:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008828:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800882a:	e841 2300 	strex	r3, r2, [r1]
 800882e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008832:	2b00      	cmp	r3, #0
 8008834:	d1e5      	bne.n	8008802 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800883a:	2b01      	cmp	r3, #1
 800883c:	d119      	bne.n	8008872 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	330c      	adds	r3, #12
 8008844:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	e853 3f00 	ldrex	r3, [r3]
 800884c:	60bb      	str	r3, [r7, #8]
   return(result);
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	f023 0310 	bic.w	r3, r3, #16
 8008854:	647b      	str	r3, [r7, #68]	; 0x44
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	330c      	adds	r3, #12
 800885c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800885e:	61ba      	str	r2, [r7, #24]
 8008860:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008862:	6979      	ldr	r1, [r7, #20]
 8008864:	69ba      	ldr	r2, [r7, #24]
 8008866:	e841 2300 	strex	r3, r2, [r1]
 800886a:	613b      	str	r3, [r7, #16]
   return(result);
 800886c:	693b      	ldr	r3, [r7, #16]
 800886e:	2b00      	cmp	r3, #0
 8008870:	d1e5      	bne.n	800883e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2220      	movs	r2, #32
 8008876:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	2200      	movs	r2, #0
 800887e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008880:	bf00      	nop
 8008882:	3754      	adds	r7, #84	; 0x54
 8008884:	46bd      	mov	sp, r7
 8008886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888a:	4770      	bx	lr

0800888c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800888c:	b580      	push	{r7, lr}
 800888e:	b084      	sub	sp, #16
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008898:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	2200      	movs	r2, #0
 800889e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	2200      	movs	r2, #0
 80088a4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80088a6:	68f8      	ldr	r0, [r7, #12]
 80088a8:	f7ff fdfe 	bl	80084a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80088ac:	bf00      	nop
 80088ae:	3710      	adds	r7, #16
 80088b0:	46bd      	mov	sp, r7
 80088b2:	bd80      	pop	{r7, pc}

080088b4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80088b4:	b480      	push	{r7}
 80088b6:	b085      	sub	sp, #20
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088c2:	b2db      	uxtb	r3, r3
 80088c4:	2b21      	cmp	r3, #33	; 0x21
 80088c6:	d13e      	bne.n	8008946 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	689b      	ldr	r3, [r3, #8]
 80088cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088d0:	d114      	bne.n	80088fc <UART_Transmit_IT+0x48>
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	691b      	ldr	r3, [r3, #16]
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d110      	bne.n	80088fc <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	6a1b      	ldr	r3, [r3, #32]
 80088de:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	881b      	ldrh	r3, [r3, #0]
 80088e4:	461a      	mov	r2, r3
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80088ee:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	6a1b      	ldr	r3, [r3, #32]
 80088f4:	1c9a      	adds	r2, r3, #2
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	621a      	str	r2, [r3, #32]
 80088fa:	e008      	b.n	800890e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	6a1b      	ldr	r3, [r3, #32]
 8008900:	1c59      	adds	r1, r3, #1
 8008902:	687a      	ldr	r2, [r7, #4]
 8008904:	6211      	str	r1, [r2, #32]
 8008906:	781a      	ldrb	r2, [r3, #0]
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008912:	b29b      	uxth	r3, r3
 8008914:	3b01      	subs	r3, #1
 8008916:	b29b      	uxth	r3, r3
 8008918:	687a      	ldr	r2, [r7, #4]
 800891a:	4619      	mov	r1, r3
 800891c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800891e:	2b00      	cmp	r3, #0
 8008920:	d10f      	bne.n	8008942 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	68da      	ldr	r2, [r3, #12]
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008930:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	68da      	ldr	r2, [r3, #12]
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008940:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008942:	2300      	movs	r3, #0
 8008944:	e000      	b.n	8008948 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008946:	2302      	movs	r3, #2
  }
}
 8008948:	4618      	mov	r0, r3
 800894a:	3714      	adds	r7, #20
 800894c:	46bd      	mov	sp, r7
 800894e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008952:	4770      	bx	lr

08008954 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008954:	b580      	push	{r7, lr}
 8008956:	b082      	sub	sp, #8
 8008958:	af00      	add	r7, sp, #0
 800895a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	68da      	ldr	r2, [r3, #12]
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800896a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2220      	movs	r2, #32
 8008970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	f7ff fd83 	bl	8008480 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800897a:	2300      	movs	r3, #0
}
 800897c:	4618      	mov	r0, r3
 800897e:	3708      	adds	r7, #8
 8008980:	46bd      	mov	sp, r7
 8008982:	bd80      	pop	{r7, pc}

08008984 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008984:	b580      	push	{r7, lr}
 8008986:	b08c      	sub	sp, #48	; 0x30
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008992:	b2db      	uxtb	r3, r3
 8008994:	2b22      	cmp	r3, #34	; 0x22
 8008996:	f040 80ab 	bne.w	8008af0 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	689b      	ldr	r3, [r3, #8]
 800899e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80089a2:	d117      	bne.n	80089d4 <UART_Receive_IT+0x50>
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	691b      	ldr	r3, [r3, #16]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d113      	bne.n	80089d4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80089ac:	2300      	movs	r3, #0
 80089ae:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089b4:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	685b      	ldr	r3, [r3, #4]
 80089bc:	b29b      	uxth	r3, r3
 80089be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089c2:	b29a      	uxth	r2, r3
 80089c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089c6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089cc:	1c9a      	adds	r2, r3, #2
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	629a      	str	r2, [r3, #40]	; 0x28
 80089d2:	e026      	b.n	8008a22 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089d8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80089da:	2300      	movs	r3, #0
 80089dc:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	689b      	ldr	r3, [r3, #8]
 80089e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80089e6:	d007      	beq.n	80089f8 <UART_Receive_IT+0x74>
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	689b      	ldr	r3, [r3, #8]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d10a      	bne.n	8008a06 <UART_Receive_IT+0x82>
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	691b      	ldr	r3, [r3, #16]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d106      	bne.n	8008a06 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	685b      	ldr	r3, [r3, #4]
 80089fe:	b2da      	uxtb	r2, r3
 8008a00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a02:	701a      	strb	r2, [r3, #0]
 8008a04:	e008      	b.n	8008a18 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	685b      	ldr	r3, [r3, #4]
 8008a0c:	b2db      	uxtb	r3, r3
 8008a0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a12:	b2da      	uxtb	r2, r3
 8008a14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a16:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a1c:	1c5a      	adds	r2, r3, #1
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008a26:	b29b      	uxth	r3, r3
 8008a28:	3b01      	subs	r3, #1
 8008a2a:	b29b      	uxth	r3, r3
 8008a2c:	687a      	ldr	r2, [r7, #4]
 8008a2e:	4619      	mov	r1, r3
 8008a30:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d15a      	bne.n	8008aec <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	68da      	ldr	r2, [r3, #12]
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	f022 0220 	bic.w	r2, r2, #32
 8008a44:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	68da      	ldr	r2, [r3, #12]
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008a54:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	695a      	ldr	r2, [r3, #20]
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	f022 0201 	bic.w	r2, r2, #1
 8008a64:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2220      	movs	r2, #32
 8008a6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a72:	2b01      	cmp	r3, #1
 8008a74:	d135      	bne.n	8008ae2 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	2200      	movs	r2, #0
 8008a7a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	330c      	adds	r3, #12
 8008a82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a84:	697b      	ldr	r3, [r7, #20]
 8008a86:	e853 3f00 	ldrex	r3, [r3]
 8008a8a:	613b      	str	r3, [r7, #16]
   return(result);
 8008a8c:	693b      	ldr	r3, [r7, #16]
 8008a8e:	f023 0310 	bic.w	r3, r3, #16
 8008a92:	627b      	str	r3, [r7, #36]	; 0x24
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	330c      	adds	r3, #12
 8008a9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a9c:	623a      	str	r2, [r7, #32]
 8008a9e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aa0:	69f9      	ldr	r1, [r7, #28]
 8008aa2:	6a3a      	ldr	r2, [r7, #32]
 8008aa4:	e841 2300 	strex	r3, r2, [r1]
 8008aa8:	61bb      	str	r3, [r7, #24]
   return(result);
 8008aaa:	69bb      	ldr	r3, [r7, #24]
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d1e5      	bne.n	8008a7c <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	f003 0310 	and.w	r3, r3, #16
 8008aba:	2b10      	cmp	r3, #16
 8008abc:	d10a      	bne.n	8008ad4 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008abe:	2300      	movs	r3, #0
 8008ac0:	60fb      	str	r3, [r7, #12]
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	60fb      	str	r3, [r7, #12]
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	685b      	ldr	r3, [r3, #4]
 8008ad0:	60fb      	str	r3, [r7, #12]
 8008ad2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008ad8:	4619      	mov	r1, r3
 8008ada:	6878      	ldr	r0, [r7, #4]
 8008adc:	f7ff fcee 	bl	80084bc <HAL_UARTEx_RxEventCallback>
 8008ae0:	e002      	b.n	8008ae8 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008ae2:	6878      	ldr	r0, [r7, #4]
 8008ae4:	f7fa f91c 	bl	8002d20 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008ae8:	2300      	movs	r3, #0
 8008aea:	e002      	b.n	8008af2 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008aec:	2300      	movs	r3, #0
 8008aee:	e000      	b.n	8008af2 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008af0:	2302      	movs	r3, #2
  }
}
 8008af2:	4618      	mov	r0, r3
 8008af4:	3730      	adds	r7, #48	; 0x30
 8008af6:	46bd      	mov	sp, r7
 8008af8:	bd80      	pop	{r7, pc}
	...

08008afc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008afc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008b00:	b0c0      	sub	sp, #256	; 0x100
 8008b02:	af00      	add	r7, sp, #0
 8008b04:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008b08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	691b      	ldr	r3, [r3, #16]
 8008b10:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008b14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b18:	68d9      	ldr	r1, [r3, #12]
 8008b1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b1e:	681a      	ldr	r2, [r3, #0]
 8008b20:	ea40 0301 	orr.w	r3, r0, r1
 8008b24:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008b26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b2a:	689a      	ldr	r2, [r3, #8]
 8008b2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b30:	691b      	ldr	r3, [r3, #16]
 8008b32:	431a      	orrs	r2, r3
 8008b34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b38:	695b      	ldr	r3, [r3, #20]
 8008b3a:	431a      	orrs	r2, r3
 8008b3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b40:	69db      	ldr	r3, [r3, #28]
 8008b42:	4313      	orrs	r3, r2
 8008b44:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008b48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	68db      	ldr	r3, [r3, #12]
 8008b50:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008b54:	f021 010c 	bic.w	r1, r1, #12
 8008b58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b5c:	681a      	ldr	r2, [r3, #0]
 8008b5e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008b62:	430b      	orrs	r3, r1
 8008b64:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008b66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	695b      	ldr	r3, [r3, #20]
 8008b6e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008b72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b76:	6999      	ldr	r1, [r3, #24]
 8008b78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b7c:	681a      	ldr	r2, [r3, #0]
 8008b7e:	ea40 0301 	orr.w	r3, r0, r1
 8008b82:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008b84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b88:	681a      	ldr	r2, [r3, #0]
 8008b8a:	4b8f      	ldr	r3, [pc, #572]	; (8008dc8 <UART_SetConfig+0x2cc>)
 8008b8c:	429a      	cmp	r2, r3
 8008b8e:	d005      	beq.n	8008b9c <UART_SetConfig+0xa0>
 8008b90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b94:	681a      	ldr	r2, [r3, #0]
 8008b96:	4b8d      	ldr	r3, [pc, #564]	; (8008dcc <UART_SetConfig+0x2d0>)
 8008b98:	429a      	cmp	r2, r3
 8008b9a:	d104      	bne.n	8008ba6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008b9c:	f7fd f9e8 	bl	8005f70 <HAL_RCC_GetPCLK2Freq>
 8008ba0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008ba4:	e003      	b.n	8008bae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008ba6:	f7fd f9cf 	bl	8005f48 <HAL_RCC_GetPCLK1Freq>
 8008baa:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008bae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008bb2:	69db      	ldr	r3, [r3, #28]
 8008bb4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008bb8:	f040 810c 	bne.w	8008dd4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008bbc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008bc6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008bca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008bce:	4622      	mov	r2, r4
 8008bd0:	462b      	mov	r3, r5
 8008bd2:	1891      	adds	r1, r2, r2
 8008bd4:	65b9      	str	r1, [r7, #88]	; 0x58
 8008bd6:	415b      	adcs	r3, r3
 8008bd8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008bda:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008bde:	4621      	mov	r1, r4
 8008be0:	eb12 0801 	adds.w	r8, r2, r1
 8008be4:	4629      	mov	r1, r5
 8008be6:	eb43 0901 	adc.w	r9, r3, r1
 8008bea:	f04f 0200 	mov.w	r2, #0
 8008bee:	f04f 0300 	mov.w	r3, #0
 8008bf2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008bf6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008bfa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008bfe:	4690      	mov	r8, r2
 8008c00:	4699      	mov	r9, r3
 8008c02:	4623      	mov	r3, r4
 8008c04:	eb18 0303 	adds.w	r3, r8, r3
 8008c08:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008c0c:	462b      	mov	r3, r5
 8008c0e:	eb49 0303 	adc.w	r3, r9, r3
 8008c12:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008c16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c1a:	685b      	ldr	r3, [r3, #4]
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008c22:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008c26:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008c2a:	460b      	mov	r3, r1
 8008c2c:	18db      	adds	r3, r3, r3
 8008c2e:	653b      	str	r3, [r7, #80]	; 0x50
 8008c30:	4613      	mov	r3, r2
 8008c32:	eb42 0303 	adc.w	r3, r2, r3
 8008c36:	657b      	str	r3, [r7, #84]	; 0x54
 8008c38:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008c3c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008c40:	f7f7 ffb2 	bl	8000ba8 <__aeabi_uldivmod>
 8008c44:	4602      	mov	r2, r0
 8008c46:	460b      	mov	r3, r1
 8008c48:	4b61      	ldr	r3, [pc, #388]	; (8008dd0 <UART_SetConfig+0x2d4>)
 8008c4a:	fba3 2302 	umull	r2, r3, r3, r2
 8008c4e:	095b      	lsrs	r3, r3, #5
 8008c50:	011c      	lsls	r4, r3, #4
 8008c52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008c56:	2200      	movs	r2, #0
 8008c58:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008c5c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008c60:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008c64:	4642      	mov	r2, r8
 8008c66:	464b      	mov	r3, r9
 8008c68:	1891      	adds	r1, r2, r2
 8008c6a:	64b9      	str	r1, [r7, #72]	; 0x48
 8008c6c:	415b      	adcs	r3, r3
 8008c6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008c70:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008c74:	4641      	mov	r1, r8
 8008c76:	eb12 0a01 	adds.w	sl, r2, r1
 8008c7a:	4649      	mov	r1, r9
 8008c7c:	eb43 0b01 	adc.w	fp, r3, r1
 8008c80:	f04f 0200 	mov.w	r2, #0
 8008c84:	f04f 0300 	mov.w	r3, #0
 8008c88:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008c8c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008c90:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008c94:	4692      	mov	sl, r2
 8008c96:	469b      	mov	fp, r3
 8008c98:	4643      	mov	r3, r8
 8008c9a:	eb1a 0303 	adds.w	r3, sl, r3
 8008c9e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008ca2:	464b      	mov	r3, r9
 8008ca4:	eb4b 0303 	adc.w	r3, fp, r3
 8008ca8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008cac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008cb0:	685b      	ldr	r3, [r3, #4]
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008cb8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008cbc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008cc0:	460b      	mov	r3, r1
 8008cc2:	18db      	adds	r3, r3, r3
 8008cc4:	643b      	str	r3, [r7, #64]	; 0x40
 8008cc6:	4613      	mov	r3, r2
 8008cc8:	eb42 0303 	adc.w	r3, r2, r3
 8008ccc:	647b      	str	r3, [r7, #68]	; 0x44
 8008cce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008cd2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008cd6:	f7f7 ff67 	bl	8000ba8 <__aeabi_uldivmod>
 8008cda:	4602      	mov	r2, r0
 8008cdc:	460b      	mov	r3, r1
 8008cde:	4611      	mov	r1, r2
 8008ce0:	4b3b      	ldr	r3, [pc, #236]	; (8008dd0 <UART_SetConfig+0x2d4>)
 8008ce2:	fba3 2301 	umull	r2, r3, r3, r1
 8008ce6:	095b      	lsrs	r3, r3, #5
 8008ce8:	2264      	movs	r2, #100	; 0x64
 8008cea:	fb02 f303 	mul.w	r3, r2, r3
 8008cee:	1acb      	subs	r3, r1, r3
 8008cf0:	00db      	lsls	r3, r3, #3
 8008cf2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008cf6:	4b36      	ldr	r3, [pc, #216]	; (8008dd0 <UART_SetConfig+0x2d4>)
 8008cf8:	fba3 2302 	umull	r2, r3, r3, r2
 8008cfc:	095b      	lsrs	r3, r3, #5
 8008cfe:	005b      	lsls	r3, r3, #1
 8008d00:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008d04:	441c      	add	r4, r3
 8008d06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008d0a:	2200      	movs	r2, #0
 8008d0c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008d10:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008d14:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008d18:	4642      	mov	r2, r8
 8008d1a:	464b      	mov	r3, r9
 8008d1c:	1891      	adds	r1, r2, r2
 8008d1e:	63b9      	str	r1, [r7, #56]	; 0x38
 8008d20:	415b      	adcs	r3, r3
 8008d22:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008d24:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008d28:	4641      	mov	r1, r8
 8008d2a:	1851      	adds	r1, r2, r1
 8008d2c:	6339      	str	r1, [r7, #48]	; 0x30
 8008d2e:	4649      	mov	r1, r9
 8008d30:	414b      	adcs	r3, r1
 8008d32:	637b      	str	r3, [r7, #52]	; 0x34
 8008d34:	f04f 0200 	mov.w	r2, #0
 8008d38:	f04f 0300 	mov.w	r3, #0
 8008d3c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008d40:	4659      	mov	r1, fp
 8008d42:	00cb      	lsls	r3, r1, #3
 8008d44:	4651      	mov	r1, sl
 8008d46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008d4a:	4651      	mov	r1, sl
 8008d4c:	00ca      	lsls	r2, r1, #3
 8008d4e:	4610      	mov	r0, r2
 8008d50:	4619      	mov	r1, r3
 8008d52:	4603      	mov	r3, r0
 8008d54:	4642      	mov	r2, r8
 8008d56:	189b      	adds	r3, r3, r2
 8008d58:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008d5c:	464b      	mov	r3, r9
 8008d5e:	460a      	mov	r2, r1
 8008d60:	eb42 0303 	adc.w	r3, r2, r3
 8008d64:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008d68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d6c:	685b      	ldr	r3, [r3, #4]
 8008d6e:	2200      	movs	r2, #0
 8008d70:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008d74:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008d78:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008d7c:	460b      	mov	r3, r1
 8008d7e:	18db      	adds	r3, r3, r3
 8008d80:	62bb      	str	r3, [r7, #40]	; 0x28
 8008d82:	4613      	mov	r3, r2
 8008d84:	eb42 0303 	adc.w	r3, r2, r3
 8008d88:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008d8a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008d8e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008d92:	f7f7 ff09 	bl	8000ba8 <__aeabi_uldivmod>
 8008d96:	4602      	mov	r2, r0
 8008d98:	460b      	mov	r3, r1
 8008d9a:	4b0d      	ldr	r3, [pc, #52]	; (8008dd0 <UART_SetConfig+0x2d4>)
 8008d9c:	fba3 1302 	umull	r1, r3, r3, r2
 8008da0:	095b      	lsrs	r3, r3, #5
 8008da2:	2164      	movs	r1, #100	; 0x64
 8008da4:	fb01 f303 	mul.w	r3, r1, r3
 8008da8:	1ad3      	subs	r3, r2, r3
 8008daa:	00db      	lsls	r3, r3, #3
 8008dac:	3332      	adds	r3, #50	; 0x32
 8008dae:	4a08      	ldr	r2, [pc, #32]	; (8008dd0 <UART_SetConfig+0x2d4>)
 8008db0:	fba2 2303 	umull	r2, r3, r2, r3
 8008db4:	095b      	lsrs	r3, r3, #5
 8008db6:	f003 0207 	and.w	r2, r3, #7
 8008dba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	4422      	add	r2, r4
 8008dc2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008dc4:	e105      	b.n	8008fd2 <UART_SetConfig+0x4d6>
 8008dc6:	bf00      	nop
 8008dc8:	40011000 	.word	0x40011000
 8008dcc:	40011400 	.word	0x40011400
 8008dd0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008dd4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008dd8:	2200      	movs	r2, #0
 8008dda:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008dde:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8008de2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8008de6:	4642      	mov	r2, r8
 8008de8:	464b      	mov	r3, r9
 8008dea:	1891      	adds	r1, r2, r2
 8008dec:	6239      	str	r1, [r7, #32]
 8008dee:	415b      	adcs	r3, r3
 8008df0:	627b      	str	r3, [r7, #36]	; 0x24
 8008df2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008df6:	4641      	mov	r1, r8
 8008df8:	1854      	adds	r4, r2, r1
 8008dfa:	4649      	mov	r1, r9
 8008dfc:	eb43 0501 	adc.w	r5, r3, r1
 8008e00:	f04f 0200 	mov.w	r2, #0
 8008e04:	f04f 0300 	mov.w	r3, #0
 8008e08:	00eb      	lsls	r3, r5, #3
 8008e0a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008e0e:	00e2      	lsls	r2, r4, #3
 8008e10:	4614      	mov	r4, r2
 8008e12:	461d      	mov	r5, r3
 8008e14:	4643      	mov	r3, r8
 8008e16:	18e3      	adds	r3, r4, r3
 8008e18:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008e1c:	464b      	mov	r3, r9
 8008e1e:	eb45 0303 	adc.w	r3, r5, r3
 8008e22:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008e26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e2a:	685b      	ldr	r3, [r3, #4]
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008e32:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008e36:	f04f 0200 	mov.w	r2, #0
 8008e3a:	f04f 0300 	mov.w	r3, #0
 8008e3e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8008e42:	4629      	mov	r1, r5
 8008e44:	008b      	lsls	r3, r1, #2
 8008e46:	4621      	mov	r1, r4
 8008e48:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008e4c:	4621      	mov	r1, r4
 8008e4e:	008a      	lsls	r2, r1, #2
 8008e50:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008e54:	f7f7 fea8 	bl	8000ba8 <__aeabi_uldivmod>
 8008e58:	4602      	mov	r2, r0
 8008e5a:	460b      	mov	r3, r1
 8008e5c:	4b60      	ldr	r3, [pc, #384]	; (8008fe0 <UART_SetConfig+0x4e4>)
 8008e5e:	fba3 2302 	umull	r2, r3, r3, r2
 8008e62:	095b      	lsrs	r3, r3, #5
 8008e64:	011c      	lsls	r4, r3, #4
 8008e66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008e6a:	2200      	movs	r2, #0
 8008e6c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008e70:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008e74:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008e78:	4642      	mov	r2, r8
 8008e7a:	464b      	mov	r3, r9
 8008e7c:	1891      	adds	r1, r2, r2
 8008e7e:	61b9      	str	r1, [r7, #24]
 8008e80:	415b      	adcs	r3, r3
 8008e82:	61fb      	str	r3, [r7, #28]
 8008e84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008e88:	4641      	mov	r1, r8
 8008e8a:	1851      	adds	r1, r2, r1
 8008e8c:	6139      	str	r1, [r7, #16]
 8008e8e:	4649      	mov	r1, r9
 8008e90:	414b      	adcs	r3, r1
 8008e92:	617b      	str	r3, [r7, #20]
 8008e94:	f04f 0200 	mov.w	r2, #0
 8008e98:	f04f 0300 	mov.w	r3, #0
 8008e9c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008ea0:	4659      	mov	r1, fp
 8008ea2:	00cb      	lsls	r3, r1, #3
 8008ea4:	4651      	mov	r1, sl
 8008ea6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008eaa:	4651      	mov	r1, sl
 8008eac:	00ca      	lsls	r2, r1, #3
 8008eae:	4610      	mov	r0, r2
 8008eb0:	4619      	mov	r1, r3
 8008eb2:	4603      	mov	r3, r0
 8008eb4:	4642      	mov	r2, r8
 8008eb6:	189b      	adds	r3, r3, r2
 8008eb8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008ebc:	464b      	mov	r3, r9
 8008ebe:	460a      	mov	r2, r1
 8008ec0:	eb42 0303 	adc.w	r3, r2, r3
 8008ec4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008ec8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ecc:	685b      	ldr	r3, [r3, #4]
 8008ece:	2200      	movs	r2, #0
 8008ed0:	67bb      	str	r3, [r7, #120]	; 0x78
 8008ed2:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008ed4:	f04f 0200 	mov.w	r2, #0
 8008ed8:	f04f 0300 	mov.w	r3, #0
 8008edc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008ee0:	4649      	mov	r1, r9
 8008ee2:	008b      	lsls	r3, r1, #2
 8008ee4:	4641      	mov	r1, r8
 8008ee6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008eea:	4641      	mov	r1, r8
 8008eec:	008a      	lsls	r2, r1, #2
 8008eee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008ef2:	f7f7 fe59 	bl	8000ba8 <__aeabi_uldivmod>
 8008ef6:	4602      	mov	r2, r0
 8008ef8:	460b      	mov	r3, r1
 8008efa:	4b39      	ldr	r3, [pc, #228]	; (8008fe0 <UART_SetConfig+0x4e4>)
 8008efc:	fba3 1302 	umull	r1, r3, r3, r2
 8008f00:	095b      	lsrs	r3, r3, #5
 8008f02:	2164      	movs	r1, #100	; 0x64
 8008f04:	fb01 f303 	mul.w	r3, r1, r3
 8008f08:	1ad3      	subs	r3, r2, r3
 8008f0a:	011b      	lsls	r3, r3, #4
 8008f0c:	3332      	adds	r3, #50	; 0x32
 8008f0e:	4a34      	ldr	r2, [pc, #208]	; (8008fe0 <UART_SetConfig+0x4e4>)
 8008f10:	fba2 2303 	umull	r2, r3, r2, r3
 8008f14:	095b      	lsrs	r3, r3, #5
 8008f16:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008f1a:	441c      	add	r4, r3
 8008f1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008f20:	2200      	movs	r2, #0
 8008f22:	673b      	str	r3, [r7, #112]	; 0x70
 8008f24:	677a      	str	r2, [r7, #116]	; 0x74
 8008f26:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008f2a:	4642      	mov	r2, r8
 8008f2c:	464b      	mov	r3, r9
 8008f2e:	1891      	adds	r1, r2, r2
 8008f30:	60b9      	str	r1, [r7, #8]
 8008f32:	415b      	adcs	r3, r3
 8008f34:	60fb      	str	r3, [r7, #12]
 8008f36:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008f3a:	4641      	mov	r1, r8
 8008f3c:	1851      	adds	r1, r2, r1
 8008f3e:	6039      	str	r1, [r7, #0]
 8008f40:	4649      	mov	r1, r9
 8008f42:	414b      	adcs	r3, r1
 8008f44:	607b      	str	r3, [r7, #4]
 8008f46:	f04f 0200 	mov.w	r2, #0
 8008f4a:	f04f 0300 	mov.w	r3, #0
 8008f4e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008f52:	4659      	mov	r1, fp
 8008f54:	00cb      	lsls	r3, r1, #3
 8008f56:	4651      	mov	r1, sl
 8008f58:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008f5c:	4651      	mov	r1, sl
 8008f5e:	00ca      	lsls	r2, r1, #3
 8008f60:	4610      	mov	r0, r2
 8008f62:	4619      	mov	r1, r3
 8008f64:	4603      	mov	r3, r0
 8008f66:	4642      	mov	r2, r8
 8008f68:	189b      	adds	r3, r3, r2
 8008f6a:	66bb      	str	r3, [r7, #104]	; 0x68
 8008f6c:	464b      	mov	r3, r9
 8008f6e:	460a      	mov	r2, r1
 8008f70:	eb42 0303 	adc.w	r3, r2, r3
 8008f74:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008f76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f7a:	685b      	ldr	r3, [r3, #4]
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	663b      	str	r3, [r7, #96]	; 0x60
 8008f80:	667a      	str	r2, [r7, #100]	; 0x64
 8008f82:	f04f 0200 	mov.w	r2, #0
 8008f86:	f04f 0300 	mov.w	r3, #0
 8008f8a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8008f8e:	4649      	mov	r1, r9
 8008f90:	008b      	lsls	r3, r1, #2
 8008f92:	4641      	mov	r1, r8
 8008f94:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008f98:	4641      	mov	r1, r8
 8008f9a:	008a      	lsls	r2, r1, #2
 8008f9c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008fa0:	f7f7 fe02 	bl	8000ba8 <__aeabi_uldivmod>
 8008fa4:	4602      	mov	r2, r0
 8008fa6:	460b      	mov	r3, r1
 8008fa8:	4b0d      	ldr	r3, [pc, #52]	; (8008fe0 <UART_SetConfig+0x4e4>)
 8008faa:	fba3 1302 	umull	r1, r3, r3, r2
 8008fae:	095b      	lsrs	r3, r3, #5
 8008fb0:	2164      	movs	r1, #100	; 0x64
 8008fb2:	fb01 f303 	mul.w	r3, r1, r3
 8008fb6:	1ad3      	subs	r3, r2, r3
 8008fb8:	011b      	lsls	r3, r3, #4
 8008fba:	3332      	adds	r3, #50	; 0x32
 8008fbc:	4a08      	ldr	r2, [pc, #32]	; (8008fe0 <UART_SetConfig+0x4e4>)
 8008fbe:	fba2 2303 	umull	r2, r3, r2, r3
 8008fc2:	095b      	lsrs	r3, r3, #5
 8008fc4:	f003 020f 	and.w	r2, r3, #15
 8008fc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	4422      	add	r2, r4
 8008fd0:	609a      	str	r2, [r3, #8]
}
 8008fd2:	bf00      	nop
 8008fd4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008fd8:	46bd      	mov	sp, r7
 8008fda:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008fde:	bf00      	nop
 8008fe0:	51eb851f 	.word	0x51eb851f

08008fe4 <__NVIC_SetPriority>:
{
 8008fe4:	b480      	push	{r7}
 8008fe6:	b083      	sub	sp, #12
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	4603      	mov	r3, r0
 8008fec:	6039      	str	r1, [r7, #0]
 8008fee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008ff0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	db0a      	blt.n	800900e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008ff8:	683b      	ldr	r3, [r7, #0]
 8008ffa:	b2da      	uxtb	r2, r3
 8008ffc:	490c      	ldr	r1, [pc, #48]	; (8009030 <__NVIC_SetPriority+0x4c>)
 8008ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009002:	0112      	lsls	r2, r2, #4
 8009004:	b2d2      	uxtb	r2, r2
 8009006:	440b      	add	r3, r1
 8009008:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800900c:	e00a      	b.n	8009024 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	b2da      	uxtb	r2, r3
 8009012:	4908      	ldr	r1, [pc, #32]	; (8009034 <__NVIC_SetPriority+0x50>)
 8009014:	79fb      	ldrb	r3, [r7, #7]
 8009016:	f003 030f 	and.w	r3, r3, #15
 800901a:	3b04      	subs	r3, #4
 800901c:	0112      	lsls	r2, r2, #4
 800901e:	b2d2      	uxtb	r2, r2
 8009020:	440b      	add	r3, r1
 8009022:	761a      	strb	r2, [r3, #24]
}
 8009024:	bf00      	nop
 8009026:	370c      	adds	r7, #12
 8009028:	46bd      	mov	sp, r7
 800902a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902e:	4770      	bx	lr
 8009030:	e000e100 	.word	0xe000e100
 8009034:	e000ed00 	.word	0xe000ed00

08009038 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009038:	b580      	push	{r7, lr}
 800903a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800903c:	4b05      	ldr	r3, [pc, #20]	; (8009054 <SysTick_Handler+0x1c>)
 800903e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8009040:	f002 f904 	bl	800b24c <xTaskGetSchedulerState>
 8009044:	4603      	mov	r3, r0
 8009046:	2b01      	cmp	r3, #1
 8009048:	d001      	beq.n	800904e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800904a:	f003 f9a5 	bl	800c398 <xPortSysTickHandler>
  }
}
 800904e:	bf00      	nop
 8009050:	bd80      	pop	{r7, pc}
 8009052:	bf00      	nop
 8009054:	e000e010 	.word	0xe000e010

08009058 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009058:	b580      	push	{r7, lr}
 800905a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800905c:	2100      	movs	r1, #0
 800905e:	f06f 0004 	mvn.w	r0, #4
 8009062:	f7ff ffbf 	bl	8008fe4 <__NVIC_SetPriority>
#endif
}
 8009066:	bf00      	nop
 8009068:	bd80      	pop	{r7, pc}
	...

0800906c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800906c:	b480      	push	{r7}
 800906e:	b083      	sub	sp, #12
 8009070:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009072:	f3ef 8305 	mrs	r3, IPSR
 8009076:	603b      	str	r3, [r7, #0]
  return(result);
 8009078:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800907a:	2b00      	cmp	r3, #0
 800907c:	d003      	beq.n	8009086 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800907e:	f06f 0305 	mvn.w	r3, #5
 8009082:	607b      	str	r3, [r7, #4]
 8009084:	e00c      	b.n	80090a0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009086:	4b0a      	ldr	r3, [pc, #40]	; (80090b0 <osKernelInitialize+0x44>)
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	2b00      	cmp	r3, #0
 800908c:	d105      	bne.n	800909a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800908e:	4b08      	ldr	r3, [pc, #32]	; (80090b0 <osKernelInitialize+0x44>)
 8009090:	2201      	movs	r2, #1
 8009092:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009094:	2300      	movs	r3, #0
 8009096:	607b      	str	r3, [r7, #4]
 8009098:	e002      	b.n	80090a0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800909a:	f04f 33ff 	mov.w	r3, #4294967295
 800909e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80090a0:	687b      	ldr	r3, [r7, #4]
}
 80090a2:	4618      	mov	r0, r3
 80090a4:	370c      	adds	r7, #12
 80090a6:	46bd      	mov	sp, r7
 80090a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ac:	4770      	bx	lr
 80090ae:	bf00      	nop
 80090b0:	20000ab8 	.word	0x20000ab8

080090b4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80090b4:	b580      	push	{r7, lr}
 80090b6:	b082      	sub	sp, #8
 80090b8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80090ba:	f3ef 8305 	mrs	r3, IPSR
 80090be:	603b      	str	r3, [r7, #0]
  return(result);
 80090c0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d003      	beq.n	80090ce <osKernelStart+0x1a>
    stat = osErrorISR;
 80090c6:	f06f 0305 	mvn.w	r3, #5
 80090ca:	607b      	str	r3, [r7, #4]
 80090cc:	e010      	b.n	80090f0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80090ce:	4b0b      	ldr	r3, [pc, #44]	; (80090fc <osKernelStart+0x48>)
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	2b01      	cmp	r3, #1
 80090d4:	d109      	bne.n	80090ea <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80090d6:	f7ff ffbf 	bl	8009058 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80090da:	4b08      	ldr	r3, [pc, #32]	; (80090fc <osKernelStart+0x48>)
 80090dc:	2202      	movs	r2, #2
 80090de:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80090e0:	f001 fc46 	bl	800a970 <vTaskStartScheduler>
      stat = osOK;
 80090e4:	2300      	movs	r3, #0
 80090e6:	607b      	str	r3, [r7, #4]
 80090e8:	e002      	b.n	80090f0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80090ea:	f04f 33ff 	mov.w	r3, #4294967295
 80090ee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80090f0:	687b      	ldr	r3, [r7, #4]
}
 80090f2:	4618      	mov	r0, r3
 80090f4:	3708      	adds	r7, #8
 80090f6:	46bd      	mov	sp, r7
 80090f8:	bd80      	pop	{r7, pc}
 80090fa:	bf00      	nop
 80090fc:	20000ab8 	.word	0x20000ab8

08009100 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8009100:	b580      	push	{r7, lr}
 8009102:	b082      	sub	sp, #8
 8009104:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009106:	f3ef 8305 	mrs	r3, IPSR
 800910a:	603b      	str	r3, [r7, #0]
  return(result);
 800910c:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800910e:	2b00      	cmp	r3, #0
 8009110:	d003      	beq.n	800911a <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8009112:	f001 fd59 	bl	800abc8 <xTaskGetTickCountFromISR>
 8009116:	6078      	str	r0, [r7, #4]
 8009118:	e002      	b.n	8009120 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800911a:	f001 fd45 	bl	800aba8 <xTaskGetTickCount>
 800911e:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8009120:	687b      	ldr	r3, [r7, #4]
}
 8009122:	4618      	mov	r0, r3
 8009124:	3708      	adds	r7, #8
 8009126:	46bd      	mov	sp, r7
 8009128:	bd80      	pop	{r7, pc}

0800912a <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800912a:	b580      	push	{r7, lr}
 800912c:	b08e      	sub	sp, #56	; 0x38
 800912e:	af04      	add	r7, sp, #16
 8009130:	60f8      	str	r0, [r7, #12]
 8009132:	60b9      	str	r1, [r7, #8]
 8009134:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009136:	2300      	movs	r3, #0
 8009138:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800913a:	f3ef 8305 	mrs	r3, IPSR
 800913e:	617b      	str	r3, [r7, #20]
  return(result);
 8009140:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009142:	2b00      	cmp	r3, #0
 8009144:	d17e      	bne.n	8009244 <osThreadNew+0x11a>
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d07b      	beq.n	8009244 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800914c:	2380      	movs	r3, #128	; 0x80
 800914e:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009150:	2318      	movs	r3, #24
 8009152:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009154:	2300      	movs	r3, #0
 8009156:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8009158:	f04f 33ff 	mov.w	r3, #4294967295
 800915c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d045      	beq.n	80091f0 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d002      	beq.n	8009172 <osThreadNew+0x48>
        name = attr->name;
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	699b      	ldr	r3, [r3, #24]
 8009176:	2b00      	cmp	r3, #0
 8009178:	d002      	beq.n	8009180 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	699b      	ldr	r3, [r3, #24]
 800917e:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009180:	69fb      	ldr	r3, [r7, #28]
 8009182:	2b00      	cmp	r3, #0
 8009184:	d008      	beq.n	8009198 <osThreadNew+0x6e>
 8009186:	69fb      	ldr	r3, [r7, #28]
 8009188:	2b38      	cmp	r3, #56	; 0x38
 800918a:	d805      	bhi.n	8009198 <osThreadNew+0x6e>
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	685b      	ldr	r3, [r3, #4]
 8009190:	f003 0301 	and.w	r3, r3, #1
 8009194:	2b00      	cmp	r3, #0
 8009196:	d001      	beq.n	800919c <osThreadNew+0x72>
        return (NULL);
 8009198:	2300      	movs	r3, #0
 800919a:	e054      	b.n	8009246 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	695b      	ldr	r3, [r3, #20]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d003      	beq.n	80091ac <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	695b      	ldr	r3, [r3, #20]
 80091a8:	089b      	lsrs	r3, r3, #2
 80091aa:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	689b      	ldr	r3, [r3, #8]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d00e      	beq.n	80091d2 <osThreadNew+0xa8>
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	68db      	ldr	r3, [r3, #12]
 80091b8:	2bbb      	cmp	r3, #187	; 0xbb
 80091ba:	d90a      	bls.n	80091d2 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d006      	beq.n	80091d2 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	695b      	ldr	r3, [r3, #20]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d002      	beq.n	80091d2 <osThreadNew+0xa8>
        mem = 1;
 80091cc:	2301      	movs	r3, #1
 80091ce:	61bb      	str	r3, [r7, #24]
 80091d0:	e010      	b.n	80091f4 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	689b      	ldr	r3, [r3, #8]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d10c      	bne.n	80091f4 <osThreadNew+0xca>
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	68db      	ldr	r3, [r3, #12]
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d108      	bne.n	80091f4 <osThreadNew+0xca>
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	691b      	ldr	r3, [r3, #16]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d104      	bne.n	80091f4 <osThreadNew+0xca>
          mem = 0;
 80091ea:	2300      	movs	r3, #0
 80091ec:	61bb      	str	r3, [r7, #24]
 80091ee:	e001      	b.n	80091f4 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80091f0:	2300      	movs	r3, #0
 80091f2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80091f4:	69bb      	ldr	r3, [r7, #24]
 80091f6:	2b01      	cmp	r3, #1
 80091f8:	d110      	bne.n	800921c <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80091fe:	687a      	ldr	r2, [r7, #4]
 8009200:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009202:	9202      	str	r2, [sp, #8]
 8009204:	9301      	str	r3, [sp, #4]
 8009206:	69fb      	ldr	r3, [r7, #28]
 8009208:	9300      	str	r3, [sp, #0]
 800920a:	68bb      	ldr	r3, [r7, #8]
 800920c:	6a3a      	ldr	r2, [r7, #32]
 800920e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009210:	68f8      	ldr	r0, [r7, #12]
 8009212:	f001 f943 	bl	800a49c <xTaskCreateStatic>
 8009216:	4603      	mov	r3, r0
 8009218:	613b      	str	r3, [r7, #16]
 800921a:	e013      	b.n	8009244 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800921c:	69bb      	ldr	r3, [r7, #24]
 800921e:	2b00      	cmp	r3, #0
 8009220:	d110      	bne.n	8009244 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009222:	6a3b      	ldr	r3, [r7, #32]
 8009224:	b29a      	uxth	r2, r3
 8009226:	f107 0310 	add.w	r3, r7, #16
 800922a:	9301      	str	r3, [sp, #4]
 800922c:	69fb      	ldr	r3, [r7, #28]
 800922e:	9300      	str	r3, [sp, #0]
 8009230:	68bb      	ldr	r3, [r7, #8]
 8009232:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009234:	68f8      	ldr	r0, [r7, #12]
 8009236:	f001 f98e 	bl	800a556 <xTaskCreate>
 800923a:	4603      	mov	r3, r0
 800923c:	2b01      	cmp	r3, #1
 800923e:	d001      	beq.n	8009244 <osThreadNew+0x11a>
            hTask = NULL;
 8009240:	2300      	movs	r3, #0
 8009242:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009244:	693b      	ldr	r3, [r7, #16]
}
 8009246:	4618      	mov	r0, r3
 8009248:	3728      	adds	r7, #40	; 0x28
 800924a:	46bd      	mov	sp, r7
 800924c:	bd80      	pop	{r7, pc}
	...

08009250 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8009250:	b580      	push	{r7, lr}
 8009252:	b088      	sub	sp, #32
 8009254:	af02      	add	r7, sp, #8
 8009256:	6078      	str	r0, [r7, #4]
 8009258:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800925e:	697b      	ldr	r3, [r7, #20]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d002      	beq.n	800926a <osThreadFlagsSet+0x1a>
 8009264:	683b      	ldr	r3, [r7, #0]
 8009266:	2b00      	cmp	r3, #0
 8009268:	da03      	bge.n	8009272 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800926a:	f06f 0303 	mvn.w	r3, #3
 800926e:	60fb      	str	r3, [r7, #12]
 8009270:	e035      	b.n	80092de <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 8009272:	f04f 33ff 	mov.w	r3, #4294967295
 8009276:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009278:	f3ef 8305 	mrs	r3, IPSR
 800927c:	613b      	str	r3, [r7, #16]
  return(result);
 800927e:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 8009280:	2b00      	cmp	r3, #0
 8009282:	d01f      	beq.n	80092c4 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 8009284:	2300      	movs	r3, #0
 8009286:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8009288:	f107 0308 	add.w	r3, r7, #8
 800928c:	9300      	str	r3, [sp, #0]
 800928e:	2300      	movs	r3, #0
 8009290:	2201      	movs	r2, #1
 8009292:	6839      	ldr	r1, [r7, #0]
 8009294:	6978      	ldr	r0, [r7, #20]
 8009296:	f002 f983 	bl	800b5a0 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800929a:	f107 030c 	add.w	r3, r7, #12
 800929e:	2200      	movs	r2, #0
 80092a0:	9200      	str	r2, [sp, #0]
 80092a2:	2200      	movs	r2, #0
 80092a4:	2100      	movs	r1, #0
 80092a6:	6978      	ldr	r0, [r7, #20]
 80092a8:	f002 f97a 	bl	800b5a0 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 80092ac:	68bb      	ldr	r3, [r7, #8]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d015      	beq.n	80092de <osThreadFlagsSet+0x8e>
 80092b2:	4b0d      	ldr	r3, [pc, #52]	; (80092e8 <osThreadFlagsSet+0x98>)
 80092b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80092b8:	601a      	str	r2, [r3, #0]
 80092ba:	f3bf 8f4f 	dsb	sy
 80092be:	f3bf 8f6f 	isb	sy
 80092c2:	e00c      	b.n	80092de <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 80092c4:	2300      	movs	r3, #0
 80092c6:	2201      	movs	r2, #1
 80092c8:	6839      	ldr	r1, [r7, #0]
 80092ca:	6978      	ldr	r0, [r7, #20]
 80092cc:	f002 f8aa 	bl	800b424 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 80092d0:	f107 030c 	add.w	r3, r7, #12
 80092d4:	2200      	movs	r2, #0
 80092d6:	2100      	movs	r1, #0
 80092d8:	6978      	ldr	r0, [r7, #20]
 80092da:	f002 f8a3 	bl	800b424 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 80092de:	68fb      	ldr	r3, [r7, #12]
}
 80092e0:	4618      	mov	r0, r3
 80092e2:	3718      	adds	r7, #24
 80092e4:	46bd      	mov	sp, r7
 80092e6:	bd80      	pop	{r7, pc}
 80092e8:	e000ed04 	.word	0xe000ed04

080092ec <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 80092ec:	b580      	push	{r7, lr}
 80092ee:	b08c      	sub	sp, #48	; 0x30
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	60f8      	str	r0, [r7, #12]
 80092f4:	60b9      	str	r1, [r7, #8]
 80092f6:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80092f8:	f3ef 8305 	mrs	r3, IPSR
 80092fc:	617b      	str	r3, [r7, #20]
  return(result);
 80092fe:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 8009300:	2b00      	cmp	r3, #0
 8009302:	d003      	beq.n	800930c <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 8009304:	f06f 0305 	mvn.w	r3, #5
 8009308:	62fb      	str	r3, [r7, #44]	; 0x2c
 800930a:	e06b      	b.n	80093e4 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	2b00      	cmp	r3, #0
 8009310:	da03      	bge.n	800931a <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 8009312:	f06f 0303 	mvn.w	r3, #3
 8009316:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009318:	e064      	b.n	80093e4 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800931a:	68bb      	ldr	r3, [r7, #8]
 800931c:	f003 0302 	and.w	r3, r3, #2
 8009320:	2b00      	cmp	r3, #0
 8009322:	d002      	beq.n	800932a <osThreadFlagsWait+0x3e>
      clear = 0U;
 8009324:	2300      	movs	r3, #0
 8009326:	62bb      	str	r3, [r7, #40]	; 0x28
 8009328:	e001      	b.n	800932e <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    rflags = 0U;
 800932e:	2300      	movs	r3, #0
 8009330:	62fb      	str	r3, [r7, #44]	; 0x2c
    tout   = timeout;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	627b      	str	r3, [r7, #36]	; 0x24

    t0 = xTaskGetTickCount();
 8009336:	f001 fc37 	bl	800aba8 <xTaskGetTickCount>
 800933a:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800933c:	f107 0210 	add.w	r2, r7, #16
 8009340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009342:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009344:	2000      	movs	r0, #0
 8009346:	f002 f80d 	bl	800b364 <xTaskNotifyWait>
 800934a:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 800934c:	69fb      	ldr	r3, [r7, #28]
 800934e:	2b01      	cmp	r3, #1
 8009350:	d137      	bne.n	80093c2 <osThreadFlagsWait+0xd6>
        rflags &= flags;
 8009352:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	4013      	ands	r3, r2
 8009358:	62fb      	str	r3, [r7, #44]	; 0x2c
        rflags |= nval;
 800935a:	693b      	ldr	r3, [r7, #16]
 800935c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800935e:	4313      	orrs	r3, r2
 8009360:	62fb      	str	r3, [r7, #44]	; 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 8009362:	68bb      	ldr	r3, [r7, #8]
 8009364:	f003 0301 	and.w	r3, r3, #1
 8009368:	2b00      	cmp	r3, #0
 800936a:	d00c      	beq.n	8009386 <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 800936c:	68fa      	ldr	r2, [r7, #12]
 800936e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009370:	4013      	ands	r3, r2
 8009372:	68fa      	ldr	r2, [r7, #12]
 8009374:	429a      	cmp	r2, r3
 8009376:	d032      	beq.n	80093de <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d10f      	bne.n	800939e <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800937e:	f06f 0302 	mvn.w	r3, #2
 8009382:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 8009384:	e02e      	b.n	80093e4 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 8009386:	68fa      	ldr	r2, [r7, #12]
 8009388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800938a:	4013      	ands	r3, r2
 800938c:	2b00      	cmp	r3, #0
 800938e:	d128      	bne.n	80093e2 <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d103      	bne.n	800939e <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8009396:	f06f 0302 	mvn.w	r3, #2
 800939a:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 800939c:	e022      	b.n	80093e4 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800939e:	f001 fc03 	bl	800aba8 <xTaskGetTickCount>
 80093a2:	4602      	mov	r2, r0
 80093a4:	6a3b      	ldr	r3, [r7, #32]
 80093a6:	1ad3      	subs	r3, r2, r3
 80093a8:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 80093aa:	69ba      	ldr	r2, [r7, #24]
 80093ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093ae:	429a      	cmp	r2, r3
 80093b0:	d902      	bls.n	80093b8 <osThreadFlagsWait+0xcc>
          tout  = 0;
 80093b2:	2300      	movs	r3, #0
 80093b4:	627b      	str	r3, [r7, #36]	; 0x24
 80093b6:	e00e      	b.n	80093d6 <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 80093b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80093ba:	69bb      	ldr	r3, [r7, #24]
 80093bc:	1ad3      	subs	r3, r2, r3
 80093be:	627b      	str	r3, [r7, #36]	; 0x24
 80093c0:	e009      	b.n	80093d6 <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d103      	bne.n	80093d0 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 80093c8:	f06f 0302 	mvn.w	r3, #2
 80093cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80093ce:	e002      	b.n	80093d6 <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 80093d0:	f06f 0301 	mvn.w	r3, #1
 80093d4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 80093d6:	69fb      	ldr	r3, [r7, #28]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d1af      	bne.n	800933c <osThreadFlagsWait+0x50>
 80093dc:	e002      	b.n	80093e4 <osThreadFlagsWait+0xf8>
            break;
 80093de:	bf00      	nop
 80093e0:	e000      	b.n	80093e4 <osThreadFlagsWait+0xf8>
            break;
 80093e2:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 80093e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80093e6:	4618      	mov	r0, r3
 80093e8:	3730      	adds	r7, #48	; 0x30
 80093ea:	46bd      	mov	sp, r7
 80093ec:	bd80      	pop	{r7, pc}

080093ee <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80093ee:	b580      	push	{r7, lr}
 80093f0:	b084      	sub	sp, #16
 80093f2:	af00      	add	r7, sp, #0
 80093f4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80093f6:	f3ef 8305 	mrs	r3, IPSR
 80093fa:	60bb      	str	r3, [r7, #8]
  return(result);
 80093fc:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d003      	beq.n	800940a <osDelay+0x1c>
    stat = osErrorISR;
 8009402:	f06f 0305 	mvn.w	r3, #5
 8009406:	60fb      	str	r3, [r7, #12]
 8009408:	e007      	b.n	800941a <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800940a:	2300      	movs	r3, #0
 800940c:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	2b00      	cmp	r3, #0
 8009412:	d002      	beq.n	800941a <osDelay+0x2c>
      vTaskDelay(ticks);
 8009414:	6878      	ldr	r0, [r7, #4]
 8009416:	f001 fa77 	bl	800a908 <vTaskDelay>
    }
  }

  return (stat);
 800941a:	68fb      	ldr	r3, [r7, #12]
}
 800941c:	4618      	mov	r0, r3
 800941e:	3710      	adds	r7, #16
 8009420:	46bd      	mov	sp, r7
 8009422:	bd80      	pop	{r7, pc}

08009424 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 8009424:	b580      	push	{r7, lr}
 8009426:	b086      	sub	sp, #24
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800942c:	f3ef 8305 	mrs	r3, IPSR
 8009430:	60fb      	str	r3, [r7, #12]
  return(result);
 8009432:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 8009434:	2b00      	cmp	r3, #0
 8009436:	d003      	beq.n	8009440 <osDelayUntil+0x1c>
    stat = osErrorISR;
 8009438:	f06f 0305 	mvn.w	r3, #5
 800943c:	617b      	str	r3, [r7, #20]
 800943e:	e019      	b.n	8009474 <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 8009440:	2300      	movs	r3, #0
 8009442:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 8009444:	f001 fbb0 	bl	800aba8 <xTaskGetTickCount>
 8009448:	4603      	mov	r3, r0
 800944a:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 800944c:	68bb      	ldr	r3, [r7, #8]
 800944e:	687a      	ldr	r2, [r7, #4]
 8009450:	1ad3      	subs	r3, r2, r3
 8009452:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 8009454:	693b      	ldr	r3, [r7, #16]
 8009456:	2b00      	cmp	r3, #0
 8009458:	d009      	beq.n	800946e <osDelayUntil+0x4a>
 800945a:	693b      	ldr	r3, [r7, #16]
 800945c:	2b00      	cmp	r3, #0
 800945e:	db06      	blt.n	800946e <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 8009460:	f107 0308 	add.w	r3, r7, #8
 8009464:	6939      	ldr	r1, [r7, #16]
 8009466:	4618      	mov	r0, r3
 8009468:	f001 f9d0 	bl	800a80c <vTaskDelayUntil>
 800946c:	e002      	b.n	8009474 <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 800946e:	f06f 0303 	mvn.w	r3, #3
 8009472:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8009474:	697b      	ldr	r3, [r7, #20]
}
 8009476:	4618      	mov	r0, r3
 8009478:	3718      	adds	r7, #24
 800947a:	46bd      	mov	sp, r7
 800947c:	bd80      	pop	{r7, pc}

0800947e <TimerCallback>:

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 800947e:	b580      	push	{r7, lr}
 8009480:	b084      	sub	sp, #16
 8009482:	af00      	add	r7, sp, #0
 8009484:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 8009486:	6878      	ldr	r0, [r7, #4]
 8009488:	f002 fdaa 	bl	800bfe0 <pvTimerGetTimerID>
 800948c:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d005      	beq.n	80094a0 <TimerCallback+0x22>
    callb->func (callb->arg);
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	68fa      	ldr	r2, [r7, #12]
 800949a:	6852      	ldr	r2, [r2, #4]
 800949c:	4610      	mov	r0, r2
 800949e:	4798      	blx	r3
  }
}
 80094a0:	bf00      	nop
 80094a2:	3710      	adds	r7, #16
 80094a4:	46bd      	mov	sp, r7
 80094a6:	bd80      	pop	{r7, pc}

080094a8 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 80094a8:	b580      	push	{r7, lr}
 80094aa:	b08c      	sub	sp, #48	; 0x30
 80094ac:	af02      	add	r7, sp, #8
 80094ae:	60f8      	str	r0, [r7, #12]
 80094b0:	607a      	str	r2, [r7, #4]
 80094b2:	603b      	str	r3, [r7, #0]
 80094b4:	460b      	mov	r3, r1
 80094b6:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 80094b8:	2300      	movs	r3, #0
 80094ba:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80094bc:	f3ef 8305 	mrs	r3, IPSR
 80094c0:	613b      	str	r3, [r7, #16]
  return(result);
 80094c2:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d163      	bne.n	8009590 <osTimerNew+0xe8>
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d060      	beq.n	8009590 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 80094ce:	2008      	movs	r0, #8
 80094d0:	f002 fff2 	bl	800c4b8 <pvPortMalloc>
 80094d4:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 80094d6:	697b      	ldr	r3, [r7, #20]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d059      	beq.n	8009590 <osTimerNew+0xe8>
      callb->func = func;
 80094dc:	697b      	ldr	r3, [r7, #20]
 80094de:	68fa      	ldr	r2, [r7, #12]
 80094e0:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 80094e2:	697b      	ldr	r3, [r7, #20]
 80094e4:	687a      	ldr	r2, [r7, #4]
 80094e6:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 80094e8:	7afb      	ldrb	r3, [r7, #11]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d102      	bne.n	80094f4 <osTimerNew+0x4c>
        reload = pdFALSE;
 80094ee:	2300      	movs	r3, #0
 80094f0:	61fb      	str	r3, [r7, #28]
 80094f2:	e001      	b.n	80094f8 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 80094f4:	2301      	movs	r3, #1
 80094f6:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 80094f8:	f04f 33ff 	mov.w	r3, #4294967295
 80094fc:	61bb      	str	r3, [r7, #24]
      name = NULL;
 80094fe:	2300      	movs	r3, #0
 8009500:	627b      	str	r3, [r7, #36]	; 0x24

      if (attr != NULL) {
 8009502:	683b      	ldr	r3, [r7, #0]
 8009504:	2b00      	cmp	r3, #0
 8009506:	d01c      	beq.n	8009542 <osTimerNew+0x9a>
        if (attr->name != NULL) {
 8009508:	683b      	ldr	r3, [r7, #0]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	2b00      	cmp	r3, #0
 800950e:	d002      	beq.n	8009516 <osTimerNew+0x6e>
          name = attr->name;
 8009510:	683b      	ldr	r3, [r7, #0]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	627b      	str	r3, [r7, #36]	; 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	689b      	ldr	r3, [r3, #8]
 800951a:	2b00      	cmp	r3, #0
 800951c:	d006      	beq.n	800952c <osTimerNew+0x84>
 800951e:	683b      	ldr	r3, [r7, #0]
 8009520:	68db      	ldr	r3, [r3, #12]
 8009522:	2b2b      	cmp	r3, #43	; 0x2b
 8009524:	d902      	bls.n	800952c <osTimerNew+0x84>
          mem = 1;
 8009526:	2301      	movs	r3, #1
 8009528:	61bb      	str	r3, [r7, #24]
 800952a:	e00c      	b.n	8009546 <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800952c:	683b      	ldr	r3, [r7, #0]
 800952e:	689b      	ldr	r3, [r3, #8]
 8009530:	2b00      	cmp	r3, #0
 8009532:	d108      	bne.n	8009546 <osTimerNew+0x9e>
 8009534:	683b      	ldr	r3, [r7, #0]
 8009536:	68db      	ldr	r3, [r3, #12]
 8009538:	2b00      	cmp	r3, #0
 800953a:	d104      	bne.n	8009546 <osTimerNew+0x9e>
            mem = 0;
 800953c:	2300      	movs	r3, #0
 800953e:	61bb      	str	r3, [r7, #24]
 8009540:	e001      	b.n	8009546 <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 8009542:	2300      	movs	r3, #0
 8009544:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8009546:	69bb      	ldr	r3, [r7, #24]
 8009548:	2b01      	cmp	r3, #1
 800954a:	d10c      	bne.n	8009566 <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 800954c:	683b      	ldr	r3, [r7, #0]
 800954e:	689b      	ldr	r3, [r3, #8]
 8009550:	9301      	str	r3, [sp, #4]
 8009552:	4b12      	ldr	r3, [pc, #72]	; (800959c <osTimerNew+0xf4>)
 8009554:	9300      	str	r3, [sp, #0]
 8009556:	697b      	ldr	r3, [r7, #20]
 8009558:	69fa      	ldr	r2, [r7, #28]
 800955a:	2101      	movs	r1, #1
 800955c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800955e:	f002 f9c0 	bl	800b8e2 <xTimerCreateStatic>
 8009562:	6238      	str	r0, [r7, #32]
 8009564:	e00b      	b.n	800957e <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 8009566:	69bb      	ldr	r3, [r7, #24]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d108      	bne.n	800957e <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 800956c:	4b0b      	ldr	r3, [pc, #44]	; (800959c <osTimerNew+0xf4>)
 800956e:	9300      	str	r3, [sp, #0]
 8009570:	697b      	ldr	r3, [r7, #20]
 8009572:	69fa      	ldr	r2, [r7, #28]
 8009574:	2101      	movs	r1, #1
 8009576:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009578:	f002 f992 	bl	800b8a0 <xTimerCreate>
 800957c:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 800957e:	6a3b      	ldr	r3, [r7, #32]
 8009580:	2b00      	cmp	r3, #0
 8009582:	d105      	bne.n	8009590 <osTimerNew+0xe8>
 8009584:	697b      	ldr	r3, [r7, #20]
 8009586:	2b00      	cmp	r3, #0
 8009588:	d002      	beq.n	8009590 <osTimerNew+0xe8>
        vPortFree (callb);
 800958a:	6978      	ldr	r0, [r7, #20]
 800958c:	f003 f860 	bl	800c650 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 8009590:	6a3b      	ldr	r3, [r7, #32]
}
 8009592:	4618      	mov	r0, r3
 8009594:	3728      	adds	r7, #40	; 0x28
 8009596:	46bd      	mov	sp, r7
 8009598:	bd80      	pop	{r7, pc}
 800959a:	bf00      	nop
 800959c:	0800947f 	.word	0x0800947f

080095a0 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 80095a0:	b580      	push	{r7, lr}
 80095a2:	b088      	sub	sp, #32
 80095a4:	af02      	add	r7, sp, #8
 80095a6:	6078      	str	r0, [r7, #4]
 80095a8:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80095ae:	f3ef 8305 	mrs	r3, IPSR
 80095b2:	60fb      	str	r3, [r7, #12]
  return(result);
 80095b4:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d003      	beq.n	80095c2 <osTimerStart+0x22>
    stat = osErrorISR;
 80095ba:	f06f 0305 	mvn.w	r3, #5
 80095be:	617b      	str	r3, [r7, #20]
 80095c0:	e017      	b.n	80095f2 <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 80095c2:	693b      	ldr	r3, [r7, #16]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d103      	bne.n	80095d0 <osTimerStart+0x30>
    stat = osErrorParameter;
 80095c8:	f06f 0303 	mvn.w	r3, #3
 80095cc:	617b      	str	r3, [r7, #20]
 80095ce:	e010      	b.n	80095f2 <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 80095d0:	2300      	movs	r3, #0
 80095d2:	9300      	str	r3, [sp, #0]
 80095d4:	2300      	movs	r3, #0
 80095d6:	683a      	ldr	r2, [r7, #0]
 80095d8:	2104      	movs	r1, #4
 80095da:	6938      	ldr	r0, [r7, #16]
 80095dc:	f002 f9fa 	bl	800b9d4 <xTimerGenericCommand>
 80095e0:	4603      	mov	r3, r0
 80095e2:	2b01      	cmp	r3, #1
 80095e4:	d102      	bne.n	80095ec <osTimerStart+0x4c>
      stat = osOK;
 80095e6:	2300      	movs	r3, #0
 80095e8:	617b      	str	r3, [r7, #20]
 80095ea:	e002      	b.n	80095f2 <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 80095ec:	f06f 0302 	mvn.w	r3, #2
 80095f0:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80095f2:	697b      	ldr	r3, [r7, #20]
}
 80095f4:	4618      	mov	r0, r3
 80095f6:	3718      	adds	r7, #24
 80095f8:	46bd      	mov	sp, r7
 80095fa:	bd80      	pop	{r7, pc}

080095fc <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80095fc:	b580      	push	{r7, lr}
 80095fe:	b08a      	sub	sp, #40	; 0x28
 8009600:	af02      	add	r7, sp, #8
 8009602:	60f8      	str	r0, [r7, #12]
 8009604:	60b9      	str	r1, [r7, #8]
 8009606:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8009608:	2300      	movs	r3, #0
 800960a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800960c:	f3ef 8305 	mrs	r3, IPSR
 8009610:	613b      	str	r3, [r7, #16]
  return(result);
 8009612:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8009614:	2b00      	cmp	r3, #0
 8009616:	d175      	bne.n	8009704 <osSemaphoreNew+0x108>
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	2b00      	cmp	r3, #0
 800961c:	d072      	beq.n	8009704 <osSemaphoreNew+0x108>
 800961e:	68ba      	ldr	r2, [r7, #8]
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	429a      	cmp	r2, r3
 8009624:	d86e      	bhi.n	8009704 <osSemaphoreNew+0x108>
    mem = -1;
 8009626:	f04f 33ff 	mov.w	r3, #4294967295
 800962a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d015      	beq.n	800965e <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	689b      	ldr	r3, [r3, #8]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d006      	beq.n	8009648 <osSemaphoreNew+0x4c>
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	68db      	ldr	r3, [r3, #12]
 800963e:	2b4f      	cmp	r3, #79	; 0x4f
 8009640:	d902      	bls.n	8009648 <osSemaphoreNew+0x4c>
        mem = 1;
 8009642:	2301      	movs	r3, #1
 8009644:	61bb      	str	r3, [r7, #24]
 8009646:	e00c      	b.n	8009662 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	689b      	ldr	r3, [r3, #8]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d108      	bne.n	8009662 <osSemaphoreNew+0x66>
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	68db      	ldr	r3, [r3, #12]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d104      	bne.n	8009662 <osSemaphoreNew+0x66>
          mem = 0;
 8009658:	2300      	movs	r3, #0
 800965a:	61bb      	str	r3, [r7, #24]
 800965c:	e001      	b.n	8009662 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800965e:	2300      	movs	r3, #0
 8009660:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8009662:	69bb      	ldr	r3, [r7, #24]
 8009664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009668:	d04c      	beq.n	8009704 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	2b01      	cmp	r3, #1
 800966e:	d128      	bne.n	80096c2 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8009670:	69bb      	ldr	r3, [r7, #24]
 8009672:	2b01      	cmp	r3, #1
 8009674:	d10a      	bne.n	800968c <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	689b      	ldr	r3, [r3, #8]
 800967a:	2203      	movs	r2, #3
 800967c:	9200      	str	r2, [sp, #0]
 800967e:	2200      	movs	r2, #0
 8009680:	2100      	movs	r1, #0
 8009682:	2001      	movs	r0, #1
 8009684:	f000 f994 	bl	80099b0 <xQueueGenericCreateStatic>
 8009688:	61f8      	str	r0, [r7, #28]
 800968a:	e005      	b.n	8009698 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800968c:	2203      	movs	r2, #3
 800968e:	2100      	movs	r1, #0
 8009690:	2001      	movs	r0, #1
 8009692:	f000 fa05 	bl	8009aa0 <xQueueGenericCreate>
 8009696:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8009698:	69fb      	ldr	r3, [r7, #28]
 800969a:	2b00      	cmp	r3, #0
 800969c:	d022      	beq.n	80096e4 <osSemaphoreNew+0xe8>
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d01f      	beq.n	80096e4 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80096a4:	2300      	movs	r3, #0
 80096a6:	2200      	movs	r2, #0
 80096a8:	2100      	movs	r1, #0
 80096aa:	69f8      	ldr	r0, [r7, #28]
 80096ac:	f000 fac0 	bl	8009c30 <xQueueGenericSend>
 80096b0:	4603      	mov	r3, r0
 80096b2:	2b01      	cmp	r3, #1
 80096b4:	d016      	beq.n	80096e4 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80096b6:	69f8      	ldr	r0, [r7, #28]
 80096b8:	f000 fd34 	bl	800a124 <vQueueDelete>
            hSemaphore = NULL;
 80096bc:	2300      	movs	r3, #0
 80096be:	61fb      	str	r3, [r7, #28]
 80096c0:	e010      	b.n	80096e4 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80096c2:	69bb      	ldr	r3, [r7, #24]
 80096c4:	2b01      	cmp	r3, #1
 80096c6:	d108      	bne.n	80096da <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	689b      	ldr	r3, [r3, #8]
 80096cc:	461a      	mov	r2, r3
 80096ce:	68b9      	ldr	r1, [r7, #8]
 80096d0:	68f8      	ldr	r0, [r7, #12]
 80096d2:	f000 fa42 	bl	8009b5a <xQueueCreateCountingSemaphoreStatic>
 80096d6:	61f8      	str	r0, [r7, #28]
 80096d8:	e004      	b.n	80096e4 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80096da:	68b9      	ldr	r1, [r7, #8]
 80096dc:	68f8      	ldr	r0, [r7, #12]
 80096de:	f000 fa73 	bl	8009bc8 <xQueueCreateCountingSemaphore>
 80096e2:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80096e4:	69fb      	ldr	r3, [r7, #28]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d00c      	beq.n	8009704 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d003      	beq.n	80096f8 <osSemaphoreNew+0xfc>
          name = attr->name;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	617b      	str	r3, [r7, #20]
 80096f6:	e001      	b.n	80096fc <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80096f8:	2300      	movs	r3, #0
 80096fa:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80096fc:	6979      	ldr	r1, [r7, #20]
 80096fe:	69f8      	ldr	r0, [r7, #28]
 8009700:	f000 fe44 	bl	800a38c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8009704:	69fb      	ldr	r3, [r7, #28]
}
 8009706:	4618      	mov	r0, r3
 8009708:	3720      	adds	r7, #32
 800970a:	46bd      	mov	sp, r7
 800970c:	bd80      	pop	{r7, pc}
	...

08009710 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009710:	b480      	push	{r7}
 8009712:	b085      	sub	sp, #20
 8009714:	af00      	add	r7, sp, #0
 8009716:	60f8      	str	r0, [r7, #12]
 8009718:	60b9      	str	r1, [r7, #8]
 800971a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	4a07      	ldr	r2, [pc, #28]	; (800973c <vApplicationGetIdleTaskMemory+0x2c>)
 8009720:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009722:	68bb      	ldr	r3, [r7, #8]
 8009724:	4a06      	ldr	r2, [pc, #24]	; (8009740 <vApplicationGetIdleTaskMemory+0x30>)
 8009726:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	2280      	movs	r2, #128	; 0x80
 800972c:	601a      	str	r2, [r3, #0]
}
 800972e:	bf00      	nop
 8009730:	3714      	adds	r7, #20
 8009732:	46bd      	mov	sp, r7
 8009734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009738:	4770      	bx	lr
 800973a:	bf00      	nop
 800973c:	20000abc 	.word	0x20000abc
 8009740:	20000b78 	.word	0x20000b78

08009744 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009744:	b480      	push	{r7}
 8009746:	b085      	sub	sp, #20
 8009748:	af00      	add	r7, sp, #0
 800974a:	60f8      	str	r0, [r7, #12]
 800974c:	60b9      	str	r1, [r7, #8]
 800974e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	4a07      	ldr	r2, [pc, #28]	; (8009770 <vApplicationGetTimerTaskMemory+0x2c>)
 8009754:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009756:	68bb      	ldr	r3, [r7, #8]
 8009758:	4a06      	ldr	r2, [pc, #24]	; (8009774 <vApplicationGetTimerTaskMemory+0x30>)
 800975a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009762:	601a      	str	r2, [r3, #0]
}
 8009764:	bf00      	nop
 8009766:	3714      	adds	r7, #20
 8009768:	46bd      	mov	sp, r7
 800976a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976e:	4770      	bx	lr
 8009770:	20000d78 	.word	0x20000d78
 8009774:	20000e34 	.word	0x20000e34

08009778 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009778:	b480      	push	{r7}
 800977a:	b083      	sub	sp, #12
 800977c:	af00      	add	r7, sp, #0
 800977e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	f103 0208 	add.w	r2, r3, #8
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	f04f 32ff 	mov.w	r2, #4294967295
 8009790:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	f103 0208 	add.w	r2, r3, #8
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	f103 0208 	add.w	r2, r3, #8
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	2200      	movs	r2, #0
 80097aa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80097ac:	bf00      	nop
 80097ae:	370c      	adds	r7, #12
 80097b0:	46bd      	mov	sp, r7
 80097b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b6:	4770      	bx	lr

080097b8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80097b8:	b480      	push	{r7}
 80097ba:	b083      	sub	sp, #12
 80097bc:	af00      	add	r7, sp, #0
 80097be:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	2200      	movs	r2, #0
 80097c4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80097c6:	bf00      	nop
 80097c8:	370c      	adds	r7, #12
 80097ca:	46bd      	mov	sp, r7
 80097cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d0:	4770      	bx	lr

080097d2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80097d2:	b480      	push	{r7}
 80097d4:	b085      	sub	sp, #20
 80097d6:	af00      	add	r7, sp, #0
 80097d8:	6078      	str	r0, [r7, #4]
 80097da:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	685b      	ldr	r3, [r3, #4]
 80097e0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80097e2:	683b      	ldr	r3, [r7, #0]
 80097e4:	68fa      	ldr	r2, [r7, #12]
 80097e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	689a      	ldr	r2, [r3, #8]
 80097ec:	683b      	ldr	r3, [r7, #0]
 80097ee:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	689b      	ldr	r3, [r3, #8]
 80097f4:	683a      	ldr	r2, [r7, #0]
 80097f6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	683a      	ldr	r2, [r7, #0]
 80097fc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80097fe:	683b      	ldr	r3, [r7, #0]
 8009800:	687a      	ldr	r2, [r7, #4]
 8009802:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	1c5a      	adds	r2, r3, #1
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	601a      	str	r2, [r3, #0]
}
 800980e:	bf00      	nop
 8009810:	3714      	adds	r7, #20
 8009812:	46bd      	mov	sp, r7
 8009814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009818:	4770      	bx	lr

0800981a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800981a:	b480      	push	{r7}
 800981c:	b085      	sub	sp, #20
 800981e:	af00      	add	r7, sp, #0
 8009820:	6078      	str	r0, [r7, #4]
 8009822:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800982a:	68bb      	ldr	r3, [r7, #8]
 800982c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009830:	d103      	bne.n	800983a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	691b      	ldr	r3, [r3, #16]
 8009836:	60fb      	str	r3, [r7, #12]
 8009838:	e00c      	b.n	8009854 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	3308      	adds	r3, #8
 800983e:	60fb      	str	r3, [r7, #12]
 8009840:	e002      	b.n	8009848 <vListInsert+0x2e>
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	685b      	ldr	r3, [r3, #4]
 8009846:	60fb      	str	r3, [r7, #12]
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	685b      	ldr	r3, [r3, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	68ba      	ldr	r2, [r7, #8]
 8009850:	429a      	cmp	r2, r3
 8009852:	d2f6      	bcs.n	8009842 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	685a      	ldr	r2, [r3, #4]
 8009858:	683b      	ldr	r3, [r7, #0]
 800985a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800985c:	683b      	ldr	r3, [r7, #0]
 800985e:	685b      	ldr	r3, [r3, #4]
 8009860:	683a      	ldr	r2, [r7, #0]
 8009862:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009864:	683b      	ldr	r3, [r7, #0]
 8009866:	68fa      	ldr	r2, [r7, #12]
 8009868:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	683a      	ldr	r2, [r7, #0]
 800986e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009870:	683b      	ldr	r3, [r7, #0]
 8009872:	687a      	ldr	r2, [r7, #4]
 8009874:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	1c5a      	adds	r2, r3, #1
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	601a      	str	r2, [r3, #0]
}
 8009880:	bf00      	nop
 8009882:	3714      	adds	r7, #20
 8009884:	46bd      	mov	sp, r7
 8009886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800988a:	4770      	bx	lr

0800988c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800988c:	b480      	push	{r7}
 800988e:	b085      	sub	sp, #20
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	691b      	ldr	r3, [r3, #16]
 8009898:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	685b      	ldr	r3, [r3, #4]
 800989e:	687a      	ldr	r2, [r7, #4]
 80098a0:	6892      	ldr	r2, [r2, #8]
 80098a2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	689b      	ldr	r3, [r3, #8]
 80098a8:	687a      	ldr	r2, [r7, #4]
 80098aa:	6852      	ldr	r2, [r2, #4]
 80098ac:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	685b      	ldr	r3, [r3, #4]
 80098b2:	687a      	ldr	r2, [r7, #4]
 80098b4:	429a      	cmp	r2, r3
 80098b6:	d103      	bne.n	80098c0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	689a      	ldr	r2, [r3, #8]
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	2200      	movs	r2, #0
 80098c4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	1e5a      	subs	r2, r3, #1
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	681b      	ldr	r3, [r3, #0]
}
 80098d4:	4618      	mov	r0, r3
 80098d6:	3714      	adds	r7, #20
 80098d8:	46bd      	mov	sp, r7
 80098da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098de:	4770      	bx	lr

080098e0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80098e0:	b580      	push	{r7, lr}
 80098e2:	b084      	sub	sp, #16
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	6078      	str	r0, [r7, #4]
 80098e8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d10a      	bne.n	800990a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80098f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098f8:	f383 8811 	msr	BASEPRI, r3
 80098fc:	f3bf 8f6f 	isb	sy
 8009900:	f3bf 8f4f 	dsb	sy
 8009904:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009906:	bf00      	nop
 8009908:	e7fe      	b.n	8009908 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800990a:	f002 fcb3 	bl	800c274 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	681a      	ldr	r2, [r3, #0]
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009916:	68f9      	ldr	r1, [r7, #12]
 8009918:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800991a:	fb01 f303 	mul.w	r3, r1, r3
 800991e:	441a      	add	r2, r3
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	2200      	movs	r2, #0
 8009928:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	681a      	ldr	r2, [r3, #0]
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	681a      	ldr	r2, [r3, #0]
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800993a:	3b01      	subs	r3, #1
 800993c:	68f9      	ldr	r1, [r7, #12]
 800993e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009940:	fb01 f303 	mul.w	r3, r1, r3
 8009944:	441a      	add	r2, r3
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	22ff      	movs	r2, #255	; 0xff
 800994e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	22ff      	movs	r2, #255	; 0xff
 8009956:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800995a:	683b      	ldr	r3, [r7, #0]
 800995c:	2b00      	cmp	r3, #0
 800995e:	d114      	bne.n	800998a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	691b      	ldr	r3, [r3, #16]
 8009964:	2b00      	cmp	r3, #0
 8009966:	d01a      	beq.n	800999e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	3310      	adds	r3, #16
 800996c:	4618      	mov	r0, r3
 800996e:	f001 faab 	bl	800aec8 <xTaskRemoveFromEventList>
 8009972:	4603      	mov	r3, r0
 8009974:	2b00      	cmp	r3, #0
 8009976:	d012      	beq.n	800999e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009978:	4b0c      	ldr	r3, [pc, #48]	; (80099ac <xQueueGenericReset+0xcc>)
 800997a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800997e:	601a      	str	r2, [r3, #0]
 8009980:	f3bf 8f4f 	dsb	sy
 8009984:	f3bf 8f6f 	isb	sy
 8009988:	e009      	b.n	800999e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	3310      	adds	r3, #16
 800998e:	4618      	mov	r0, r3
 8009990:	f7ff fef2 	bl	8009778 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	3324      	adds	r3, #36	; 0x24
 8009998:	4618      	mov	r0, r3
 800999a:	f7ff feed 	bl	8009778 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800999e:	f002 fc99 	bl	800c2d4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80099a2:	2301      	movs	r3, #1
}
 80099a4:	4618      	mov	r0, r3
 80099a6:	3710      	adds	r7, #16
 80099a8:	46bd      	mov	sp, r7
 80099aa:	bd80      	pop	{r7, pc}
 80099ac:	e000ed04 	.word	0xe000ed04

080099b0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b08e      	sub	sp, #56	; 0x38
 80099b4:	af02      	add	r7, sp, #8
 80099b6:	60f8      	str	r0, [r7, #12]
 80099b8:	60b9      	str	r1, [r7, #8]
 80099ba:	607a      	str	r2, [r7, #4]
 80099bc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d10a      	bne.n	80099da <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80099c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099c8:	f383 8811 	msr	BASEPRI, r3
 80099cc:	f3bf 8f6f 	isb	sy
 80099d0:	f3bf 8f4f 	dsb	sy
 80099d4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80099d6:	bf00      	nop
 80099d8:	e7fe      	b.n	80099d8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80099da:	683b      	ldr	r3, [r7, #0]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d10a      	bne.n	80099f6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80099e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099e4:	f383 8811 	msr	BASEPRI, r3
 80099e8:	f3bf 8f6f 	isb	sy
 80099ec:	f3bf 8f4f 	dsb	sy
 80099f0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80099f2:	bf00      	nop
 80099f4:	e7fe      	b.n	80099f4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d002      	beq.n	8009a02 <xQueueGenericCreateStatic+0x52>
 80099fc:	68bb      	ldr	r3, [r7, #8]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d001      	beq.n	8009a06 <xQueueGenericCreateStatic+0x56>
 8009a02:	2301      	movs	r3, #1
 8009a04:	e000      	b.n	8009a08 <xQueueGenericCreateStatic+0x58>
 8009a06:	2300      	movs	r3, #0
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d10a      	bne.n	8009a22 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8009a0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a10:	f383 8811 	msr	BASEPRI, r3
 8009a14:	f3bf 8f6f 	isb	sy
 8009a18:	f3bf 8f4f 	dsb	sy
 8009a1c:	623b      	str	r3, [r7, #32]
}
 8009a1e:	bf00      	nop
 8009a20:	e7fe      	b.n	8009a20 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d102      	bne.n	8009a2e <xQueueGenericCreateStatic+0x7e>
 8009a28:	68bb      	ldr	r3, [r7, #8]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d101      	bne.n	8009a32 <xQueueGenericCreateStatic+0x82>
 8009a2e:	2301      	movs	r3, #1
 8009a30:	e000      	b.n	8009a34 <xQueueGenericCreateStatic+0x84>
 8009a32:	2300      	movs	r3, #0
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d10a      	bne.n	8009a4e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8009a38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a3c:	f383 8811 	msr	BASEPRI, r3
 8009a40:	f3bf 8f6f 	isb	sy
 8009a44:	f3bf 8f4f 	dsb	sy
 8009a48:	61fb      	str	r3, [r7, #28]
}
 8009a4a:	bf00      	nop
 8009a4c:	e7fe      	b.n	8009a4c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009a4e:	2350      	movs	r3, #80	; 0x50
 8009a50:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009a52:	697b      	ldr	r3, [r7, #20]
 8009a54:	2b50      	cmp	r3, #80	; 0x50
 8009a56:	d00a      	beq.n	8009a6e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8009a58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a5c:	f383 8811 	msr	BASEPRI, r3
 8009a60:	f3bf 8f6f 	isb	sy
 8009a64:	f3bf 8f4f 	dsb	sy
 8009a68:	61bb      	str	r3, [r7, #24]
}
 8009a6a:	bf00      	nop
 8009a6c:	e7fe      	b.n	8009a6c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009a6e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009a70:	683b      	ldr	r3, [r7, #0]
 8009a72:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009a74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d00d      	beq.n	8009a96 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009a7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a7c:	2201      	movs	r2, #1
 8009a7e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009a82:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8009a86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a88:	9300      	str	r3, [sp, #0]
 8009a8a:	4613      	mov	r3, r2
 8009a8c:	687a      	ldr	r2, [r7, #4]
 8009a8e:	68b9      	ldr	r1, [r7, #8]
 8009a90:	68f8      	ldr	r0, [r7, #12]
 8009a92:	f000 f83f 	bl	8009b14 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009a96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8009a98:	4618      	mov	r0, r3
 8009a9a:	3730      	adds	r7, #48	; 0x30
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	bd80      	pop	{r7, pc}

08009aa0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009aa0:	b580      	push	{r7, lr}
 8009aa2:	b08a      	sub	sp, #40	; 0x28
 8009aa4:	af02      	add	r7, sp, #8
 8009aa6:	60f8      	str	r0, [r7, #12]
 8009aa8:	60b9      	str	r1, [r7, #8]
 8009aaa:	4613      	mov	r3, r2
 8009aac:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d10a      	bne.n	8009aca <xQueueGenericCreate+0x2a>
	__asm volatile
 8009ab4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ab8:	f383 8811 	msr	BASEPRI, r3
 8009abc:	f3bf 8f6f 	isb	sy
 8009ac0:	f3bf 8f4f 	dsb	sy
 8009ac4:	613b      	str	r3, [r7, #16]
}
 8009ac6:	bf00      	nop
 8009ac8:	e7fe      	b.n	8009ac8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	68ba      	ldr	r2, [r7, #8]
 8009ace:	fb02 f303 	mul.w	r3, r2, r3
 8009ad2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009ad4:	69fb      	ldr	r3, [r7, #28]
 8009ad6:	3350      	adds	r3, #80	; 0x50
 8009ad8:	4618      	mov	r0, r3
 8009ada:	f002 fced 	bl	800c4b8 <pvPortMalloc>
 8009ade:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009ae0:	69bb      	ldr	r3, [r7, #24]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d011      	beq.n	8009b0a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009ae6:	69bb      	ldr	r3, [r7, #24]
 8009ae8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009aea:	697b      	ldr	r3, [r7, #20]
 8009aec:	3350      	adds	r3, #80	; 0x50
 8009aee:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009af0:	69bb      	ldr	r3, [r7, #24]
 8009af2:	2200      	movs	r2, #0
 8009af4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009af8:	79fa      	ldrb	r2, [r7, #7]
 8009afa:	69bb      	ldr	r3, [r7, #24]
 8009afc:	9300      	str	r3, [sp, #0]
 8009afe:	4613      	mov	r3, r2
 8009b00:	697a      	ldr	r2, [r7, #20]
 8009b02:	68b9      	ldr	r1, [r7, #8]
 8009b04:	68f8      	ldr	r0, [r7, #12]
 8009b06:	f000 f805 	bl	8009b14 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009b0a:	69bb      	ldr	r3, [r7, #24]
	}
 8009b0c:	4618      	mov	r0, r3
 8009b0e:	3720      	adds	r7, #32
 8009b10:	46bd      	mov	sp, r7
 8009b12:	bd80      	pop	{r7, pc}

08009b14 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009b14:	b580      	push	{r7, lr}
 8009b16:	b084      	sub	sp, #16
 8009b18:	af00      	add	r7, sp, #0
 8009b1a:	60f8      	str	r0, [r7, #12]
 8009b1c:	60b9      	str	r1, [r7, #8]
 8009b1e:	607a      	str	r2, [r7, #4]
 8009b20:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009b22:	68bb      	ldr	r3, [r7, #8]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d103      	bne.n	8009b30 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009b28:	69bb      	ldr	r3, [r7, #24]
 8009b2a:	69ba      	ldr	r2, [r7, #24]
 8009b2c:	601a      	str	r2, [r3, #0]
 8009b2e:	e002      	b.n	8009b36 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009b30:	69bb      	ldr	r3, [r7, #24]
 8009b32:	687a      	ldr	r2, [r7, #4]
 8009b34:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009b36:	69bb      	ldr	r3, [r7, #24]
 8009b38:	68fa      	ldr	r2, [r7, #12]
 8009b3a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009b3c:	69bb      	ldr	r3, [r7, #24]
 8009b3e:	68ba      	ldr	r2, [r7, #8]
 8009b40:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009b42:	2101      	movs	r1, #1
 8009b44:	69b8      	ldr	r0, [r7, #24]
 8009b46:	f7ff fecb 	bl	80098e0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009b4a:	69bb      	ldr	r3, [r7, #24]
 8009b4c:	78fa      	ldrb	r2, [r7, #3]
 8009b4e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009b52:	bf00      	nop
 8009b54:	3710      	adds	r7, #16
 8009b56:	46bd      	mov	sp, r7
 8009b58:	bd80      	pop	{r7, pc}

08009b5a <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8009b5a:	b580      	push	{r7, lr}
 8009b5c:	b08a      	sub	sp, #40	; 0x28
 8009b5e:	af02      	add	r7, sp, #8
 8009b60:	60f8      	str	r0, [r7, #12]
 8009b62:	60b9      	str	r1, [r7, #8]
 8009b64:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d10a      	bne.n	8009b82 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8009b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b70:	f383 8811 	msr	BASEPRI, r3
 8009b74:	f3bf 8f6f 	isb	sy
 8009b78:	f3bf 8f4f 	dsb	sy
 8009b7c:	61bb      	str	r3, [r7, #24]
}
 8009b7e:	bf00      	nop
 8009b80:	e7fe      	b.n	8009b80 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009b82:	68ba      	ldr	r2, [r7, #8]
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	429a      	cmp	r2, r3
 8009b88:	d90a      	bls.n	8009ba0 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8009b8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b8e:	f383 8811 	msr	BASEPRI, r3
 8009b92:	f3bf 8f6f 	isb	sy
 8009b96:	f3bf 8f4f 	dsb	sy
 8009b9a:	617b      	str	r3, [r7, #20]
}
 8009b9c:	bf00      	nop
 8009b9e:	e7fe      	b.n	8009b9e <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009ba0:	2302      	movs	r3, #2
 8009ba2:	9300      	str	r3, [sp, #0]
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	2200      	movs	r2, #0
 8009ba8:	2100      	movs	r1, #0
 8009baa:	68f8      	ldr	r0, [r7, #12]
 8009bac:	f7ff ff00 	bl	80099b0 <xQueueGenericCreateStatic>
 8009bb0:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8009bb2:	69fb      	ldr	r3, [r7, #28]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d002      	beq.n	8009bbe <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009bb8:	69fb      	ldr	r3, [r7, #28]
 8009bba:	68ba      	ldr	r2, [r7, #8]
 8009bbc:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009bbe:	69fb      	ldr	r3, [r7, #28]
	}
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	3720      	adds	r7, #32
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	bd80      	pop	{r7, pc}

08009bc8 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	b086      	sub	sp, #24
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	6078      	str	r0, [r7, #4]
 8009bd0:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d10a      	bne.n	8009bee <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8009bd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bdc:	f383 8811 	msr	BASEPRI, r3
 8009be0:	f3bf 8f6f 	isb	sy
 8009be4:	f3bf 8f4f 	dsb	sy
 8009be8:	613b      	str	r3, [r7, #16]
}
 8009bea:	bf00      	nop
 8009bec:	e7fe      	b.n	8009bec <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009bee:	683a      	ldr	r2, [r7, #0]
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	429a      	cmp	r2, r3
 8009bf4:	d90a      	bls.n	8009c0c <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8009bf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bfa:	f383 8811 	msr	BASEPRI, r3
 8009bfe:	f3bf 8f6f 	isb	sy
 8009c02:	f3bf 8f4f 	dsb	sy
 8009c06:	60fb      	str	r3, [r7, #12]
}
 8009c08:	bf00      	nop
 8009c0a:	e7fe      	b.n	8009c0a <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009c0c:	2202      	movs	r2, #2
 8009c0e:	2100      	movs	r1, #0
 8009c10:	6878      	ldr	r0, [r7, #4]
 8009c12:	f7ff ff45 	bl	8009aa0 <xQueueGenericCreate>
 8009c16:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8009c18:	697b      	ldr	r3, [r7, #20]
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d002      	beq.n	8009c24 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009c1e:	697b      	ldr	r3, [r7, #20]
 8009c20:	683a      	ldr	r2, [r7, #0]
 8009c22:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009c24:	697b      	ldr	r3, [r7, #20]
	}
 8009c26:	4618      	mov	r0, r3
 8009c28:	3718      	adds	r7, #24
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	bd80      	pop	{r7, pc}
	...

08009c30 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b08e      	sub	sp, #56	; 0x38
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	60f8      	str	r0, [r7, #12]
 8009c38:	60b9      	str	r1, [r7, #8]
 8009c3a:	607a      	str	r2, [r7, #4]
 8009c3c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009c3e:	2300      	movs	r3, #0
 8009c40:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d10a      	bne.n	8009c62 <xQueueGenericSend+0x32>
	__asm volatile
 8009c4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c50:	f383 8811 	msr	BASEPRI, r3
 8009c54:	f3bf 8f6f 	isb	sy
 8009c58:	f3bf 8f4f 	dsb	sy
 8009c5c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009c5e:	bf00      	nop
 8009c60:	e7fe      	b.n	8009c60 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009c62:	68bb      	ldr	r3, [r7, #8]
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d103      	bne.n	8009c70 <xQueueGenericSend+0x40>
 8009c68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d101      	bne.n	8009c74 <xQueueGenericSend+0x44>
 8009c70:	2301      	movs	r3, #1
 8009c72:	e000      	b.n	8009c76 <xQueueGenericSend+0x46>
 8009c74:	2300      	movs	r3, #0
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d10a      	bne.n	8009c90 <xQueueGenericSend+0x60>
	__asm volatile
 8009c7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c7e:	f383 8811 	msr	BASEPRI, r3
 8009c82:	f3bf 8f6f 	isb	sy
 8009c86:	f3bf 8f4f 	dsb	sy
 8009c8a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009c8c:	bf00      	nop
 8009c8e:	e7fe      	b.n	8009c8e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009c90:	683b      	ldr	r3, [r7, #0]
 8009c92:	2b02      	cmp	r3, #2
 8009c94:	d103      	bne.n	8009c9e <xQueueGenericSend+0x6e>
 8009c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c9a:	2b01      	cmp	r3, #1
 8009c9c:	d101      	bne.n	8009ca2 <xQueueGenericSend+0x72>
 8009c9e:	2301      	movs	r3, #1
 8009ca0:	e000      	b.n	8009ca4 <xQueueGenericSend+0x74>
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d10a      	bne.n	8009cbe <xQueueGenericSend+0x8e>
	__asm volatile
 8009ca8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cac:	f383 8811 	msr	BASEPRI, r3
 8009cb0:	f3bf 8f6f 	isb	sy
 8009cb4:	f3bf 8f4f 	dsb	sy
 8009cb8:	623b      	str	r3, [r7, #32]
}
 8009cba:	bf00      	nop
 8009cbc:	e7fe      	b.n	8009cbc <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009cbe:	f001 fac5 	bl	800b24c <xTaskGetSchedulerState>
 8009cc2:	4603      	mov	r3, r0
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d102      	bne.n	8009cce <xQueueGenericSend+0x9e>
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d101      	bne.n	8009cd2 <xQueueGenericSend+0xa2>
 8009cce:	2301      	movs	r3, #1
 8009cd0:	e000      	b.n	8009cd4 <xQueueGenericSend+0xa4>
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d10a      	bne.n	8009cee <xQueueGenericSend+0xbe>
	__asm volatile
 8009cd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cdc:	f383 8811 	msr	BASEPRI, r3
 8009ce0:	f3bf 8f6f 	isb	sy
 8009ce4:	f3bf 8f4f 	dsb	sy
 8009ce8:	61fb      	str	r3, [r7, #28]
}
 8009cea:	bf00      	nop
 8009cec:	e7fe      	b.n	8009cec <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009cee:	f002 fac1 	bl	800c274 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009cf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cf4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009cf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009cfa:	429a      	cmp	r2, r3
 8009cfc:	d302      	bcc.n	8009d04 <xQueueGenericSend+0xd4>
 8009cfe:	683b      	ldr	r3, [r7, #0]
 8009d00:	2b02      	cmp	r3, #2
 8009d02:	d129      	bne.n	8009d58 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009d04:	683a      	ldr	r2, [r7, #0]
 8009d06:	68b9      	ldr	r1, [r7, #8]
 8009d08:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009d0a:	f000 fa2e 	bl	800a16a <prvCopyDataToQueue>
 8009d0e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009d10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d010      	beq.n	8009d3a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009d18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d1a:	3324      	adds	r3, #36	; 0x24
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	f001 f8d3 	bl	800aec8 <xTaskRemoveFromEventList>
 8009d22:	4603      	mov	r3, r0
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d013      	beq.n	8009d50 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009d28:	4b3f      	ldr	r3, [pc, #252]	; (8009e28 <xQueueGenericSend+0x1f8>)
 8009d2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d2e:	601a      	str	r2, [r3, #0]
 8009d30:	f3bf 8f4f 	dsb	sy
 8009d34:	f3bf 8f6f 	isb	sy
 8009d38:	e00a      	b.n	8009d50 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009d3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d007      	beq.n	8009d50 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009d40:	4b39      	ldr	r3, [pc, #228]	; (8009e28 <xQueueGenericSend+0x1f8>)
 8009d42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d46:	601a      	str	r2, [r3, #0]
 8009d48:	f3bf 8f4f 	dsb	sy
 8009d4c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009d50:	f002 fac0 	bl	800c2d4 <vPortExitCritical>
				return pdPASS;
 8009d54:	2301      	movs	r3, #1
 8009d56:	e063      	b.n	8009e20 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d103      	bne.n	8009d66 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009d5e:	f002 fab9 	bl	800c2d4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009d62:	2300      	movs	r3, #0
 8009d64:	e05c      	b.n	8009e20 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009d66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d106      	bne.n	8009d7a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009d6c:	f107 0314 	add.w	r3, r7, #20
 8009d70:	4618      	mov	r0, r3
 8009d72:	f001 f90d 	bl	800af90 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009d76:	2301      	movs	r3, #1
 8009d78:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009d7a:	f002 faab 	bl	800c2d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009d7e:	f000 fe67 	bl	800aa50 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009d82:	f002 fa77 	bl	800c274 <vPortEnterCritical>
 8009d86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d88:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009d8c:	b25b      	sxtb	r3, r3
 8009d8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d92:	d103      	bne.n	8009d9c <xQueueGenericSend+0x16c>
 8009d94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d96:	2200      	movs	r2, #0
 8009d98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009d9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d9e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009da2:	b25b      	sxtb	r3, r3
 8009da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009da8:	d103      	bne.n	8009db2 <xQueueGenericSend+0x182>
 8009daa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dac:	2200      	movs	r2, #0
 8009dae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009db2:	f002 fa8f 	bl	800c2d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009db6:	1d3a      	adds	r2, r7, #4
 8009db8:	f107 0314 	add.w	r3, r7, #20
 8009dbc:	4611      	mov	r1, r2
 8009dbe:	4618      	mov	r0, r3
 8009dc0:	f001 f8fc 	bl	800afbc <xTaskCheckForTimeOut>
 8009dc4:	4603      	mov	r3, r0
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d124      	bne.n	8009e14 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009dca:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009dcc:	f000 fac5 	bl	800a35a <prvIsQueueFull>
 8009dd0:	4603      	mov	r3, r0
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d018      	beq.n	8009e08 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009dd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dd8:	3310      	adds	r3, #16
 8009dda:	687a      	ldr	r2, [r7, #4]
 8009ddc:	4611      	mov	r1, r2
 8009dde:	4618      	mov	r0, r3
 8009de0:	f001 f822 	bl	800ae28 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009de4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009de6:	f000 fa50 	bl	800a28a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009dea:	f000 fe3f 	bl	800aa6c <xTaskResumeAll>
 8009dee:	4603      	mov	r3, r0
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	f47f af7c 	bne.w	8009cee <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8009df6:	4b0c      	ldr	r3, [pc, #48]	; (8009e28 <xQueueGenericSend+0x1f8>)
 8009df8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009dfc:	601a      	str	r2, [r3, #0]
 8009dfe:	f3bf 8f4f 	dsb	sy
 8009e02:	f3bf 8f6f 	isb	sy
 8009e06:	e772      	b.n	8009cee <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009e08:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009e0a:	f000 fa3e 	bl	800a28a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009e0e:	f000 fe2d 	bl	800aa6c <xTaskResumeAll>
 8009e12:	e76c      	b.n	8009cee <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009e14:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009e16:	f000 fa38 	bl	800a28a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009e1a:	f000 fe27 	bl	800aa6c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009e1e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009e20:	4618      	mov	r0, r3
 8009e22:	3738      	adds	r7, #56	; 0x38
 8009e24:	46bd      	mov	sp, r7
 8009e26:	bd80      	pop	{r7, pc}
 8009e28:	e000ed04 	.word	0xe000ed04

08009e2c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009e2c:	b580      	push	{r7, lr}
 8009e2e:	b090      	sub	sp, #64	; 0x40
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	60f8      	str	r0, [r7, #12]
 8009e34:	60b9      	str	r1, [r7, #8]
 8009e36:	607a      	str	r2, [r7, #4]
 8009e38:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8009e3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d10a      	bne.n	8009e5a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8009e44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e48:	f383 8811 	msr	BASEPRI, r3
 8009e4c:	f3bf 8f6f 	isb	sy
 8009e50:	f3bf 8f4f 	dsb	sy
 8009e54:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009e56:	bf00      	nop
 8009e58:	e7fe      	b.n	8009e58 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009e5a:	68bb      	ldr	r3, [r7, #8]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d103      	bne.n	8009e68 <xQueueGenericSendFromISR+0x3c>
 8009e60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d101      	bne.n	8009e6c <xQueueGenericSendFromISR+0x40>
 8009e68:	2301      	movs	r3, #1
 8009e6a:	e000      	b.n	8009e6e <xQueueGenericSendFromISR+0x42>
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d10a      	bne.n	8009e88 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8009e72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e76:	f383 8811 	msr	BASEPRI, r3
 8009e7a:	f3bf 8f6f 	isb	sy
 8009e7e:	f3bf 8f4f 	dsb	sy
 8009e82:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009e84:	bf00      	nop
 8009e86:	e7fe      	b.n	8009e86 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	2b02      	cmp	r3, #2
 8009e8c:	d103      	bne.n	8009e96 <xQueueGenericSendFromISR+0x6a>
 8009e8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e92:	2b01      	cmp	r3, #1
 8009e94:	d101      	bne.n	8009e9a <xQueueGenericSendFromISR+0x6e>
 8009e96:	2301      	movs	r3, #1
 8009e98:	e000      	b.n	8009e9c <xQueueGenericSendFromISR+0x70>
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d10a      	bne.n	8009eb6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8009ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ea4:	f383 8811 	msr	BASEPRI, r3
 8009ea8:	f3bf 8f6f 	isb	sy
 8009eac:	f3bf 8f4f 	dsb	sy
 8009eb0:	623b      	str	r3, [r7, #32]
}
 8009eb2:	bf00      	nop
 8009eb4:	e7fe      	b.n	8009eb4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009eb6:	f002 fabf 	bl	800c438 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009eba:	f3ef 8211 	mrs	r2, BASEPRI
 8009ebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ec2:	f383 8811 	msr	BASEPRI, r3
 8009ec6:	f3bf 8f6f 	isb	sy
 8009eca:	f3bf 8f4f 	dsb	sy
 8009ece:	61fa      	str	r2, [r7, #28]
 8009ed0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009ed2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009ed4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009ed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ed8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009eda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009edc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ede:	429a      	cmp	r2, r3
 8009ee0:	d302      	bcc.n	8009ee8 <xQueueGenericSendFromISR+0xbc>
 8009ee2:	683b      	ldr	r3, [r7, #0]
 8009ee4:	2b02      	cmp	r3, #2
 8009ee6:	d12f      	bne.n	8009f48 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009ee8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009eea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009eee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009ef2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ef4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009ef8:	683a      	ldr	r2, [r7, #0]
 8009efa:	68b9      	ldr	r1, [r7, #8]
 8009efc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009efe:	f000 f934 	bl	800a16a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009f02:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8009f06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f0a:	d112      	bne.n	8009f32 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009f0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d016      	beq.n	8009f42 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009f14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f16:	3324      	adds	r3, #36	; 0x24
 8009f18:	4618      	mov	r0, r3
 8009f1a:	f000 ffd5 	bl	800aec8 <xTaskRemoveFromEventList>
 8009f1e:	4603      	mov	r3, r0
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d00e      	beq.n	8009f42 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d00b      	beq.n	8009f42 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	2201      	movs	r2, #1
 8009f2e:	601a      	str	r2, [r3, #0]
 8009f30:	e007      	b.n	8009f42 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009f32:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009f36:	3301      	adds	r3, #1
 8009f38:	b2db      	uxtb	r3, r3
 8009f3a:	b25a      	sxtb	r2, r3
 8009f3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009f42:	2301      	movs	r3, #1
 8009f44:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8009f46:	e001      	b.n	8009f4c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009f48:	2300      	movs	r3, #0
 8009f4a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009f4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f4e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009f50:	697b      	ldr	r3, [r7, #20]
 8009f52:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009f56:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009f58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	3740      	adds	r7, #64	; 0x40
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	bd80      	pop	{r7, pc}
	...

08009f64 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009f64:	b580      	push	{r7, lr}
 8009f66:	b08c      	sub	sp, #48	; 0x30
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	60f8      	str	r0, [r7, #12]
 8009f6c:	60b9      	str	r1, [r7, #8]
 8009f6e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009f70:	2300      	movs	r3, #0
 8009f72:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009f78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d10a      	bne.n	8009f94 <xQueueReceive+0x30>
	__asm volatile
 8009f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f82:	f383 8811 	msr	BASEPRI, r3
 8009f86:	f3bf 8f6f 	isb	sy
 8009f8a:	f3bf 8f4f 	dsb	sy
 8009f8e:	623b      	str	r3, [r7, #32]
}
 8009f90:	bf00      	nop
 8009f92:	e7fe      	b.n	8009f92 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009f94:	68bb      	ldr	r3, [r7, #8]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d103      	bne.n	8009fa2 <xQueueReceive+0x3e>
 8009f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d101      	bne.n	8009fa6 <xQueueReceive+0x42>
 8009fa2:	2301      	movs	r3, #1
 8009fa4:	e000      	b.n	8009fa8 <xQueueReceive+0x44>
 8009fa6:	2300      	movs	r3, #0
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d10a      	bne.n	8009fc2 <xQueueReceive+0x5e>
	__asm volatile
 8009fac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fb0:	f383 8811 	msr	BASEPRI, r3
 8009fb4:	f3bf 8f6f 	isb	sy
 8009fb8:	f3bf 8f4f 	dsb	sy
 8009fbc:	61fb      	str	r3, [r7, #28]
}
 8009fbe:	bf00      	nop
 8009fc0:	e7fe      	b.n	8009fc0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009fc2:	f001 f943 	bl	800b24c <xTaskGetSchedulerState>
 8009fc6:	4603      	mov	r3, r0
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d102      	bne.n	8009fd2 <xQueueReceive+0x6e>
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d101      	bne.n	8009fd6 <xQueueReceive+0x72>
 8009fd2:	2301      	movs	r3, #1
 8009fd4:	e000      	b.n	8009fd8 <xQueueReceive+0x74>
 8009fd6:	2300      	movs	r3, #0
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d10a      	bne.n	8009ff2 <xQueueReceive+0x8e>
	__asm volatile
 8009fdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fe0:	f383 8811 	msr	BASEPRI, r3
 8009fe4:	f3bf 8f6f 	isb	sy
 8009fe8:	f3bf 8f4f 	dsb	sy
 8009fec:	61bb      	str	r3, [r7, #24]
}
 8009fee:	bf00      	nop
 8009ff0:	e7fe      	b.n	8009ff0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009ff2:	f002 f93f 	bl	800c274 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009ff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ff8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ffa:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d01f      	beq.n	800a042 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a002:	68b9      	ldr	r1, [r7, #8]
 800a004:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a006:	f000 f91a 	bl	800a23e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a00a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a00c:	1e5a      	subs	r2, r3, #1
 800a00e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a010:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a012:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a014:	691b      	ldr	r3, [r3, #16]
 800a016:	2b00      	cmp	r3, #0
 800a018:	d00f      	beq.n	800a03a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a01a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a01c:	3310      	adds	r3, #16
 800a01e:	4618      	mov	r0, r3
 800a020:	f000 ff52 	bl	800aec8 <xTaskRemoveFromEventList>
 800a024:	4603      	mov	r3, r0
 800a026:	2b00      	cmp	r3, #0
 800a028:	d007      	beq.n	800a03a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a02a:	4b3d      	ldr	r3, [pc, #244]	; (800a120 <xQueueReceive+0x1bc>)
 800a02c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a030:	601a      	str	r2, [r3, #0]
 800a032:	f3bf 8f4f 	dsb	sy
 800a036:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a03a:	f002 f94b 	bl	800c2d4 <vPortExitCritical>
				return pdPASS;
 800a03e:	2301      	movs	r3, #1
 800a040:	e069      	b.n	800a116 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	2b00      	cmp	r3, #0
 800a046:	d103      	bne.n	800a050 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a048:	f002 f944 	bl	800c2d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a04c:	2300      	movs	r3, #0
 800a04e:	e062      	b.n	800a116 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a050:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a052:	2b00      	cmp	r3, #0
 800a054:	d106      	bne.n	800a064 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a056:	f107 0310 	add.w	r3, r7, #16
 800a05a:	4618      	mov	r0, r3
 800a05c:	f000 ff98 	bl	800af90 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a060:	2301      	movs	r3, #1
 800a062:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a064:	f002 f936 	bl	800c2d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a068:	f000 fcf2 	bl	800aa50 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a06c:	f002 f902 	bl	800c274 <vPortEnterCritical>
 800a070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a072:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a076:	b25b      	sxtb	r3, r3
 800a078:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a07c:	d103      	bne.n	800a086 <xQueueReceive+0x122>
 800a07e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a080:	2200      	movs	r2, #0
 800a082:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a088:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a08c:	b25b      	sxtb	r3, r3
 800a08e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a092:	d103      	bne.n	800a09c <xQueueReceive+0x138>
 800a094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a096:	2200      	movs	r2, #0
 800a098:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a09c:	f002 f91a 	bl	800c2d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a0a0:	1d3a      	adds	r2, r7, #4
 800a0a2:	f107 0310 	add.w	r3, r7, #16
 800a0a6:	4611      	mov	r1, r2
 800a0a8:	4618      	mov	r0, r3
 800a0aa:	f000 ff87 	bl	800afbc <xTaskCheckForTimeOut>
 800a0ae:	4603      	mov	r3, r0
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d123      	bne.n	800a0fc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a0b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a0b6:	f000 f93a 	bl	800a32e <prvIsQueueEmpty>
 800a0ba:	4603      	mov	r3, r0
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d017      	beq.n	800a0f0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a0c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0c2:	3324      	adds	r3, #36	; 0x24
 800a0c4:	687a      	ldr	r2, [r7, #4]
 800a0c6:	4611      	mov	r1, r2
 800a0c8:	4618      	mov	r0, r3
 800a0ca:	f000 fead 	bl	800ae28 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a0ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a0d0:	f000 f8db 	bl	800a28a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a0d4:	f000 fcca 	bl	800aa6c <xTaskResumeAll>
 800a0d8:	4603      	mov	r3, r0
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d189      	bne.n	8009ff2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800a0de:	4b10      	ldr	r3, [pc, #64]	; (800a120 <xQueueReceive+0x1bc>)
 800a0e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a0e4:	601a      	str	r2, [r3, #0]
 800a0e6:	f3bf 8f4f 	dsb	sy
 800a0ea:	f3bf 8f6f 	isb	sy
 800a0ee:	e780      	b.n	8009ff2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a0f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a0f2:	f000 f8ca 	bl	800a28a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a0f6:	f000 fcb9 	bl	800aa6c <xTaskResumeAll>
 800a0fa:	e77a      	b.n	8009ff2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a0fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a0fe:	f000 f8c4 	bl	800a28a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a102:	f000 fcb3 	bl	800aa6c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a106:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a108:	f000 f911 	bl	800a32e <prvIsQueueEmpty>
 800a10c:	4603      	mov	r3, r0
 800a10e:	2b00      	cmp	r3, #0
 800a110:	f43f af6f 	beq.w	8009ff2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a114:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a116:	4618      	mov	r0, r3
 800a118:	3730      	adds	r7, #48	; 0x30
 800a11a:	46bd      	mov	sp, r7
 800a11c:	bd80      	pop	{r7, pc}
 800a11e:	bf00      	nop
 800a120:	e000ed04 	.word	0xe000ed04

0800a124 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800a124:	b580      	push	{r7, lr}
 800a126:	b084      	sub	sp, #16
 800a128:	af00      	add	r7, sp, #0
 800a12a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	2b00      	cmp	r3, #0
 800a134:	d10a      	bne.n	800a14c <vQueueDelete+0x28>
	__asm volatile
 800a136:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a13a:	f383 8811 	msr	BASEPRI, r3
 800a13e:	f3bf 8f6f 	isb	sy
 800a142:	f3bf 8f4f 	dsb	sy
 800a146:	60bb      	str	r3, [r7, #8]
}
 800a148:	bf00      	nop
 800a14a:	e7fe      	b.n	800a14a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800a14c:	68f8      	ldr	r0, [r7, #12]
 800a14e:	f000 f947 	bl	800a3e0 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d102      	bne.n	800a162 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800a15c:	68f8      	ldr	r0, [r7, #12]
 800a15e:	f002 fa77 	bl	800c650 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800a162:	bf00      	nop
 800a164:	3710      	adds	r7, #16
 800a166:	46bd      	mov	sp, r7
 800a168:	bd80      	pop	{r7, pc}

0800a16a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a16a:	b580      	push	{r7, lr}
 800a16c:	b086      	sub	sp, #24
 800a16e:	af00      	add	r7, sp, #0
 800a170:	60f8      	str	r0, [r7, #12]
 800a172:	60b9      	str	r1, [r7, #8]
 800a174:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a176:	2300      	movs	r3, #0
 800a178:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a17e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a184:	2b00      	cmp	r3, #0
 800a186:	d10d      	bne.n	800a1a4 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d14d      	bne.n	800a22c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	689b      	ldr	r3, [r3, #8]
 800a194:	4618      	mov	r0, r3
 800a196:	f001 f877 	bl	800b288 <xTaskPriorityDisinherit>
 800a19a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	2200      	movs	r2, #0
 800a1a0:	609a      	str	r2, [r3, #8]
 800a1a2:	e043      	b.n	800a22c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d119      	bne.n	800a1de <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	6858      	ldr	r0, [r3, #4]
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1b2:	461a      	mov	r2, r3
 800a1b4:	68b9      	ldr	r1, [r7, #8]
 800a1b6:	f002 fc8c 	bl	800cad2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	685a      	ldr	r2, [r3, #4]
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1c2:	441a      	add	r2, r3
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	685a      	ldr	r2, [r3, #4]
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	689b      	ldr	r3, [r3, #8]
 800a1d0:	429a      	cmp	r2, r3
 800a1d2:	d32b      	bcc.n	800a22c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	681a      	ldr	r2, [r3, #0]
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	605a      	str	r2, [r3, #4]
 800a1dc:	e026      	b.n	800a22c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	68d8      	ldr	r0, [r3, #12]
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1e6:	461a      	mov	r2, r3
 800a1e8:	68b9      	ldr	r1, [r7, #8]
 800a1ea:	f002 fc72 	bl	800cad2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	68da      	ldr	r2, [r3, #12]
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1f6:	425b      	negs	r3, r3
 800a1f8:	441a      	add	r2, r3
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	68da      	ldr	r2, [r3, #12]
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	429a      	cmp	r2, r3
 800a208:	d207      	bcs.n	800a21a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	689a      	ldr	r2, [r3, #8]
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a212:	425b      	negs	r3, r3
 800a214:	441a      	add	r2, r3
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	2b02      	cmp	r3, #2
 800a21e:	d105      	bne.n	800a22c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a220:	693b      	ldr	r3, [r7, #16]
 800a222:	2b00      	cmp	r3, #0
 800a224:	d002      	beq.n	800a22c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a226:	693b      	ldr	r3, [r7, #16]
 800a228:	3b01      	subs	r3, #1
 800a22a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a22c:	693b      	ldr	r3, [r7, #16]
 800a22e:	1c5a      	adds	r2, r3, #1
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a234:	697b      	ldr	r3, [r7, #20]
}
 800a236:	4618      	mov	r0, r3
 800a238:	3718      	adds	r7, #24
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bd80      	pop	{r7, pc}

0800a23e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a23e:	b580      	push	{r7, lr}
 800a240:	b082      	sub	sp, #8
 800a242:	af00      	add	r7, sp, #0
 800a244:	6078      	str	r0, [r7, #4]
 800a246:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d018      	beq.n	800a282 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	68da      	ldr	r2, [r3, #12]
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a258:	441a      	add	r2, r3
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	68da      	ldr	r2, [r3, #12]
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	689b      	ldr	r3, [r3, #8]
 800a266:	429a      	cmp	r2, r3
 800a268:	d303      	bcc.n	800a272 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681a      	ldr	r2, [r3, #0]
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	68d9      	ldr	r1, [r3, #12]
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a27a:	461a      	mov	r2, r3
 800a27c:	6838      	ldr	r0, [r7, #0]
 800a27e:	f002 fc28 	bl	800cad2 <memcpy>
	}
}
 800a282:	bf00      	nop
 800a284:	3708      	adds	r7, #8
 800a286:	46bd      	mov	sp, r7
 800a288:	bd80      	pop	{r7, pc}

0800a28a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a28a:	b580      	push	{r7, lr}
 800a28c:	b084      	sub	sp, #16
 800a28e:	af00      	add	r7, sp, #0
 800a290:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a292:	f001 ffef 	bl	800c274 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a29c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a29e:	e011      	b.n	800a2c4 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d012      	beq.n	800a2ce <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	3324      	adds	r3, #36	; 0x24
 800a2ac:	4618      	mov	r0, r3
 800a2ae:	f000 fe0b 	bl	800aec8 <xTaskRemoveFromEventList>
 800a2b2:	4603      	mov	r3, r0
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d001      	beq.n	800a2bc <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a2b8:	f000 fee2 	bl	800b080 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a2bc:	7bfb      	ldrb	r3, [r7, #15]
 800a2be:	3b01      	subs	r3, #1
 800a2c0:	b2db      	uxtb	r3, r3
 800a2c2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a2c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	dce9      	bgt.n	800a2a0 <prvUnlockQueue+0x16>
 800a2cc:	e000      	b.n	800a2d0 <prvUnlockQueue+0x46>
					break;
 800a2ce:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	22ff      	movs	r2, #255	; 0xff
 800a2d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a2d8:	f001 fffc 	bl	800c2d4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a2dc:	f001 ffca 	bl	800c274 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a2e6:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a2e8:	e011      	b.n	800a30e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	691b      	ldr	r3, [r3, #16]
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d012      	beq.n	800a318 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	3310      	adds	r3, #16
 800a2f6:	4618      	mov	r0, r3
 800a2f8:	f000 fde6 	bl	800aec8 <xTaskRemoveFromEventList>
 800a2fc:	4603      	mov	r3, r0
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d001      	beq.n	800a306 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a302:	f000 febd 	bl	800b080 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a306:	7bbb      	ldrb	r3, [r7, #14]
 800a308:	3b01      	subs	r3, #1
 800a30a:	b2db      	uxtb	r3, r3
 800a30c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a30e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a312:	2b00      	cmp	r3, #0
 800a314:	dce9      	bgt.n	800a2ea <prvUnlockQueue+0x60>
 800a316:	e000      	b.n	800a31a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a318:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	22ff      	movs	r2, #255	; 0xff
 800a31e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a322:	f001 ffd7 	bl	800c2d4 <vPortExitCritical>
}
 800a326:	bf00      	nop
 800a328:	3710      	adds	r7, #16
 800a32a:	46bd      	mov	sp, r7
 800a32c:	bd80      	pop	{r7, pc}

0800a32e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a32e:	b580      	push	{r7, lr}
 800a330:	b084      	sub	sp, #16
 800a332:	af00      	add	r7, sp, #0
 800a334:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a336:	f001 ff9d 	bl	800c274 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d102      	bne.n	800a348 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a342:	2301      	movs	r3, #1
 800a344:	60fb      	str	r3, [r7, #12]
 800a346:	e001      	b.n	800a34c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a348:	2300      	movs	r3, #0
 800a34a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a34c:	f001 ffc2 	bl	800c2d4 <vPortExitCritical>

	return xReturn;
 800a350:	68fb      	ldr	r3, [r7, #12]
}
 800a352:	4618      	mov	r0, r3
 800a354:	3710      	adds	r7, #16
 800a356:	46bd      	mov	sp, r7
 800a358:	bd80      	pop	{r7, pc}

0800a35a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a35a:	b580      	push	{r7, lr}
 800a35c:	b084      	sub	sp, #16
 800a35e:	af00      	add	r7, sp, #0
 800a360:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a362:	f001 ff87 	bl	800c274 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a36e:	429a      	cmp	r2, r3
 800a370:	d102      	bne.n	800a378 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a372:	2301      	movs	r3, #1
 800a374:	60fb      	str	r3, [r7, #12]
 800a376:	e001      	b.n	800a37c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a378:	2300      	movs	r3, #0
 800a37a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a37c:	f001 ffaa 	bl	800c2d4 <vPortExitCritical>

	return xReturn;
 800a380:	68fb      	ldr	r3, [r7, #12]
}
 800a382:	4618      	mov	r0, r3
 800a384:	3710      	adds	r7, #16
 800a386:	46bd      	mov	sp, r7
 800a388:	bd80      	pop	{r7, pc}
	...

0800a38c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a38c:	b480      	push	{r7}
 800a38e:	b085      	sub	sp, #20
 800a390:	af00      	add	r7, sp, #0
 800a392:	6078      	str	r0, [r7, #4]
 800a394:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a396:	2300      	movs	r3, #0
 800a398:	60fb      	str	r3, [r7, #12]
 800a39a:	e014      	b.n	800a3c6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a39c:	4a0f      	ldr	r2, [pc, #60]	; (800a3dc <vQueueAddToRegistry+0x50>)
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d10b      	bne.n	800a3c0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a3a8:	490c      	ldr	r1, [pc, #48]	; (800a3dc <vQueueAddToRegistry+0x50>)
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	683a      	ldr	r2, [r7, #0]
 800a3ae:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a3b2:	4a0a      	ldr	r2, [pc, #40]	; (800a3dc <vQueueAddToRegistry+0x50>)
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	00db      	lsls	r3, r3, #3
 800a3b8:	4413      	add	r3, r2
 800a3ba:	687a      	ldr	r2, [r7, #4]
 800a3bc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a3be:	e006      	b.n	800a3ce <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	3301      	adds	r3, #1
 800a3c4:	60fb      	str	r3, [r7, #12]
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	2b07      	cmp	r3, #7
 800a3ca:	d9e7      	bls.n	800a39c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a3cc:	bf00      	nop
 800a3ce:	bf00      	nop
 800a3d0:	3714      	adds	r7, #20
 800a3d2:	46bd      	mov	sp, r7
 800a3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d8:	4770      	bx	lr
 800a3da:	bf00      	nop
 800a3dc:	20001234 	.word	0x20001234

0800a3e0 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800a3e0:	b480      	push	{r7}
 800a3e2:	b085      	sub	sp, #20
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a3e8:	2300      	movs	r3, #0
 800a3ea:	60fb      	str	r3, [r7, #12]
 800a3ec:	e016      	b.n	800a41c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800a3ee:	4a10      	ldr	r2, [pc, #64]	; (800a430 <vQueueUnregisterQueue+0x50>)
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	00db      	lsls	r3, r3, #3
 800a3f4:	4413      	add	r3, r2
 800a3f6:	685b      	ldr	r3, [r3, #4]
 800a3f8:	687a      	ldr	r2, [r7, #4]
 800a3fa:	429a      	cmp	r2, r3
 800a3fc:	d10b      	bne.n	800a416 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800a3fe:	4a0c      	ldr	r2, [pc, #48]	; (800a430 <vQueueUnregisterQueue+0x50>)
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	2100      	movs	r1, #0
 800a404:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800a408:	4a09      	ldr	r2, [pc, #36]	; (800a430 <vQueueUnregisterQueue+0x50>)
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	00db      	lsls	r3, r3, #3
 800a40e:	4413      	add	r3, r2
 800a410:	2200      	movs	r2, #0
 800a412:	605a      	str	r2, [r3, #4]
				break;
 800a414:	e006      	b.n	800a424 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	3301      	adds	r3, #1
 800a41a:	60fb      	str	r3, [r7, #12]
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	2b07      	cmp	r3, #7
 800a420:	d9e5      	bls.n	800a3ee <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800a422:	bf00      	nop
 800a424:	bf00      	nop
 800a426:	3714      	adds	r7, #20
 800a428:	46bd      	mov	sp, r7
 800a42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a42e:	4770      	bx	lr
 800a430:	20001234 	.word	0x20001234

0800a434 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a434:	b580      	push	{r7, lr}
 800a436:	b086      	sub	sp, #24
 800a438:	af00      	add	r7, sp, #0
 800a43a:	60f8      	str	r0, [r7, #12]
 800a43c:	60b9      	str	r1, [r7, #8]
 800a43e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a444:	f001 ff16 	bl	800c274 <vPortEnterCritical>
 800a448:	697b      	ldr	r3, [r7, #20]
 800a44a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a44e:	b25b      	sxtb	r3, r3
 800a450:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a454:	d103      	bne.n	800a45e <vQueueWaitForMessageRestricted+0x2a>
 800a456:	697b      	ldr	r3, [r7, #20]
 800a458:	2200      	movs	r2, #0
 800a45a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a45e:	697b      	ldr	r3, [r7, #20]
 800a460:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a464:	b25b      	sxtb	r3, r3
 800a466:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a46a:	d103      	bne.n	800a474 <vQueueWaitForMessageRestricted+0x40>
 800a46c:	697b      	ldr	r3, [r7, #20]
 800a46e:	2200      	movs	r2, #0
 800a470:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a474:	f001 ff2e 	bl	800c2d4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a478:	697b      	ldr	r3, [r7, #20]
 800a47a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d106      	bne.n	800a48e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a480:	697b      	ldr	r3, [r7, #20]
 800a482:	3324      	adds	r3, #36	; 0x24
 800a484:	687a      	ldr	r2, [r7, #4]
 800a486:	68b9      	ldr	r1, [r7, #8]
 800a488:	4618      	mov	r0, r3
 800a48a:	f000 fcf1 	bl	800ae70 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a48e:	6978      	ldr	r0, [r7, #20]
 800a490:	f7ff fefb 	bl	800a28a <prvUnlockQueue>
	}
 800a494:	bf00      	nop
 800a496:	3718      	adds	r7, #24
 800a498:	46bd      	mov	sp, r7
 800a49a:	bd80      	pop	{r7, pc}

0800a49c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a49c:	b580      	push	{r7, lr}
 800a49e:	b08e      	sub	sp, #56	; 0x38
 800a4a0:	af04      	add	r7, sp, #16
 800a4a2:	60f8      	str	r0, [r7, #12]
 800a4a4:	60b9      	str	r1, [r7, #8]
 800a4a6:	607a      	str	r2, [r7, #4]
 800a4a8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a4aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d10a      	bne.n	800a4c6 <xTaskCreateStatic+0x2a>
	__asm volatile
 800a4b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4b4:	f383 8811 	msr	BASEPRI, r3
 800a4b8:	f3bf 8f6f 	isb	sy
 800a4bc:	f3bf 8f4f 	dsb	sy
 800a4c0:	623b      	str	r3, [r7, #32]
}
 800a4c2:	bf00      	nop
 800a4c4:	e7fe      	b.n	800a4c4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a4c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d10a      	bne.n	800a4e2 <xTaskCreateStatic+0x46>
	__asm volatile
 800a4cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4d0:	f383 8811 	msr	BASEPRI, r3
 800a4d4:	f3bf 8f6f 	isb	sy
 800a4d8:	f3bf 8f4f 	dsb	sy
 800a4dc:	61fb      	str	r3, [r7, #28]
}
 800a4de:	bf00      	nop
 800a4e0:	e7fe      	b.n	800a4e0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a4e2:	23bc      	movs	r3, #188	; 0xbc
 800a4e4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a4e6:	693b      	ldr	r3, [r7, #16]
 800a4e8:	2bbc      	cmp	r3, #188	; 0xbc
 800a4ea:	d00a      	beq.n	800a502 <xTaskCreateStatic+0x66>
	__asm volatile
 800a4ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4f0:	f383 8811 	msr	BASEPRI, r3
 800a4f4:	f3bf 8f6f 	isb	sy
 800a4f8:	f3bf 8f4f 	dsb	sy
 800a4fc:	61bb      	str	r3, [r7, #24]
}
 800a4fe:	bf00      	nop
 800a500:	e7fe      	b.n	800a500 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a502:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a506:	2b00      	cmp	r3, #0
 800a508:	d01e      	beq.n	800a548 <xTaskCreateStatic+0xac>
 800a50a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d01b      	beq.n	800a548 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a510:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a512:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a516:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a518:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a51a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a51c:	2202      	movs	r2, #2
 800a51e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a522:	2300      	movs	r3, #0
 800a524:	9303      	str	r3, [sp, #12]
 800a526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a528:	9302      	str	r3, [sp, #8]
 800a52a:	f107 0314 	add.w	r3, r7, #20
 800a52e:	9301      	str	r3, [sp, #4]
 800a530:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a532:	9300      	str	r3, [sp, #0]
 800a534:	683b      	ldr	r3, [r7, #0]
 800a536:	687a      	ldr	r2, [r7, #4]
 800a538:	68b9      	ldr	r1, [r7, #8]
 800a53a:	68f8      	ldr	r0, [r7, #12]
 800a53c:	f000 f850 	bl	800a5e0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a540:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a542:	f000 f8f3 	bl	800a72c <prvAddNewTaskToReadyList>
 800a546:	e001      	b.n	800a54c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800a548:	2300      	movs	r3, #0
 800a54a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a54c:	697b      	ldr	r3, [r7, #20]
	}
 800a54e:	4618      	mov	r0, r3
 800a550:	3728      	adds	r7, #40	; 0x28
 800a552:	46bd      	mov	sp, r7
 800a554:	bd80      	pop	{r7, pc}

0800a556 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a556:	b580      	push	{r7, lr}
 800a558:	b08c      	sub	sp, #48	; 0x30
 800a55a:	af04      	add	r7, sp, #16
 800a55c:	60f8      	str	r0, [r7, #12]
 800a55e:	60b9      	str	r1, [r7, #8]
 800a560:	603b      	str	r3, [r7, #0]
 800a562:	4613      	mov	r3, r2
 800a564:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a566:	88fb      	ldrh	r3, [r7, #6]
 800a568:	009b      	lsls	r3, r3, #2
 800a56a:	4618      	mov	r0, r3
 800a56c:	f001 ffa4 	bl	800c4b8 <pvPortMalloc>
 800a570:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a572:	697b      	ldr	r3, [r7, #20]
 800a574:	2b00      	cmp	r3, #0
 800a576:	d00e      	beq.n	800a596 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a578:	20bc      	movs	r0, #188	; 0xbc
 800a57a:	f001 ff9d 	bl	800c4b8 <pvPortMalloc>
 800a57e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a580:	69fb      	ldr	r3, [r7, #28]
 800a582:	2b00      	cmp	r3, #0
 800a584:	d003      	beq.n	800a58e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a586:	69fb      	ldr	r3, [r7, #28]
 800a588:	697a      	ldr	r2, [r7, #20]
 800a58a:	631a      	str	r2, [r3, #48]	; 0x30
 800a58c:	e005      	b.n	800a59a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a58e:	6978      	ldr	r0, [r7, #20]
 800a590:	f002 f85e 	bl	800c650 <vPortFree>
 800a594:	e001      	b.n	800a59a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a596:	2300      	movs	r3, #0
 800a598:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a59a:	69fb      	ldr	r3, [r7, #28]
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d017      	beq.n	800a5d0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a5a0:	69fb      	ldr	r3, [r7, #28]
 800a5a2:	2200      	movs	r2, #0
 800a5a4:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a5a8:	88fa      	ldrh	r2, [r7, #6]
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	9303      	str	r3, [sp, #12]
 800a5ae:	69fb      	ldr	r3, [r7, #28]
 800a5b0:	9302      	str	r3, [sp, #8]
 800a5b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5b4:	9301      	str	r3, [sp, #4]
 800a5b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5b8:	9300      	str	r3, [sp, #0]
 800a5ba:	683b      	ldr	r3, [r7, #0]
 800a5bc:	68b9      	ldr	r1, [r7, #8]
 800a5be:	68f8      	ldr	r0, [r7, #12]
 800a5c0:	f000 f80e 	bl	800a5e0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a5c4:	69f8      	ldr	r0, [r7, #28]
 800a5c6:	f000 f8b1 	bl	800a72c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a5ca:	2301      	movs	r3, #1
 800a5cc:	61bb      	str	r3, [r7, #24]
 800a5ce:	e002      	b.n	800a5d6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a5d0:	f04f 33ff 	mov.w	r3, #4294967295
 800a5d4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a5d6:	69bb      	ldr	r3, [r7, #24]
	}
 800a5d8:	4618      	mov	r0, r3
 800a5da:	3720      	adds	r7, #32
 800a5dc:	46bd      	mov	sp, r7
 800a5de:	bd80      	pop	{r7, pc}

0800a5e0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a5e0:	b580      	push	{r7, lr}
 800a5e2:	b088      	sub	sp, #32
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	60f8      	str	r0, [r7, #12]
 800a5e8:	60b9      	str	r1, [r7, #8]
 800a5ea:	607a      	str	r2, [r7, #4]
 800a5ec:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a5ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5f0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	009b      	lsls	r3, r3, #2
 800a5f6:	461a      	mov	r2, r3
 800a5f8:	21a5      	movs	r1, #165	; 0xa5
 800a5fa:	f002 fa78 	bl	800caee <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a5fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a600:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a608:	3b01      	subs	r3, #1
 800a60a:	009b      	lsls	r3, r3, #2
 800a60c:	4413      	add	r3, r2
 800a60e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a610:	69bb      	ldr	r3, [r7, #24]
 800a612:	f023 0307 	bic.w	r3, r3, #7
 800a616:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a618:	69bb      	ldr	r3, [r7, #24]
 800a61a:	f003 0307 	and.w	r3, r3, #7
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d00a      	beq.n	800a638 <prvInitialiseNewTask+0x58>
	__asm volatile
 800a622:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a626:	f383 8811 	msr	BASEPRI, r3
 800a62a:	f3bf 8f6f 	isb	sy
 800a62e:	f3bf 8f4f 	dsb	sy
 800a632:	617b      	str	r3, [r7, #20]
}
 800a634:	bf00      	nop
 800a636:	e7fe      	b.n	800a636 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a638:	68bb      	ldr	r3, [r7, #8]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d01f      	beq.n	800a67e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a63e:	2300      	movs	r3, #0
 800a640:	61fb      	str	r3, [r7, #28]
 800a642:	e012      	b.n	800a66a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a644:	68ba      	ldr	r2, [r7, #8]
 800a646:	69fb      	ldr	r3, [r7, #28]
 800a648:	4413      	add	r3, r2
 800a64a:	7819      	ldrb	r1, [r3, #0]
 800a64c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a64e:	69fb      	ldr	r3, [r7, #28]
 800a650:	4413      	add	r3, r2
 800a652:	3334      	adds	r3, #52	; 0x34
 800a654:	460a      	mov	r2, r1
 800a656:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a658:	68ba      	ldr	r2, [r7, #8]
 800a65a:	69fb      	ldr	r3, [r7, #28]
 800a65c:	4413      	add	r3, r2
 800a65e:	781b      	ldrb	r3, [r3, #0]
 800a660:	2b00      	cmp	r3, #0
 800a662:	d006      	beq.n	800a672 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a664:	69fb      	ldr	r3, [r7, #28]
 800a666:	3301      	adds	r3, #1
 800a668:	61fb      	str	r3, [r7, #28]
 800a66a:	69fb      	ldr	r3, [r7, #28]
 800a66c:	2b0f      	cmp	r3, #15
 800a66e:	d9e9      	bls.n	800a644 <prvInitialiseNewTask+0x64>
 800a670:	e000      	b.n	800a674 <prvInitialiseNewTask+0x94>
			{
				break;
 800a672:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a676:	2200      	movs	r2, #0
 800a678:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a67c:	e003      	b.n	800a686 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a67e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a680:	2200      	movs	r2, #0
 800a682:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a688:	2b37      	cmp	r3, #55	; 0x37
 800a68a:	d901      	bls.n	800a690 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a68c:	2337      	movs	r3, #55	; 0x37
 800a68e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a692:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a694:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a698:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a69a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a69c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a69e:	2200      	movs	r2, #0
 800a6a0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a6a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6a4:	3304      	adds	r3, #4
 800a6a6:	4618      	mov	r0, r3
 800a6a8:	f7ff f886 	bl	80097b8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a6ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6ae:	3318      	adds	r3, #24
 800a6b0:	4618      	mov	r0, r3
 800a6b2:	f7ff f881 	bl	80097b8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a6b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a6ba:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a6bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6be:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a6c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6c4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a6c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a6ca:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a6cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6ce:	2200      	movs	r2, #0
 800a6d0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a6d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6d6:	2200      	movs	r2, #0
 800a6d8:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a6dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6de:	3354      	adds	r3, #84	; 0x54
 800a6e0:	2260      	movs	r2, #96	; 0x60
 800a6e2:	2100      	movs	r1, #0
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	f002 fa02 	bl	800caee <memset>
 800a6ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6ec:	4a0c      	ldr	r2, [pc, #48]	; (800a720 <prvInitialiseNewTask+0x140>)
 800a6ee:	659a      	str	r2, [r3, #88]	; 0x58
 800a6f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6f2:	4a0c      	ldr	r2, [pc, #48]	; (800a724 <prvInitialiseNewTask+0x144>)
 800a6f4:	65da      	str	r2, [r3, #92]	; 0x5c
 800a6f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6f8:	4a0b      	ldr	r2, [pc, #44]	; (800a728 <prvInitialiseNewTask+0x148>)
 800a6fa:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a6fc:	683a      	ldr	r2, [r7, #0]
 800a6fe:	68f9      	ldr	r1, [r7, #12]
 800a700:	69b8      	ldr	r0, [r7, #24]
 800a702:	f001 fc8d 	bl	800c020 <pxPortInitialiseStack>
 800a706:	4602      	mov	r2, r0
 800a708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a70a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a70c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d002      	beq.n	800a718 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a712:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a714:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a716:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a718:	bf00      	nop
 800a71a:	3720      	adds	r7, #32
 800a71c:	46bd      	mov	sp, r7
 800a71e:	bd80      	pop	{r7, pc}
 800a720:	08010fd8 	.word	0x08010fd8
 800a724:	08010ff8 	.word	0x08010ff8
 800a728:	08010fb8 	.word	0x08010fb8

0800a72c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b082      	sub	sp, #8
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a734:	f001 fd9e 	bl	800c274 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a738:	4b2d      	ldr	r3, [pc, #180]	; (800a7f0 <prvAddNewTaskToReadyList+0xc4>)
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	3301      	adds	r3, #1
 800a73e:	4a2c      	ldr	r2, [pc, #176]	; (800a7f0 <prvAddNewTaskToReadyList+0xc4>)
 800a740:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a742:	4b2c      	ldr	r3, [pc, #176]	; (800a7f4 <prvAddNewTaskToReadyList+0xc8>)
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	2b00      	cmp	r3, #0
 800a748:	d109      	bne.n	800a75e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a74a:	4a2a      	ldr	r2, [pc, #168]	; (800a7f4 <prvAddNewTaskToReadyList+0xc8>)
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a750:	4b27      	ldr	r3, [pc, #156]	; (800a7f0 <prvAddNewTaskToReadyList+0xc4>)
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	2b01      	cmp	r3, #1
 800a756:	d110      	bne.n	800a77a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a758:	f000 fcb6 	bl	800b0c8 <prvInitialiseTaskLists>
 800a75c:	e00d      	b.n	800a77a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a75e:	4b26      	ldr	r3, [pc, #152]	; (800a7f8 <prvAddNewTaskToReadyList+0xcc>)
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	2b00      	cmp	r3, #0
 800a764:	d109      	bne.n	800a77a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a766:	4b23      	ldr	r3, [pc, #140]	; (800a7f4 <prvAddNewTaskToReadyList+0xc8>)
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a770:	429a      	cmp	r2, r3
 800a772:	d802      	bhi.n	800a77a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a774:	4a1f      	ldr	r2, [pc, #124]	; (800a7f4 <prvAddNewTaskToReadyList+0xc8>)
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a77a:	4b20      	ldr	r3, [pc, #128]	; (800a7fc <prvAddNewTaskToReadyList+0xd0>)
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	3301      	adds	r3, #1
 800a780:	4a1e      	ldr	r2, [pc, #120]	; (800a7fc <prvAddNewTaskToReadyList+0xd0>)
 800a782:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a784:	4b1d      	ldr	r3, [pc, #116]	; (800a7fc <prvAddNewTaskToReadyList+0xd0>)
 800a786:	681a      	ldr	r2, [r3, #0]
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a790:	4b1b      	ldr	r3, [pc, #108]	; (800a800 <prvAddNewTaskToReadyList+0xd4>)
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	429a      	cmp	r2, r3
 800a796:	d903      	bls.n	800a7a0 <prvAddNewTaskToReadyList+0x74>
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a79c:	4a18      	ldr	r2, [pc, #96]	; (800a800 <prvAddNewTaskToReadyList+0xd4>)
 800a79e:	6013      	str	r3, [r2, #0]
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a7a4:	4613      	mov	r3, r2
 800a7a6:	009b      	lsls	r3, r3, #2
 800a7a8:	4413      	add	r3, r2
 800a7aa:	009b      	lsls	r3, r3, #2
 800a7ac:	4a15      	ldr	r2, [pc, #84]	; (800a804 <prvAddNewTaskToReadyList+0xd8>)
 800a7ae:	441a      	add	r2, r3
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	3304      	adds	r3, #4
 800a7b4:	4619      	mov	r1, r3
 800a7b6:	4610      	mov	r0, r2
 800a7b8:	f7ff f80b 	bl	80097d2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a7bc:	f001 fd8a 	bl	800c2d4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a7c0:	4b0d      	ldr	r3, [pc, #52]	; (800a7f8 <prvAddNewTaskToReadyList+0xcc>)
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d00e      	beq.n	800a7e6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a7c8:	4b0a      	ldr	r3, [pc, #40]	; (800a7f4 <prvAddNewTaskToReadyList+0xc8>)
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7d2:	429a      	cmp	r2, r3
 800a7d4:	d207      	bcs.n	800a7e6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a7d6:	4b0c      	ldr	r3, [pc, #48]	; (800a808 <prvAddNewTaskToReadyList+0xdc>)
 800a7d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a7dc:	601a      	str	r2, [r3, #0]
 800a7de:	f3bf 8f4f 	dsb	sy
 800a7e2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a7e6:	bf00      	nop
 800a7e8:	3708      	adds	r7, #8
 800a7ea:	46bd      	mov	sp, r7
 800a7ec:	bd80      	pop	{r7, pc}
 800a7ee:	bf00      	nop
 800a7f0:	20001748 	.word	0x20001748
 800a7f4:	20001274 	.word	0x20001274
 800a7f8:	20001754 	.word	0x20001754
 800a7fc:	20001764 	.word	0x20001764
 800a800:	20001750 	.word	0x20001750
 800a804:	20001278 	.word	0x20001278
 800a808:	e000ed04 	.word	0xe000ed04

0800a80c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800a80c:	b580      	push	{r7, lr}
 800a80e:	b08a      	sub	sp, #40	; 0x28
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
 800a814:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800a816:	2300      	movs	r3, #0
 800a818:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d10a      	bne.n	800a836 <vTaskDelayUntil+0x2a>
	__asm volatile
 800a820:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a824:	f383 8811 	msr	BASEPRI, r3
 800a828:	f3bf 8f6f 	isb	sy
 800a82c:	f3bf 8f4f 	dsb	sy
 800a830:	617b      	str	r3, [r7, #20]
}
 800a832:	bf00      	nop
 800a834:	e7fe      	b.n	800a834 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800a836:	683b      	ldr	r3, [r7, #0]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d10a      	bne.n	800a852 <vTaskDelayUntil+0x46>
	__asm volatile
 800a83c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a840:	f383 8811 	msr	BASEPRI, r3
 800a844:	f3bf 8f6f 	isb	sy
 800a848:	f3bf 8f4f 	dsb	sy
 800a84c:	613b      	str	r3, [r7, #16]
}
 800a84e:	bf00      	nop
 800a850:	e7fe      	b.n	800a850 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800a852:	4b2a      	ldr	r3, [pc, #168]	; (800a8fc <vTaskDelayUntil+0xf0>)
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	2b00      	cmp	r3, #0
 800a858:	d00a      	beq.n	800a870 <vTaskDelayUntil+0x64>
	__asm volatile
 800a85a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a85e:	f383 8811 	msr	BASEPRI, r3
 800a862:	f3bf 8f6f 	isb	sy
 800a866:	f3bf 8f4f 	dsb	sy
 800a86a:	60fb      	str	r3, [r7, #12]
}
 800a86c:	bf00      	nop
 800a86e:	e7fe      	b.n	800a86e <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800a870:	f000 f8ee 	bl	800aa50 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800a874:	4b22      	ldr	r3, [pc, #136]	; (800a900 <vTaskDelayUntil+0xf4>)
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	683a      	ldr	r2, [r7, #0]
 800a880:	4413      	add	r3, r2
 800a882:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	6a3a      	ldr	r2, [r7, #32]
 800a88a:	429a      	cmp	r2, r3
 800a88c:	d20b      	bcs.n	800a8a6 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	69fa      	ldr	r2, [r7, #28]
 800a894:	429a      	cmp	r2, r3
 800a896:	d211      	bcs.n	800a8bc <vTaskDelayUntil+0xb0>
 800a898:	69fa      	ldr	r2, [r7, #28]
 800a89a:	6a3b      	ldr	r3, [r7, #32]
 800a89c:	429a      	cmp	r2, r3
 800a89e:	d90d      	bls.n	800a8bc <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800a8a0:	2301      	movs	r3, #1
 800a8a2:	627b      	str	r3, [r7, #36]	; 0x24
 800a8a4:	e00a      	b.n	800a8bc <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	69fa      	ldr	r2, [r7, #28]
 800a8ac:	429a      	cmp	r2, r3
 800a8ae:	d303      	bcc.n	800a8b8 <vTaskDelayUntil+0xac>
 800a8b0:	69fa      	ldr	r2, [r7, #28]
 800a8b2:	6a3b      	ldr	r3, [r7, #32]
 800a8b4:	429a      	cmp	r2, r3
 800a8b6:	d901      	bls.n	800a8bc <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800a8b8:	2301      	movs	r3, #1
 800a8ba:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	69fa      	ldr	r2, [r7, #28]
 800a8c0:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800a8c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d006      	beq.n	800a8d6 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800a8c8:	69fa      	ldr	r2, [r7, #28]
 800a8ca:	6a3b      	ldr	r3, [r7, #32]
 800a8cc:	1ad3      	subs	r3, r2, r3
 800a8ce:	2100      	movs	r1, #0
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	f000 ff49 	bl	800b768 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800a8d6:	f000 f8c9 	bl	800aa6c <xTaskResumeAll>
 800a8da:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a8dc:	69bb      	ldr	r3, [r7, #24]
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d107      	bne.n	800a8f2 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800a8e2:	4b08      	ldr	r3, [pc, #32]	; (800a904 <vTaskDelayUntil+0xf8>)
 800a8e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a8e8:	601a      	str	r2, [r3, #0]
 800a8ea:	f3bf 8f4f 	dsb	sy
 800a8ee:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a8f2:	bf00      	nop
 800a8f4:	3728      	adds	r7, #40	; 0x28
 800a8f6:	46bd      	mov	sp, r7
 800a8f8:	bd80      	pop	{r7, pc}
 800a8fa:	bf00      	nop
 800a8fc:	20001770 	.word	0x20001770
 800a900:	2000174c 	.word	0x2000174c
 800a904:	e000ed04 	.word	0xe000ed04

0800a908 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b084      	sub	sp, #16
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a910:	2300      	movs	r3, #0
 800a912:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	2b00      	cmp	r3, #0
 800a918:	d017      	beq.n	800a94a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a91a:	4b13      	ldr	r3, [pc, #76]	; (800a968 <vTaskDelay+0x60>)
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d00a      	beq.n	800a938 <vTaskDelay+0x30>
	__asm volatile
 800a922:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a926:	f383 8811 	msr	BASEPRI, r3
 800a92a:	f3bf 8f6f 	isb	sy
 800a92e:	f3bf 8f4f 	dsb	sy
 800a932:	60bb      	str	r3, [r7, #8]
}
 800a934:	bf00      	nop
 800a936:	e7fe      	b.n	800a936 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a938:	f000 f88a 	bl	800aa50 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a93c:	2100      	movs	r1, #0
 800a93e:	6878      	ldr	r0, [r7, #4]
 800a940:	f000 ff12 	bl	800b768 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a944:	f000 f892 	bl	800aa6c <xTaskResumeAll>
 800a948:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d107      	bne.n	800a960 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800a950:	4b06      	ldr	r3, [pc, #24]	; (800a96c <vTaskDelay+0x64>)
 800a952:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a956:	601a      	str	r2, [r3, #0]
 800a958:	f3bf 8f4f 	dsb	sy
 800a95c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a960:	bf00      	nop
 800a962:	3710      	adds	r7, #16
 800a964:	46bd      	mov	sp, r7
 800a966:	bd80      	pop	{r7, pc}
 800a968:	20001770 	.word	0x20001770
 800a96c:	e000ed04 	.word	0xe000ed04

0800a970 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a970:	b580      	push	{r7, lr}
 800a972:	b08a      	sub	sp, #40	; 0x28
 800a974:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a976:	2300      	movs	r3, #0
 800a978:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a97a:	2300      	movs	r3, #0
 800a97c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a97e:	463a      	mov	r2, r7
 800a980:	1d39      	adds	r1, r7, #4
 800a982:	f107 0308 	add.w	r3, r7, #8
 800a986:	4618      	mov	r0, r3
 800a988:	f7fe fec2 	bl	8009710 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a98c:	6839      	ldr	r1, [r7, #0]
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	68ba      	ldr	r2, [r7, #8]
 800a992:	9202      	str	r2, [sp, #8]
 800a994:	9301      	str	r3, [sp, #4]
 800a996:	2300      	movs	r3, #0
 800a998:	9300      	str	r3, [sp, #0]
 800a99a:	2300      	movs	r3, #0
 800a99c:	460a      	mov	r2, r1
 800a99e:	4924      	ldr	r1, [pc, #144]	; (800aa30 <vTaskStartScheduler+0xc0>)
 800a9a0:	4824      	ldr	r0, [pc, #144]	; (800aa34 <vTaskStartScheduler+0xc4>)
 800a9a2:	f7ff fd7b 	bl	800a49c <xTaskCreateStatic>
 800a9a6:	4603      	mov	r3, r0
 800a9a8:	4a23      	ldr	r2, [pc, #140]	; (800aa38 <vTaskStartScheduler+0xc8>)
 800a9aa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a9ac:	4b22      	ldr	r3, [pc, #136]	; (800aa38 <vTaskStartScheduler+0xc8>)
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d002      	beq.n	800a9ba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a9b4:	2301      	movs	r3, #1
 800a9b6:	617b      	str	r3, [r7, #20]
 800a9b8:	e001      	b.n	800a9be <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a9be:	697b      	ldr	r3, [r7, #20]
 800a9c0:	2b01      	cmp	r3, #1
 800a9c2:	d102      	bne.n	800a9ca <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a9c4:	f000 ff24 	bl	800b810 <xTimerCreateTimerTask>
 800a9c8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a9ca:	697b      	ldr	r3, [r7, #20]
 800a9cc:	2b01      	cmp	r3, #1
 800a9ce:	d11b      	bne.n	800aa08 <vTaskStartScheduler+0x98>
	__asm volatile
 800a9d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9d4:	f383 8811 	msr	BASEPRI, r3
 800a9d8:	f3bf 8f6f 	isb	sy
 800a9dc:	f3bf 8f4f 	dsb	sy
 800a9e0:	613b      	str	r3, [r7, #16]
}
 800a9e2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a9e4:	4b15      	ldr	r3, [pc, #84]	; (800aa3c <vTaskStartScheduler+0xcc>)
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	3354      	adds	r3, #84	; 0x54
 800a9ea:	4a15      	ldr	r2, [pc, #84]	; (800aa40 <vTaskStartScheduler+0xd0>)
 800a9ec:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a9ee:	4b15      	ldr	r3, [pc, #84]	; (800aa44 <vTaskStartScheduler+0xd4>)
 800a9f0:	f04f 32ff 	mov.w	r2, #4294967295
 800a9f4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a9f6:	4b14      	ldr	r3, [pc, #80]	; (800aa48 <vTaskStartScheduler+0xd8>)
 800a9f8:	2201      	movs	r2, #1
 800a9fa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a9fc:	4b13      	ldr	r3, [pc, #76]	; (800aa4c <vTaskStartScheduler+0xdc>)
 800a9fe:	2200      	movs	r2, #0
 800aa00:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800aa02:	f001 fb95 	bl	800c130 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800aa06:	e00e      	b.n	800aa26 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800aa08:	697b      	ldr	r3, [r7, #20]
 800aa0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa0e:	d10a      	bne.n	800aa26 <vTaskStartScheduler+0xb6>
	__asm volatile
 800aa10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa14:	f383 8811 	msr	BASEPRI, r3
 800aa18:	f3bf 8f6f 	isb	sy
 800aa1c:	f3bf 8f4f 	dsb	sy
 800aa20:	60fb      	str	r3, [r7, #12]
}
 800aa22:	bf00      	nop
 800aa24:	e7fe      	b.n	800aa24 <vTaskStartScheduler+0xb4>
}
 800aa26:	bf00      	nop
 800aa28:	3718      	adds	r7, #24
 800aa2a:	46bd      	mov	sp, r7
 800aa2c:	bd80      	pop	{r7, pc}
 800aa2e:	bf00      	nop
 800aa30:	08010e88 	.word	0x08010e88
 800aa34:	0800b099 	.word	0x0800b099
 800aa38:	2000176c 	.word	0x2000176c
 800aa3c:	20001274 	.word	0x20001274
 800aa40:	20000054 	.word	0x20000054
 800aa44:	20001768 	.word	0x20001768
 800aa48:	20001754 	.word	0x20001754
 800aa4c:	2000174c 	.word	0x2000174c

0800aa50 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800aa50:	b480      	push	{r7}
 800aa52:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800aa54:	4b04      	ldr	r3, [pc, #16]	; (800aa68 <vTaskSuspendAll+0x18>)
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	3301      	adds	r3, #1
 800aa5a:	4a03      	ldr	r2, [pc, #12]	; (800aa68 <vTaskSuspendAll+0x18>)
 800aa5c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800aa5e:	bf00      	nop
 800aa60:	46bd      	mov	sp, r7
 800aa62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa66:	4770      	bx	lr
 800aa68:	20001770 	.word	0x20001770

0800aa6c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800aa6c:	b580      	push	{r7, lr}
 800aa6e:	b084      	sub	sp, #16
 800aa70:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800aa72:	2300      	movs	r3, #0
 800aa74:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800aa76:	2300      	movs	r3, #0
 800aa78:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800aa7a:	4b42      	ldr	r3, [pc, #264]	; (800ab84 <xTaskResumeAll+0x118>)
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d10a      	bne.n	800aa98 <xTaskResumeAll+0x2c>
	__asm volatile
 800aa82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa86:	f383 8811 	msr	BASEPRI, r3
 800aa8a:	f3bf 8f6f 	isb	sy
 800aa8e:	f3bf 8f4f 	dsb	sy
 800aa92:	603b      	str	r3, [r7, #0]
}
 800aa94:	bf00      	nop
 800aa96:	e7fe      	b.n	800aa96 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800aa98:	f001 fbec 	bl	800c274 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800aa9c:	4b39      	ldr	r3, [pc, #228]	; (800ab84 <xTaskResumeAll+0x118>)
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	3b01      	subs	r3, #1
 800aaa2:	4a38      	ldr	r2, [pc, #224]	; (800ab84 <xTaskResumeAll+0x118>)
 800aaa4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aaa6:	4b37      	ldr	r3, [pc, #220]	; (800ab84 <xTaskResumeAll+0x118>)
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d162      	bne.n	800ab74 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800aaae:	4b36      	ldr	r3, [pc, #216]	; (800ab88 <xTaskResumeAll+0x11c>)
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d05e      	beq.n	800ab74 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800aab6:	e02f      	b.n	800ab18 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aab8:	4b34      	ldr	r3, [pc, #208]	; (800ab8c <xTaskResumeAll+0x120>)
 800aaba:	68db      	ldr	r3, [r3, #12]
 800aabc:	68db      	ldr	r3, [r3, #12]
 800aabe:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	3318      	adds	r3, #24
 800aac4:	4618      	mov	r0, r3
 800aac6:	f7fe fee1 	bl	800988c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	3304      	adds	r3, #4
 800aace:	4618      	mov	r0, r3
 800aad0:	f7fe fedc 	bl	800988c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aad8:	4b2d      	ldr	r3, [pc, #180]	; (800ab90 <xTaskResumeAll+0x124>)
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	429a      	cmp	r2, r3
 800aade:	d903      	bls.n	800aae8 <xTaskResumeAll+0x7c>
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aae4:	4a2a      	ldr	r2, [pc, #168]	; (800ab90 <xTaskResumeAll+0x124>)
 800aae6:	6013      	str	r3, [r2, #0]
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aaec:	4613      	mov	r3, r2
 800aaee:	009b      	lsls	r3, r3, #2
 800aaf0:	4413      	add	r3, r2
 800aaf2:	009b      	lsls	r3, r3, #2
 800aaf4:	4a27      	ldr	r2, [pc, #156]	; (800ab94 <xTaskResumeAll+0x128>)
 800aaf6:	441a      	add	r2, r3
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	3304      	adds	r3, #4
 800aafc:	4619      	mov	r1, r3
 800aafe:	4610      	mov	r0, r2
 800ab00:	f7fe fe67 	bl	80097d2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab08:	4b23      	ldr	r3, [pc, #140]	; (800ab98 <xTaskResumeAll+0x12c>)
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab0e:	429a      	cmp	r2, r3
 800ab10:	d302      	bcc.n	800ab18 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800ab12:	4b22      	ldr	r3, [pc, #136]	; (800ab9c <xTaskResumeAll+0x130>)
 800ab14:	2201      	movs	r2, #1
 800ab16:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ab18:	4b1c      	ldr	r3, [pc, #112]	; (800ab8c <xTaskResumeAll+0x120>)
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d1cb      	bne.n	800aab8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d001      	beq.n	800ab2a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ab26:	f000 fb71 	bl	800b20c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800ab2a:	4b1d      	ldr	r3, [pc, #116]	; (800aba0 <xTaskResumeAll+0x134>)
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d010      	beq.n	800ab58 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ab36:	f000 f859 	bl	800abec <xTaskIncrementTick>
 800ab3a:	4603      	mov	r3, r0
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d002      	beq.n	800ab46 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800ab40:	4b16      	ldr	r3, [pc, #88]	; (800ab9c <xTaskResumeAll+0x130>)
 800ab42:	2201      	movs	r2, #1
 800ab44:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	3b01      	subs	r3, #1
 800ab4a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d1f1      	bne.n	800ab36 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800ab52:	4b13      	ldr	r3, [pc, #76]	; (800aba0 <xTaskResumeAll+0x134>)
 800ab54:	2200      	movs	r2, #0
 800ab56:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ab58:	4b10      	ldr	r3, [pc, #64]	; (800ab9c <xTaskResumeAll+0x130>)
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d009      	beq.n	800ab74 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ab60:	2301      	movs	r3, #1
 800ab62:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ab64:	4b0f      	ldr	r3, [pc, #60]	; (800aba4 <xTaskResumeAll+0x138>)
 800ab66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab6a:	601a      	str	r2, [r3, #0]
 800ab6c:	f3bf 8f4f 	dsb	sy
 800ab70:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ab74:	f001 fbae 	bl	800c2d4 <vPortExitCritical>

	return xAlreadyYielded;
 800ab78:	68bb      	ldr	r3, [r7, #8]
}
 800ab7a:	4618      	mov	r0, r3
 800ab7c:	3710      	adds	r7, #16
 800ab7e:	46bd      	mov	sp, r7
 800ab80:	bd80      	pop	{r7, pc}
 800ab82:	bf00      	nop
 800ab84:	20001770 	.word	0x20001770
 800ab88:	20001748 	.word	0x20001748
 800ab8c:	20001708 	.word	0x20001708
 800ab90:	20001750 	.word	0x20001750
 800ab94:	20001278 	.word	0x20001278
 800ab98:	20001274 	.word	0x20001274
 800ab9c:	2000175c 	.word	0x2000175c
 800aba0:	20001758 	.word	0x20001758
 800aba4:	e000ed04 	.word	0xe000ed04

0800aba8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800aba8:	b480      	push	{r7}
 800abaa:	b083      	sub	sp, #12
 800abac:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800abae:	4b05      	ldr	r3, [pc, #20]	; (800abc4 <xTaskGetTickCount+0x1c>)
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800abb4:	687b      	ldr	r3, [r7, #4]
}
 800abb6:	4618      	mov	r0, r3
 800abb8:	370c      	adds	r7, #12
 800abba:	46bd      	mov	sp, r7
 800abbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc0:	4770      	bx	lr
 800abc2:	bf00      	nop
 800abc4:	2000174c 	.word	0x2000174c

0800abc8 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800abc8:	b580      	push	{r7, lr}
 800abca:	b082      	sub	sp, #8
 800abcc:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800abce:	f001 fc33 	bl	800c438 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800abd2:	2300      	movs	r3, #0
 800abd4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800abd6:	4b04      	ldr	r3, [pc, #16]	; (800abe8 <xTaskGetTickCountFromISR+0x20>)
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800abdc:	683b      	ldr	r3, [r7, #0]
}
 800abde:	4618      	mov	r0, r3
 800abe0:	3708      	adds	r7, #8
 800abe2:	46bd      	mov	sp, r7
 800abe4:	bd80      	pop	{r7, pc}
 800abe6:	bf00      	nop
 800abe8:	2000174c 	.word	0x2000174c

0800abec <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800abec:	b580      	push	{r7, lr}
 800abee:	b086      	sub	sp, #24
 800abf0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800abf2:	2300      	movs	r3, #0
 800abf4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800abf6:	4b4f      	ldr	r3, [pc, #316]	; (800ad34 <xTaskIncrementTick+0x148>)
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	f040 808f 	bne.w	800ad1e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ac00:	4b4d      	ldr	r3, [pc, #308]	; (800ad38 <xTaskIncrementTick+0x14c>)
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	3301      	adds	r3, #1
 800ac06:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ac08:	4a4b      	ldr	r2, [pc, #300]	; (800ad38 <xTaskIncrementTick+0x14c>)
 800ac0a:	693b      	ldr	r3, [r7, #16]
 800ac0c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ac0e:	693b      	ldr	r3, [r7, #16]
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d120      	bne.n	800ac56 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800ac14:	4b49      	ldr	r3, [pc, #292]	; (800ad3c <xTaskIncrementTick+0x150>)
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d00a      	beq.n	800ac34 <xTaskIncrementTick+0x48>
	__asm volatile
 800ac1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac22:	f383 8811 	msr	BASEPRI, r3
 800ac26:	f3bf 8f6f 	isb	sy
 800ac2a:	f3bf 8f4f 	dsb	sy
 800ac2e:	603b      	str	r3, [r7, #0]
}
 800ac30:	bf00      	nop
 800ac32:	e7fe      	b.n	800ac32 <xTaskIncrementTick+0x46>
 800ac34:	4b41      	ldr	r3, [pc, #260]	; (800ad3c <xTaskIncrementTick+0x150>)
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	60fb      	str	r3, [r7, #12]
 800ac3a:	4b41      	ldr	r3, [pc, #260]	; (800ad40 <xTaskIncrementTick+0x154>)
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	4a3f      	ldr	r2, [pc, #252]	; (800ad3c <xTaskIncrementTick+0x150>)
 800ac40:	6013      	str	r3, [r2, #0]
 800ac42:	4a3f      	ldr	r2, [pc, #252]	; (800ad40 <xTaskIncrementTick+0x154>)
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	6013      	str	r3, [r2, #0]
 800ac48:	4b3e      	ldr	r3, [pc, #248]	; (800ad44 <xTaskIncrementTick+0x158>)
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	3301      	adds	r3, #1
 800ac4e:	4a3d      	ldr	r2, [pc, #244]	; (800ad44 <xTaskIncrementTick+0x158>)
 800ac50:	6013      	str	r3, [r2, #0]
 800ac52:	f000 fadb 	bl	800b20c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ac56:	4b3c      	ldr	r3, [pc, #240]	; (800ad48 <xTaskIncrementTick+0x15c>)
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	693a      	ldr	r2, [r7, #16]
 800ac5c:	429a      	cmp	r2, r3
 800ac5e:	d349      	bcc.n	800acf4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ac60:	4b36      	ldr	r3, [pc, #216]	; (800ad3c <xTaskIncrementTick+0x150>)
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d104      	bne.n	800ac74 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ac6a:	4b37      	ldr	r3, [pc, #220]	; (800ad48 <xTaskIncrementTick+0x15c>)
 800ac6c:	f04f 32ff 	mov.w	r2, #4294967295
 800ac70:	601a      	str	r2, [r3, #0]
					break;
 800ac72:	e03f      	b.n	800acf4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ac74:	4b31      	ldr	r3, [pc, #196]	; (800ad3c <xTaskIncrementTick+0x150>)
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	68db      	ldr	r3, [r3, #12]
 800ac7a:	68db      	ldr	r3, [r3, #12]
 800ac7c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ac7e:	68bb      	ldr	r3, [r7, #8]
 800ac80:	685b      	ldr	r3, [r3, #4]
 800ac82:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ac84:	693a      	ldr	r2, [r7, #16]
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	429a      	cmp	r2, r3
 800ac8a:	d203      	bcs.n	800ac94 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ac8c:	4a2e      	ldr	r2, [pc, #184]	; (800ad48 <xTaskIncrementTick+0x15c>)
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ac92:	e02f      	b.n	800acf4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ac94:	68bb      	ldr	r3, [r7, #8]
 800ac96:	3304      	adds	r3, #4
 800ac98:	4618      	mov	r0, r3
 800ac9a:	f7fe fdf7 	bl	800988c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ac9e:	68bb      	ldr	r3, [r7, #8]
 800aca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d004      	beq.n	800acb0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800aca6:	68bb      	ldr	r3, [r7, #8]
 800aca8:	3318      	adds	r3, #24
 800acaa:	4618      	mov	r0, r3
 800acac:	f7fe fdee 	bl	800988c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800acb0:	68bb      	ldr	r3, [r7, #8]
 800acb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800acb4:	4b25      	ldr	r3, [pc, #148]	; (800ad4c <xTaskIncrementTick+0x160>)
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	429a      	cmp	r2, r3
 800acba:	d903      	bls.n	800acc4 <xTaskIncrementTick+0xd8>
 800acbc:	68bb      	ldr	r3, [r7, #8]
 800acbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acc0:	4a22      	ldr	r2, [pc, #136]	; (800ad4c <xTaskIncrementTick+0x160>)
 800acc2:	6013      	str	r3, [r2, #0]
 800acc4:	68bb      	ldr	r3, [r7, #8]
 800acc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800acc8:	4613      	mov	r3, r2
 800acca:	009b      	lsls	r3, r3, #2
 800accc:	4413      	add	r3, r2
 800acce:	009b      	lsls	r3, r3, #2
 800acd0:	4a1f      	ldr	r2, [pc, #124]	; (800ad50 <xTaskIncrementTick+0x164>)
 800acd2:	441a      	add	r2, r3
 800acd4:	68bb      	ldr	r3, [r7, #8]
 800acd6:	3304      	adds	r3, #4
 800acd8:	4619      	mov	r1, r3
 800acda:	4610      	mov	r0, r2
 800acdc:	f7fe fd79 	bl	80097d2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ace0:	68bb      	ldr	r3, [r7, #8]
 800ace2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ace4:	4b1b      	ldr	r3, [pc, #108]	; (800ad54 <xTaskIncrementTick+0x168>)
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acea:	429a      	cmp	r2, r3
 800acec:	d3b8      	bcc.n	800ac60 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800acee:	2301      	movs	r3, #1
 800acf0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800acf2:	e7b5      	b.n	800ac60 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800acf4:	4b17      	ldr	r3, [pc, #92]	; (800ad54 <xTaskIncrementTick+0x168>)
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800acfa:	4915      	ldr	r1, [pc, #84]	; (800ad50 <xTaskIncrementTick+0x164>)
 800acfc:	4613      	mov	r3, r2
 800acfe:	009b      	lsls	r3, r3, #2
 800ad00:	4413      	add	r3, r2
 800ad02:	009b      	lsls	r3, r3, #2
 800ad04:	440b      	add	r3, r1
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	2b01      	cmp	r3, #1
 800ad0a:	d901      	bls.n	800ad10 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800ad0c:	2301      	movs	r3, #1
 800ad0e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ad10:	4b11      	ldr	r3, [pc, #68]	; (800ad58 <xTaskIncrementTick+0x16c>)
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d007      	beq.n	800ad28 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800ad18:	2301      	movs	r3, #1
 800ad1a:	617b      	str	r3, [r7, #20]
 800ad1c:	e004      	b.n	800ad28 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ad1e:	4b0f      	ldr	r3, [pc, #60]	; (800ad5c <xTaskIncrementTick+0x170>)
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	3301      	adds	r3, #1
 800ad24:	4a0d      	ldr	r2, [pc, #52]	; (800ad5c <xTaskIncrementTick+0x170>)
 800ad26:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ad28:	697b      	ldr	r3, [r7, #20]
}
 800ad2a:	4618      	mov	r0, r3
 800ad2c:	3718      	adds	r7, #24
 800ad2e:	46bd      	mov	sp, r7
 800ad30:	bd80      	pop	{r7, pc}
 800ad32:	bf00      	nop
 800ad34:	20001770 	.word	0x20001770
 800ad38:	2000174c 	.word	0x2000174c
 800ad3c:	20001700 	.word	0x20001700
 800ad40:	20001704 	.word	0x20001704
 800ad44:	20001760 	.word	0x20001760
 800ad48:	20001768 	.word	0x20001768
 800ad4c:	20001750 	.word	0x20001750
 800ad50:	20001278 	.word	0x20001278
 800ad54:	20001274 	.word	0x20001274
 800ad58:	2000175c 	.word	0x2000175c
 800ad5c:	20001758 	.word	0x20001758

0800ad60 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ad60:	b480      	push	{r7}
 800ad62:	b085      	sub	sp, #20
 800ad64:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ad66:	4b2a      	ldr	r3, [pc, #168]	; (800ae10 <vTaskSwitchContext+0xb0>)
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d003      	beq.n	800ad76 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ad6e:	4b29      	ldr	r3, [pc, #164]	; (800ae14 <vTaskSwitchContext+0xb4>)
 800ad70:	2201      	movs	r2, #1
 800ad72:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ad74:	e046      	b.n	800ae04 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800ad76:	4b27      	ldr	r3, [pc, #156]	; (800ae14 <vTaskSwitchContext+0xb4>)
 800ad78:	2200      	movs	r2, #0
 800ad7a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad7c:	4b26      	ldr	r3, [pc, #152]	; (800ae18 <vTaskSwitchContext+0xb8>)
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	60fb      	str	r3, [r7, #12]
 800ad82:	e010      	b.n	800ada6 <vTaskSwitchContext+0x46>
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d10a      	bne.n	800ada0 <vTaskSwitchContext+0x40>
	__asm volatile
 800ad8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad8e:	f383 8811 	msr	BASEPRI, r3
 800ad92:	f3bf 8f6f 	isb	sy
 800ad96:	f3bf 8f4f 	dsb	sy
 800ad9a:	607b      	str	r3, [r7, #4]
}
 800ad9c:	bf00      	nop
 800ad9e:	e7fe      	b.n	800ad9e <vTaskSwitchContext+0x3e>
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	3b01      	subs	r3, #1
 800ada4:	60fb      	str	r3, [r7, #12]
 800ada6:	491d      	ldr	r1, [pc, #116]	; (800ae1c <vTaskSwitchContext+0xbc>)
 800ada8:	68fa      	ldr	r2, [r7, #12]
 800adaa:	4613      	mov	r3, r2
 800adac:	009b      	lsls	r3, r3, #2
 800adae:	4413      	add	r3, r2
 800adb0:	009b      	lsls	r3, r3, #2
 800adb2:	440b      	add	r3, r1
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d0e4      	beq.n	800ad84 <vTaskSwitchContext+0x24>
 800adba:	68fa      	ldr	r2, [r7, #12]
 800adbc:	4613      	mov	r3, r2
 800adbe:	009b      	lsls	r3, r3, #2
 800adc0:	4413      	add	r3, r2
 800adc2:	009b      	lsls	r3, r3, #2
 800adc4:	4a15      	ldr	r2, [pc, #84]	; (800ae1c <vTaskSwitchContext+0xbc>)
 800adc6:	4413      	add	r3, r2
 800adc8:	60bb      	str	r3, [r7, #8]
 800adca:	68bb      	ldr	r3, [r7, #8]
 800adcc:	685b      	ldr	r3, [r3, #4]
 800adce:	685a      	ldr	r2, [r3, #4]
 800add0:	68bb      	ldr	r3, [r7, #8]
 800add2:	605a      	str	r2, [r3, #4]
 800add4:	68bb      	ldr	r3, [r7, #8]
 800add6:	685a      	ldr	r2, [r3, #4]
 800add8:	68bb      	ldr	r3, [r7, #8]
 800adda:	3308      	adds	r3, #8
 800addc:	429a      	cmp	r2, r3
 800adde:	d104      	bne.n	800adea <vTaskSwitchContext+0x8a>
 800ade0:	68bb      	ldr	r3, [r7, #8]
 800ade2:	685b      	ldr	r3, [r3, #4]
 800ade4:	685a      	ldr	r2, [r3, #4]
 800ade6:	68bb      	ldr	r3, [r7, #8]
 800ade8:	605a      	str	r2, [r3, #4]
 800adea:	68bb      	ldr	r3, [r7, #8]
 800adec:	685b      	ldr	r3, [r3, #4]
 800adee:	68db      	ldr	r3, [r3, #12]
 800adf0:	4a0b      	ldr	r2, [pc, #44]	; (800ae20 <vTaskSwitchContext+0xc0>)
 800adf2:	6013      	str	r3, [r2, #0]
 800adf4:	4a08      	ldr	r2, [pc, #32]	; (800ae18 <vTaskSwitchContext+0xb8>)
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800adfa:	4b09      	ldr	r3, [pc, #36]	; (800ae20 <vTaskSwitchContext+0xc0>)
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	3354      	adds	r3, #84	; 0x54
 800ae00:	4a08      	ldr	r2, [pc, #32]	; (800ae24 <vTaskSwitchContext+0xc4>)
 800ae02:	6013      	str	r3, [r2, #0]
}
 800ae04:	bf00      	nop
 800ae06:	3714      	adds	r7, #20
 800ae08:	46bd      	mov	sp, r7
 800ae0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0e:	4770      	bx	lr
 800ae10:	20001770 	.word	0x20001770
 800ae14:	2000175c 	.word	0x2000175c
 800ae18:	20001750 	.word	0x20001750
 800ae1c:	20001278 	.word	0x20001278
 800ae20:	20001274 	.word	0x20001274
 800ae24:	20000054 	.word	0x20000054

0800ae28 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b084      	sub	sp, #16
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	6078      	str	r0, [r7, #4]
 800ae30:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d10a      	bne.n	800ae4e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800ae38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae3c:	f383 8811 	msr	BASEPRI, r3
 800ae40:	f3bf 8f6f 	isb	sy
 800ae44:	f3bf 8f4f 	dsb	sy
 800ae48:	60fb      	str	r3, [r7, #12]
}
 800ae4a:	bf00      	nop
 800ae4c:	e7fe      	b.n	800ae4c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ae4e:	4b07      	ldr	r3, [pc, #28]	; (800ae6c <vTaskPlaceOnEventList+0x44>)
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	3318      	adds	r3, #24
 800ae54:	4619      	mov	r1, r3
 800ae56:	6878      	ldr	r0, [r7, #4]
 800ae58:	f7fe fcdf 	bl	800981a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ae5c:	2101      	movs	r1, #1
 800ae5e:	6838      	ldr	r0, [r7, #0]
 800ae60:	f000 fc82 	bl	800b768 <prvAddCurrentTaskToDelayedList>
}
 800ae64:	bf00      	nop
 800ae66:	3710      	adds	r7, #16
 800ae68:	46bd      	mov	sp, r7
 800ae6a:	bd80      	pop	{r7, pc}
 800ae6c:	20001274 	.word	0x20001274

0800ae70 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ae70:	b580      	push	{r7, lr}
 800ae72:	b086      	sub	sp, #24
 800ae74:	af00      	add	r7, sp, #0
 800ae76:	60f8      	str	r0, [r7, #12]
 800ae78:	60b9      	str	r1, [r7, #8]
 800ae7a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d10a      	bne.n	800ae98 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800ae82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae86:	f383 8811 	msr	BASEPRI, r3
 800ae8a:	f3bf 8f6f 	isb	sy
 800ae8e:	f3bf 8f4f 	dsb	sy
 800ae92:	617b      	str	r3, [r7, #20]
}
 800ae94:	bf00      	nop
 800ae96:	e7fe      	b.n	800ae96 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ae98:	4b0a      	ldr	r3, [pc, #40]	; (800aec4 <vTaskPlaceOnEventListRestricted+0x54>)
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	3318      	adds	r3, #24
 800ae9e:	4619      	mov	r1, r3
 800aea0:	68f8      	ldr	r0, [r7, #12]
 800aea2:	f7fe fc96 	bl	80097d2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d002      	beq.n	800aeb2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800aeac:	f04f 33ff 	mov.w	r3, #4294967295
 800aeb0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800aeb2:	6879      	ldr	r1, [r7, #4]
 800aeb4:	68b8      	ldr	r0, [r7, #8]
 800aeb6:	f000 fc57 	bl	800b768 <prvAddCurrentTaskToDelayedList>
	}
 800aeba:	bf00      	nop
 800aebc:	3718      	adds	r7, #24
 800aebe:	46bd      	mov	sp, r7
 800aec0:	bd80      	pop	{r7, pc}
 800aec2:	bf00      	nop
 800aec4:	20001274 	.word	0x20001274

0800aec8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800aec8:	b580      	push	{r7, lr}
 800aeca:	b086      	sub	sp, #24
 800aecc:	af00      	add	r7, sp, #0
 800aece:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	68db      	ldr	r3, [r3, #12]
 800aed4:	68db      	ldr	r3, [r3, #12]
 800aed6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800aed8:	693b      	ldr	r3, [r7, #16]
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d10a      	bne.n	800aef4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800aede:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aee2:	f383 8811 	msr	BASEPRI, r3
 800aee6:	f3bf 8f6f 	isb	sy
 800aeea:	f3bf 8f4f 	dsb	sy
 800aeee:	60fb      	str	r3, [r7, #12]
}
 800aef0:	bf00      	nop
 800aef2:	e7fe      	b.n	800aef2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800aef4:	693b      	ldr	r3, [r7, #16]
 800aef6:	3318      	adds	r3, #24
 800aef8:	4618      	mov	r0, r3
 800aefa:	f7fe fcc7 	bl	800988c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aefe:	4b1e      	ldr	r3, [pc, #120]	; (800af78 <xTaskRemoveFromEventList+0xb0>)
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	2b00      	cmp	r3, #0
 800af04:	d11d      	bne.n	800af42 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800af06:	693b      	ldr	r3, [r7, #16]
 800af08:	3304      	adds	r3, #4
 800af0a:	4618      	mov	r0, r3
 800af0c:	f7fe fcbe 	bl	800988c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800af10:	693b      	ldr	r3, [r7, #16]
 800af12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af14:	4b19      	ldr	r3, [pc, #100]	; (800af7c <xTaskRemoveFromEventList+0xb4>)
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	429a      	cmp	r2, r3
 800af1a:	d903      	bls.n	800af24 <xTaskRemoveFromEventList+0x5c>
 800af1c:	693b      	ldr	r3, [r7, #16]
 800af1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af20:	4a16      	ldr	r2, [pc, #88]	; (800af7c <xTaskRemoveFromEventList+0xb4>)
 800af22:	6013      	str	r3, [r2, #0]
 800af24:	693b      	ldr	r3, [r7, #16]
 800af26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af28:	4613      	mov	r3, r2
 800af2a:	009b      	lsls	r3, r3, #2
 800af2c:	4413      	add	r3, r2
 800af2e:	009b      	lsls	r3, r3, #2
 800af30:	4a13      	ldr	r2, [pc, #76]	; (800af80 <xTaskRemoveFromEventList+0xb8>)
 800af32:	441a      	add	r2, r3
 800af34:	693b      	ldr	r3, [r7, #16]
 800af36:	3304      	adds	r3, #4
 800af38:	4619      	mov	r1, r3
 800af3a:	4610      	mov	r0, r2
 800af3c:	f7fe fc49 	bl	80097d2 <vListInsertEnd>
 800af40:	e005      	b.n	800af4e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800af42:	693b      	ldr	r3, [r7, #16]
 800af44:	3318      	adds	r3, #24
 800af46:	4619      	mov	r1, r3
 800af48:	480e      	ldr	r0, [pc, #56]	; (800af84 <xTaskRemoveFromEventList+0xbc>)
 800af4a:	f7fe fc42 	bl	80097d2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800af4e:	693b      	ldr	r3, [r7, #16]
 800af50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af52:	4b0d      	ldr	r3, [pc, #52]	; (800af88 <xTaskRemoveFromEventList+0xc0>)
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af58:	429a      	cmp	r2, r3
 800af5a:	d905      	bls.n	800af68 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800af5c:	2301      	movs	r3, #1
 800af5e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800af60:	4b0a      	ldr	r3, [pc, #40]	; (800af8c <xTaskRemoveFromEventList+0xc4>)
 800af62:	2201      	movs	r2, #1
 800af64:	601a      	str	r2, [r3, #0]
 800af66:	e001      	b.n	800af6c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800af68:	2300      	movs	r3, #0
 800af6a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800af6c:	697b      	ldr	r3, [r7, #20]
}
 800af6e:	4618      	mov	r0, r3
 800af70:	3718      	adds	r7, #24
 800af72:	46bd      	mov	sp, r7
 800af74:	bd80      	pop	{r7, pc}
 800af76:	bf00      	nop
 800af78:	20001770 	.word	0x20001770
 800af7c:	20001750 	.word	0x20001750
 800af80:	20001278 	.word	0x20001278
 800af84:	20001708 	.word	0x20001708
 800af88:	20001274 	.word	0x20001274
 800af8c:	2000175c 	.word	0x2000175c

0800af90 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800af90:	b480      	push	{r7}
 800af92:	b083      	sub	sp, #12
 800af94:	af00      	add	r7, sp, #0
 800af96:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800af98:	4b06      	ldr	r3, [pc, #24]	; (800afb4 <vTaskInternalSetTimeOutState+0x24>)
 800af9a:	681a      	ldr	r2, [r3, #0]
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800afa0:	4b05      	ldr	r3, [pc, #20]	; (800afb8 <vTaskInternalSetTimeOutState+0x28>)
 800afa2:	681a      	ldr	r2, [r3, #0]
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	605a      	str	r2, [r3, #4]
}
 800afa8:	bf00      	nop
 800afaa:	370c      	adds	r7, #12
 800afac:	46bd      	mov	sp, r7
 800afae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb2:	4770      	bx	lr
 800afb4:	20001760 	.word	0x20001760
 800afb8:	2000174c 	.word	0x2000174c

0800afbc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800afbc:	b580      	push	{r7, lr}
 800afbe:	b088      	sub	sp, #32
 800afc0:	af00      	add	r7, sp, #0
 800afc2:	6078      	str	r0, [r7, #4]
 800afc4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d10a      	bne.n	800afe2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800afcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afd0:	f383 8811 	msr	BASEPRI, r3
 800afd4:	f3bf 8f6f 	isb	sy
 800afd8:	f3bf 8f4f 	dsb	sy
 800afdc:	613b      	str	r3, [r7, #16]
}
 800afde:	bf00      	nop
 800afe0:	e7fe      	b.n	800afe0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800afe2:	683b      	ldr	r3, [r7, #0]
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d10a      	bne.n	800affe <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800afe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afec:	f383 8811 	msr	BASEPRI, r3
 800aff0:	f3bf 8f6f 	isb	sy
 800aff4:	f3bf 8f4f 	dsb	sy
 800aff8:	60fb      	str	r3, [r7, #12]
}
 800affa:	bf00      	nop
 800affc:	e7fe      	b.n	800affc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800affe:	f001 f939 	bl	800c274 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b002:	4b1d      	ldr	r3, [pc, #116]	; (800b078 <xTaskCheckForTimeOut+0xbc>)
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	685b      	ldr	r3, [r3, #4]
 800b00c:	69ba      	ldr	r2, [r7, #24]
 800b00e:	1ad3      	subs	r3, r2, r3
 800b010:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b012:	683b      	ldr	r3, [r7, #0]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b01a:	d102      	bne.n	800b022 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b01c:	2300      	movs	r3, #0
 800b01e:	61fb      	str	r3, [r7, #28]
 800b020:	e023      	b.n	800b06a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	681a      	ldr	r2, [r3, #0]
 800b026:	4b15      	ldr	r3, [pc, #84]	; (800b07c <xTaskCheckForTimeOut+0xc0>)
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	429a      	cmp	r2, r3
 800b02c:	d007      	beq.n	800b03e <xTaskCheckForTimeOut+0x82>
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	685b      	ldr	r3, [r3, #4]
 800b032:	69ba      	ldr	r2, [r7, #24]
 800b034:	429a      	cmp	r2, r3
 800b036:	d302      	bcc.n	800b03e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b038:	2301      	movs	r3, #1
 800b03a:	61fb      	str	r3, [r7, #28]
 800b03c:	e015      	b.n	800b06a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b03e:	683b      	ldr	r3, [r7, #0]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	697a      	ldr	r2, [r7, #20]
 800b044:	429a      	cmp	r2, r3
 800b046:	d20b      	bcs.n	800b060 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b048:	683b      	ldr	r3, [r7, #0]
 800b04a:	681a      	ldr	r2, [r3, #0]
 800b04c:	697b      	ldr	r3, [r7, #20]
 800b04e:	1ad2      	subs	r2, r2, r3
 800b050:	683b      	ldr	r3, [r7, #0]
 800b052:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b054:	6878      	ldr	r0, [r7, #4]
 800b056:	f7ff ff9b 	bl	800af90 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b05a:	2300      	movs	r3, #0
 800b05c:	61fb      	str	r3, [r7, #28]
 800b05e:	e004      	b.n	800b06a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800b060:	683b      	ldr	r3, [r7, #0]
 800b062:	2200      	movs	r2, #0
 800b064:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b066:	2301      	movs	r3, #1
 800b068:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b06a:	f001 f933 	bl	800c2d4 <vPortExitCritical>

	return xReturn;
 800b06e:	69fb      	ldr	r3, [r7, #28]
}
 800b070:	4618      	mov	r0, r3
 800b072:	3720      	adds	r7, #32
 800b074:	46bd      	mov	sp, r7
 800b076:	bd80      	pop	{r7, pc}
 800b078:	2000174c 	.word	0x2000174c
 800b07c:	20001760 	.word	0x20001760

0800b080 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b080:	b480      	push	{r7}
 800b082:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b084:	4b03      	ldr	r3, [pc, #12]	; (800b094 <vTaskMissedYield+0x14>)
 800b086:	2201      	movs	r2, #1
 800b088:	601a      	str	r2, [r3, #0]
}
 800b08a:	bf00      	nop
 800b08c:	46bd      	mov	sp, r7
 800b08e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b092:	4770      	bx	lr
 800b094:	2000175c 	.word	0x2000175c

0800b098 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b098:	b580      	push	{r7, lr}
 800b09a:	b082      	sub	sp, #8
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b0a0:	f000 f852 	bl	800b148 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b0a4:	4b06      	ldr	r3, [pc, #24]	; (800b0c0 <prvIdleTask+0x28>)
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	2b01      	cmp	r3, #1
 800b0aa:	d9f9      	bls.n	800b0a0 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b0ac:	4b05      	ldr	r3, [pc, #20]	; (800b0c4 <prvIdleTask+0x2c>)
 800b0ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b0b2:	601a      	str	r2, [r3, #0]
 800b0b4:	f3bf 8f4f 	dsb	sy
 800b0b8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b0bc:	e7f0      	b.n	800b0a0 <prvIdleTask+0x8>
 800b0be:	bf00      	nop
 800b0c0:	20001278 	.word	0x20001278
 800b0c4:	e000ed04 	.word	0xe000ed04

0800b0c8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b0c8:	b580      	push	{r7, lr}
 800b0ca:	b082      	sub	sp, #8
 800b0cc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b0ce:	2300      	movs	r3, #0
 800b0d0:	607b      	str	r3, [r7, #4]
 800b0d2:	e00c      	b.n	800b0ee <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b0d4:	687a      	ldr	r2, [r7, #4]
 800b0d6:	4613      	mov	r3, r2
 800b0d8:	009b      	lsls	r3, r3, #2
 800b0da:	4413      	add	r3, r2
 800b0dc:	009b      	lsls	r3, r3, #2
 800b0de:	4a12      	ldr	r2, [pc, #72]	; (800b128 <prvInitialiseTaskLists+0x60>)
 800b0e0:	4413      	add	r3, r2
 800b0e2:	4618      	mov	r0, r3
 800b0e4:	f7fe fb48 	bl	8009778 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	3301      	adds	r3, #1
 800b0ec:	607b      	str	r3, [r7, #4]
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	2b37      	cmp	r3, #55	; 0x37
 800b0f2:	d9ef      	bls.n	800b0d4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b0f4:	480d      	ldr	r0, [pc, #52]	; (800b12c <prvInitialiseTaskLists+0x64>)
 800b0f6:	f7fe fb3f 	bl	8009778 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b0fa:	480d      	ldr	r0, [pc, #52]	; (800b130 <prvInitialiseTaskLists+0x68>)
 800b0fc:	f7fe fb3c 	bl	8009778 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b100:	480c      	ldr	r0, [pc, #48]	; (800b134 <prvInitialiseTaskLists+0x6c>)
 800b102:	f7fe fb39 	bl	8009778 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b106:	480c      	ldr	r0, [pc, #48]	; (800b138 <prvInitialiseTaskLists+0x70>)
 800b108:	f7fe fb36 	bl	8009778 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b10c:	480b      	ldr	r0, [pc, #44]	; (800b13c <prvInitialiseTaskLists+0x74>)
 800b10e:	f7fe fb33 	bl	8009778 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b112:	4b0b      	ldr	r3, [pc, #44]	; (800b140 <prvInitialiseTaskLists+0x78>)
 800b114:	4a05      	ldr	r2, [pc, #20]	; (800b12c <prvInitialiseTaskLists+0x64>)
 800b116:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b118:	4b0a      	ldr	r3, [pc, #40]	; (800b144 <prvInitialiseTaskLists+0x7c>)
 800b11a:	4a05      	ldr	r2, [pc, #20]	; (800b130 <prvInitialiseTaskLists+0x68>)
 800b11c:	601a      	str	r2, [r3, #0]
}
 800b11e:	bf00      	nop
 800b120:	3708      	adds	r7, #8
 800b122:	46bd      	mov	sp, r7
 800b124:	bd80      	pop	{r7, pc}
 800b126:	bf00      	nop
 800b128:	20001278 	.word	0x20001278
 800b12c:	200016d8 	.word	0x200016d8
 800b130:	200016ec 	.word	0x200016ec
 800b134:	20001708 	.word	0x20001708
 800b138:	2000171c 	.word	0x2000171c
 800b13c:	20001734 	.word	0x20001734
 800b140:	20001700 	.word	0x20001700
 800b144:	20001704 	.word	0x20001704

0800b148 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b148:	b580      	push	{r7, lr}
 800b14a:	b082      	sub	sp, #8
 800b14c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b14e:	e019      	b.n	800b184 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b150:	f001 f890 	bl	800c274 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b154:	4b10      	ldr	r3, [pc, #64]	; (800b198 <prvCheckTasksWaitingTermination+0x50>)
 800b156:	68db      	ldr	r3, [r3, #12]
 800b158:	68db      	ldr	r3, [r3, #12]
 800b15a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	3304      	adds	r3, #4
 800b160:	4618      	mov	r0, r3
 800b162:	f7fe fb93 	bl	800988c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b166:	4b0d      	ldr	r3, [pc, #52]	; (800b19c <prvCheckTasksWaitingTermination+0x54>)
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	3b01      	subs	r3, #1
 800b16c:	4a0b      	ldr	r2, [pc, #44]	; (800b19c <prvCheckTasksWaitingTermination+0x54>)
 800b16e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b170:	4b0b      	ldr	r3, [pc, #44]	; (800b1a0 <prvCheckTasksWaitingTermination+0x58>)
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	3b01      	subs	r3, #1
 800b176:	4a0a      	ldr	r2, [pc, #40]	; (800b1a0 <prvCheckTasksWaitingTermination+0x58>)
 800b178:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b17a:	f001 f8ab 	bl	800c2d4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b17e:	6878      	ldr	r0, [r7, #4]
 800b180:	f000 f810 	bl	800b1a4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b184:	4b06      	ldr	r3, [pc, #24]	; (800b1a0 <prvCheckTasksWaitingTermination+0x58>)
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d1e1      	bne.n	800b150 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b18c:	bf00      	nop
 800b18e:	bf00      	nop
 800b190:	3708      	adds	r7, #8
 800b192:	46bd      	mov	sp, r7
 800b194:	bd80      	pop	{r7, pc}
 800b196:	bf00      	nop
 800b198:	2000171c 	.word	0x2000171c
 800b19c:	20001748 	.word	0x20001748
 800b1a0:	20001730 	.word	0x20001730

0800b1a4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b1a4:	b580      	push	{r7, lr}
 800b1a6:	b084      	sub	sp, #16
 800b1a8:	af00      	add	r7, sp, #0
 800b1aa:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	3354      	adds	r3, #84	; 0x54
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	f002 fa3f 	bl	800d634 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d108      	bne.n	800b1d2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1c4:	4618      	mov	r0, r3
 800b1c6:	f001 fa43 	bl	800c650 <vPortFree>
				vPortFree( pxTCB );
 800b1ca:	6878      	ldr	r0, [r7, #4]
 800b1cc:	f001 fa40 	bl	800c650 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b1d0:	e018      	b.n	800b204 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800b1d8:	2b01      	cmp	r3, #1
 800b1da:	d103      	bne.n	800b1e4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b1dc:	6878      	ldr	r0, [r7, #4]
 800b1de:	f001 fa37 	bl	800c650 <vPortFree>
	}
 800b1e2:	e00f      	b.n	800b204 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800b1ea:	2b02      	cmp	r3, #2
 800b1ec:	d00a      	beq.n	800b204 <prvDeleteTCB+0x60>
	__asm volatile
 800b1ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1f2:	f383 8811 	msr	BASEPRI, r3
 800b1f6:	f3bf 8f6f 	isb	sy
 800b1fa:	f3bf 8f4f 	dsb	sy
 800b1fe:	60fb      	str	r3, [r7, #12]
}
 800b200:	bf00      	nop
 800b202:	e7fe      	b.n	800b202 <prvDeleteTCB+0x5e>
	}
 800b204:	bf00      	nop
 800b206:	3710      	adds	r7, #16
 800b208:	46bd      	mov	sp, r7
 800b20a:	bd80      	pop	{r7, pc}

0800b20c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b20c:	b480      	push	{r7}
 800b20e:	b083      	sub	sp, #12
 800b210:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b212:	4b0c      	ldr	r3, [pc, #48]	; (800b244 <prvResetNextTaskUnblockTime+0x38>)
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d104      	bne.n	800b226 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b21c:	4b0a      	ldr	r3, [pc, #40]	; (800b248 <prvResetNextTaskUnblockTime+0x3c>)
 800b21e:	f04f 32ff 	mov.w	r2, #4294967295
 800b222:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b224:	e008      	b.n	800b238 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b226:	4b07      	ldr	r3, [pc, #28]	; (800b244 <prvResetNextTaskUnblockTime+0x38>)
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	68db      	ldr	r3, [r3, #12]
 800b22c:	68db      	ldr	r3, [r3, #12]
 800b22e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	685b      	ldr	r3, [r3, #4]
 800b234:	4a04      	ldr	r2, [pc, #16]	; (800b248 <prvResetNextTaskUnblockTime+0x3c>)
 800b236:	6013      	str	r3, [r2, #0]
}
 800b238:	bf00      	nop
 800b23a:	370c      	adds	r7, #12
 800b23c:	46bd      	mov	sp, r7
 800b23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b242:	4770      	bx	lr
 800b244:	20001700 	.word	0x20001700
 800b248:	20001768 	.word	0x20001768

0800b24c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b24c:	b480      	push	{r7}
 800b24e:	b083      	sub	sp, #12
 800b250:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b252:	4b0b      	ldr	r3, [pc, #44]	; (800b280 <xTaskGetSchedulerState+0x34>)
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	2b00      	cmp	r3, #0
 800b258:	d102      	bne.n	800b260 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b25a:	2301      	movs	r3, #1
 800b25c:	607b      	str	r3, [r7, #4]
 800b25e:	e008      	b.n	800b272 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b260:	4b08      	ldr	r3, [pc, #32]	; (800b284 <xTaskGetSchedulerState+0x38>)
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	2b00      	cmp	r3, #0
 800b266:	d102      	bne.n	800b26e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b268:	2302      	movs	r3, #2
 800b26a:	607b      	str	r3, [r7, #4]
 800b26c:	e001      	b.n	800b272 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b26e:	2300      	movs	r3, #0
 800b270:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b272:	687b      	ldr	r3, [r7, #4]
	}
 800b274:	4618      	mov	r0, r3
 800b276:	370c      	adds	r7, #12
 800b278:	46bd      	mov	sp, r7
 800b27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b27e:	4770      	bx	lr
 800b280:	20001754 	.word	0x20001754
 800b284:	20001770 	.word	0x20001770

0800b288 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b288:	b580      	push	{r7, lr}
 800b28a:	b086      	sub	sp, #24
 800b28c:	af00      	add	r7, sp, #0
 800b28e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b294:	2300      	movs	r3, #0
 800b296:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d056      	beq.n	800b34c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b29e:	4b2e      	ldr	r3, [pc, #184]	; (800b358 <xTaskPriorityDisinherit+0xd0>)
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	693a      	ldr	r2, [r7, #16]
 800b2a4:	429a      	cmp	r2, r3
 800b2a6:	d00a      	beq.n	800b2be <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800b2a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2ac:	f383 8811 	msr	BASEPRI, r3
 800b2b0:	f3bf 8f6f 	isb	sy
 800b2b4:	f3bf 8f4f 	dsb	sy
 800b2b8:	60fb      	str	r3, [r7, #12]
}
 800b2ba:	bf00      	nop
 800b2bc:	e7fe      	b.n	800b2bc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b2be:	693b      	ldr	r3, [r7, #16]
 800b2c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d10a      	bne.n	800b2dc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800b2c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2ca:	f383 8811 	msr	BASEPRI, r3
 800b2ce:	f3bf 8f6f 	isb	sy
 800b2d2:	f3bf 8f4f 	dsb	sy
 800b2d6:	60bb      	str	r3, [r7, #8]
}
 800b2d8:	bf00      	nop
 800b2da:	e7fe      	b.n	800b2da <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800b2dc:	693b      	ldr	r3, [r7, #16]
 800b2de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b2e0:	1e5a      	subs	r2, r3, #1
 800b2e2:	693b      	ldr	r3, [r7, #16]
 800b2e4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b2e6:	693b      	ldr	r3, [r7, #16]
 800b2e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2ea:	693b      	ldr	r3, [r7, #16]
 800b2ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b2ee:	429a      	cmp	r2, r3
 800b2f0:	d02c      	beq.n	800b34c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b2f2:	693b      	ldr	r3, [r7, #16]
 800b2f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d128      	bne.n	800b34c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b2fa:	693b      	ldr	r3, [r7, #16]
 800b2fc:	3304      	adds	r3, #4
 800b2fe:	4618      	mov	r0, r3
 800b300:	f7fe fac4 	bl	800988c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b304:	693b      	ldr	r3, [r7, #16]
 800b306:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b308:	693b      	ldr	r3, [r7, #16]
 800b30a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b30c:	693b      	ldr	r3, [r7, #16]
 800b30e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b310:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b314:	693b      	ldr	r3, [r7, #16]
 800b316:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b318:	693b      	ldr	r3, [r7, #16]
 800b31a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b31c:	4b0f      	ldr	r3, [pc, #60]	; (800b35c <xTaskPriorityDisinherit+0xd4>)
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	429a      	cmp	r2, r3
 800b322:	d903      	bls.n	800b32c <xTaskPriorityDisinherit+0xa4>
 800b324:	693b      	ldr	r3, [r7, #16]
 800b326:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b328:	4a0c      	ldr	r2, [pc, #48]	; (800b35c <xTaskPriorityDisinherit+0xd4>)
 800b32a:	6013      	str	r3, [r2, #0]
 800b32c:	693b      	ldr	r3, [r7, #16]
 800b32e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b330:	4613      	mov	r3, r2
 800b332:	009b      	lsls	r3, r3, #2
 800b334:	4413      	add	r3, r2
 800b336:	009b      	lsls	r3, r3, #2
 800b338:	4a09      	ldr	r2, [pc, #36]	; (800b360 <xTaskPriorityDisinherit+0xd8>)
 800b33a:	441a      	add	r2, r3
 800b33c:	693b      	ldr	r3, [r7, #16]
 800b33e:	3304      	adds	r3, #4
 800b340:	4619      	mov	r1, r3
 800b342:	4610      	mov	r0, r2
 800b344:	f7fe fa45 	bl	80097d2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b348:	2301      	movs	r3, #1
 800b34a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b34c:	697b      	ldr	r3, [r7, #20]
	}
 800b34e:	4618      	mov	r0, r3
 800b350:	3718      	adds	r7, #24
 800b352:	46bd      	mov	sp, r7
 800b354:	bd80      	pop	{r7, pc}
 800b356:	bf00      	nop
 800b358:	20001274 	.word	0x20001274
 800b35c:	20001750 	.word	0x20001750
 800b360:	20001278 	.word	0x20001278

0800b364 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800b364:	b580      	push	{r7, lr}
 800b366:	b086      	sub	sp, #24
 800b368:	af00      	add	r7, sp, #0
 800b36a:	60f8      	str	r0, [r7, #12]
 800b36c:	60b9      	str	r1, [r7, #8]
 800b36e:	607a      	str	r2, [r7, #4]
 800b370:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800b372:	f000 ff7f 	bl	800c274 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800b376:	4b29      	ldr	r3, [pc, #164]	; (800b41c <xTaskNotifyWait+0xb8>)
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800b37e:	b2db      	uxtb	r3, r3
 800b380:	2b02      	cmp	r3, #2
 800b382:	d01c      	beq.n	800b3be <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800b384:	4b25      	ldr	r3, [pc, #148]	; (800b41c <xTaskNotifyWait+0xb8>)
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 800b38c:	68fa      	ldr	r2, [r7, #12]
 800b38e:	43d2      	mvns	r2, r2
 800b390:	400a      	ands	r2, r1
 800b392:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800b396:	4b21      	ldr	r3, [pc, #132]	; (800b41c <xTaskNotifyWait+0xb8>)
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	2201      	movs	r2, #1
 800b39c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

				if( xTicksToWait > ( TickType_t ) 0 )
 800b3a0:	683b      	ldr	r3, [r7, #0]
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d00b      	beq.n	800b3be <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b3a6:	2101      	movs	r1, #1
 800b3a8:	6838      	ldr	r0, [r7, #0]
 800b3aa:	f000 f9dd 	bl	800b768 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800b3ae:	4b1c      	ldr	r3, [pc, #112]	; (800b420 <xTaskNotifyWait+0xbc>)
 800b3b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b3b4:	601a      	str	r2, [r3, #0]
 800b3b6:	f3bf 8f4f 	dsb	sy
 800b3ba:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800b3be:	f000 ff89 	bl	800c2d4 <vPortExitCritical>

		taskENTER_CRITICAL();
 800b3c2:	f000 ff57 	bl	800c274 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d005      	beq.n	800b3d8 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800b3cc:	4b13      	ldr	r3, [pc, #76]	; (800b41c <xTaskNotifyWait+0xb8>)
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800b3d8:	4b10      	ldr	r3, [pc, #64]	; (800b41c <xTaskNotifyWait+0xb8>)
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800b3e0:	b2db      	uxtb	r3, r3
 800b3e2:	2b02      	cmp	r3, #2
 800b3e4:	d002      	beq.n	800b3ec <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800b3e6:	2300      	movs	r3, #0
 800b3e8:	617b      	str	r3, [r7, #20]
 800b3ea:	e00a      	b.n	800b402 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800b3ec:	4b0b      	ldr	r3, [pc, #44]	; (800b41c <xTaskNotifyWait+0xb8>)
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 800b3f4:	68ba      	ldr	r2, [r7, #8]
 800b3f6:	43d2      	mvns	r2, r2
 800b3f8:	400a      	ands	r2, r1
 800b3fa:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
				xReturn = pdTRUE;
 800b3fe:	2301      	movs	r3, #1
 800b400:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b402:	4b06      	ldr	r3, [pc, #24]	; (800b41c <xTaskNotifyWait+0xb8>)
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	2200      	movs	r2, #0
 800b408:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
		}
		taskEXIT_CRITICAL();
 800b40c:	f000 ff62 	bl	800c2d4 <vPortExitCritical>

		return xReturn;
 800b410:	697b      	ldr	r3, [r7, #20]
	}
 800b412:	4618      	mov	r0, r3
 800b414:	3718      	adds	r7, #24
 800b416:	46bd      	mov	sp, r7
 800b418:	bd80      	pop	{r7, pc}
 800b41a:	bf00      	nop
 800b41c:	20001274 	.word	0x20001274
 800b420:	e000ed04 	.word	0xe000ed04

0800b424 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800b424:	b580      	push	{r7, lr}
 800b426:	b08a      	sub	sp, #40	; 0x28
 800b428:	af00      	add	r7, sp, #0
 800b42a:	60f8      	str	r0, [r7, #12]
 800b42c:	60b9      	str	r1, [r7, #8]
 800b42e:	603b      	str	r3, [r7, #0]
 800b430:	4613      	mov	r3, r2
 800b432:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800b434:	2301      	movs	r3, #1
 800b436:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d10a      	bne.n	800b454 <xTaskGenericNotify+0x30>
	__asm volatile
 800b43e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b442:	f383 8811 	msr	BASEPRI, r3
 800b446:	f3bf 8f6f 	isb	sy
 800b44a:	f3bf 8f4f 	dsb	sy
 800b44e:	61bb      	str	r3, [r7, #24]
}
 800b450:	bf00      	nop
 800b452:	e7fe      	b.n	800b452 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800b458:	f000 ff0c 	bl	800c274 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800b45c:	683b      	ldr	r3, [r7, #0]
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d004      	beq.n	800b46c <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800b462:	6a3b      	ldr	r3, [r7, #32]
 800b464:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800b468:	683b      	ldr	r3, [r7, #0]
 800b46a:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800b46c:	6a3b      	ldr	r3, [r7, #32]
 800b46e:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800b472:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800b474:	6a3b      	ldr	r3, [r7, #32]
 800b476:	2202      	movs	r2, #2
 800b478:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 800b47c:	79fb      	ldrb	r3, [r7, #7]
 800b47e:	2b04      	cmp	r3, #4
 800b480:	d82d      	bhi.n	800b4de <xTaskGenericNotify+0xba>
 800b482:	a201      	add	r2, pc, #4	; (adr r2, 800b488 <xTaskGenericNotify+0x64>)
 800b484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b488:	0800b501 	.word	0x0800b501
 800b48c:	0800b49d 	.word	0x0800b49d
 800b490:	0800b4af 	.word	0x0800b4af
 800b494:	0800b4bf 	.word	0x0800b4bf
 800b498:	0800b4c9 	.word	0x0800b4c9
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800b49c:	6a3b      	ldr	r3, [r7, #32]
 800b49e:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800b4a2:	68bb      	ldr	r3, [r7, #8]
 800b4a4:	431a      	orrs	r2, r3
 800b4a6:	6a3b      	ldr	r3, [r7, #32]
 800b4a8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800b4ac:	e02b      	b.n	800b506 <xTaskGenericNotify+0xe2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800b4ae:	6a3b      	ldr	r3, [r7, #32]
 800b4b0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b4b4:	1c5a      	adds	r2, r3, #1
 800b4b6:	6a3b      	ldr	r3, [r7, #32]
 800b4b8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800b4bc:	e023      	b.n	800b506 <xTaskGenericNotify+0xe2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800b4be:	6a3b      	ldr	r3, [r7, #32]
 800b4c0:	68ba      	ldr	r2, [r7, #8]
 800b4c2:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800b4c6:	e01e      	b.n	800b506 <xTaskGenericNotify+0xe2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800b4c8:	7ffb      	ldrb	r3, [r7, #31]
 800b4ca:	2b02      	cmp	r3, #2
 800b4cc:	d004      	beq.n	800b4d8 <xTaskGenericNotify+0xb4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800b4ce:	6a3b      	ldr	r3, [r7, #32]
 800b4d0:	68ba      	ldr	r2, [r7, #8]
 800b4d2:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800b4d6:	e016      	b.n	800b506 <xTaskGenericNotify+0xe2>
						xReturn = pdFAIL;
 800b4d8:	2300      	movs	r3, #0
 800b4da:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800b4dc:	e013      	b.n	800b506 <xTaskGenericNotify+0xe2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800b4de:	6a3b      	ldr	r3, [r7, #32]
 800b4e0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b4e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4e8:	d00c      	beq.n	800b504 <xTaskGenericNotify+0xe0>
	__asm volatile
 800b4ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4ee:	f383 8811 	msr	BASEPRI, r3
 800b4f2:	f3bf 8f6f 	isb	sy
 800b4f6:	f3bf 8f4f 	dsb	sy
 800b4fa:	617b      	str	r3, [r7, #20]
}
 800b4fc:	bf00      	nop
 800b4fe:	e7fe      	b.n	800b4fe <xTaskGenericNotify+0xda>
					break;
 800b500:	bf00      	nop
 800b502:	e000      	b.n	800b506 <xTaskGenericNotify+0xe2>

					break;
 800b504:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800b506:	7ffb      	ldrb	r3, [r7, #31]
 800b508:	2b01      	cmp	r3, #1
 800b50a:	d13a      	bne.n	800b582 <xTaskGenericNotify+0x15e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b50c:	6a3b      	ldr	r3, [r7, #32]
 800b50e:	3304      	adds	r3, #4
 800b510:	4618      	mov	r0, r3
 800b512:	f7fe f9bb 	bl	800988c <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800b516:	6a3b      	ldr	r3, [r7, #32]
 800b518:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b51a:	4b1d      	ldr	r3, [pc, #116]	; (800b590 <xTaskGenericNotify+0x16c>)
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	429a      	cmp	r2, r3
 800b520:	d903      	bls.n	800b52a <xTaskGenericNotify+0x106>
 800b522:	6a3b      	ldr	r3, [r7, #32]
 800b524:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b526:	4a1a      	ldr	r2, [pc, #104]	; (800b590 <xTaskGenericNotify+0x16c>)
 800b528:	6013      	str	r3, [r2, #0]
 800b52a:	6a3b      	ldr	r3, [r7, #32]
 800b52c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b52e:	4613      	mov	r3, r2
 800b530:	009b      	lsls	r3, r3, #2
 800b532:	4413      	add	r3, r2
 800b534:	009b      	lsls	r3, r3, #2
 800b536:	4a17      	ldr	r2, [pc, #92]	; (800b594 <xTaskGenericNotify+0x170>)
 800b538:	441a      	add	r2, r3
 800b53a:	6a3b      	ldr	r3, [r7, #32]
 800b53c:	3304      	adds	r3, #4
 800b53e:	4619      	mov	r1, r3
 800b540:	4610      	mov	r0, r2
 800b542:	f7fe f946 	bl	80097d2 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800b546:	6a3b      	ldr	r3, [r7, #32]
 800b548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d00a      	beq.n	800b564 <xTaskGenericNotify+0x140>
	__asm volatile
 800b54e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b552:	f383 8811 	msr	BASEPRI, r3
 800b556:	f3bf 8f6f 	isb	sy
 800b55a:	f3bf 8f4f 	dsb	sy
 800b55e:	613b      	str	r3, [r7, #16]
}
 800b560:	bf00      	nop
 800b562:	e7fe      	b.n	800b562 <xTaskGenericNotify+0x13e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b564:	6a3b      	ldr	r3, [r7, #32]
 800b566:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b568:	4b0b      	ldr	r3, [pc, #44]	; (800b598 <xTaskGenericNotify+0x174>)
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b56e:	429a      	cmp	r2, r3
 800b570:	d907      	bls.n	800b582 <xTaskGenericNotify+0x15e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800b572:	4b0a      	ldr	r3, [pc, #40]	; (800b59c <xTaskGenericNotify+0x178>)
 800b574:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b578:	601a      	str	r2, [r3, #0]
 800b57a:	f3bf 8f4f 	dsb	sy
 800b57e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800b582:	f000 fea7 	bl	800c2d4 <vPortExitCritical>

		return xReturn;
 800b586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800b588:	4618      	mov	r0, r3
 800b58a:	3728      	adds	r7, #40	; 0x28
 800b58c:	46bd      	mov	sp, r7
 800b58e:	bd80      	pop	{r7, pc}
 800b590:	20001750 	.word	0x20001750
 800b594:	20001278 	.word	0x20001278
 800b598:	20001274 	.word	0x20001274
 800b59c:	e000ed04 	.word	0xe000ed04

0800b5a0 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800b5a0:	b580      	push	{r7, lr}
 800b5a2:	b08e      	sub	sp, #56	; 0x38
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	60f8      	str	r0, [r7, #12]
 800b5a8:	60b9      	str	r1, [r7, #8]
 800b5aa:	603b      	str	r3, [r7, #0]
 800b5ac:	4613      	mov	r3, r2
 800b5ae:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800b5b0:	2301      	movs	r3, #1
 800b5b2:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d10a      	bne.n	800b5d0 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 800b5ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5be:	f383 8811 	msr	BASEPRI, r3
 800b5c2:	f3bf 8f6f 	isb	sy
 800b5c6:	f3bf 8f4f 	dsb	sy
 800b5ca:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b5cc:	bf00      	nop
 800b5ce:	e7fe      	b.n	800b5ce <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b5d0:	f000 ff32 	bl	800c438 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 800b5d8:	f3ef 8211 	mrs	r2, BASEPRI
 800b5dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5e0:	f383 8811 	msr	BASEPRI, r3
 800b5e4:	f3bf 8f6f 	isb	sy
 800b5e8:	f3bf 8f4f 	dsb	sy
 800b5ec:	623a      	str	r2, [r7, #32]
 800b5ee:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800b5f0:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b5f2:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800b5f4:	683b      	ldr	r3, [r7, #0]
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d004      	beq.n	800b604 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800b5fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5fc:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800b600:	683b      	ldr	r3, [r7, #0]
 800b602:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800b604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b606:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800b60a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800b60e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b610:	2202      	movs	r2, #2
 800b612:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 800b616:	79fb      	ldrb	r3, [r7, #7]
 800b618:	2b04      	cmp	r3, #4
 800b61a:	d82f      	bhi.n	800b67c <xTaskGenericNotifyFromISR+0xdc>
 800b61c:	a201      	add	r2, pc, #4	; (adr r2, 800b624 <xTaskGenericNotifyFromISR+0x84>)
 800b61e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b622:	bf00      	nop
 800b624:	0800b69f 	.word	0x0800b69f
 800b628:	0800b639 	.word	0x0800b639
 800b62c:	0800b64b 	.word	0x0800b64b
 800b630:	0800b65b 	.word	0x0800b65b
 800b634:	0800b665 	.word	0x0800b665
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800b638:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b63a:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800b63e:	68bb      	ldr	r3, [r7, #8]
 800b640:	431a      	orrs	r2, r3
 800b642:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b644:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800b648:	e02c      	b.n	800b6a4 <xTaskGenericNotifyFromISR+0x104>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800b64a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b64c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b650:	1c5a      	adds	r2, r3, #1
 800b652:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b654:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800b658:	e024      	b.n	800b6a4 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800b65a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b65c:	68ba      	ldr	r2, [r7, #8]
 800b65e:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800b662:	e01f      	b.n	800b6a4 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800b664:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b668:	2b02      	cmp	r3, #2
 800b66a:	d004      	beq.n	800b676 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800b66c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b66e:	68ba      	ldr	r2, [r7, #8]
 800b670:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800b674:	e016      	b.n	800b6a4 <xTaskGenericNotifyFromISR+0x104>
						xReturn = pdFAIL;
 800b676:	2300      	movs	r3, #0
 800b678:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 800b67a:	e013      	b.n	800b6a4 <xTaskGenericNotifyFromISR+0x104>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800b67c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b67e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b682:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b686:	d00c      	beq.n	800b6a2 <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 800b688:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b68c:	f383 8811 	msr	BASEPRI, r3
 800b690:	f3bf 8f6f 	isb	sy
 800b694:	f3bf 8f4f 	dsb	sy
 800b698:	61bb      	str	r3, [r7, #24]
}
 800b69a:	bf00      	nop
 800b69c:	e7fe      	b.n	800b69c <xTaskGenericNotifyFromISR+0xfc>
					break;
 800b69e:	bf00      	nop
 800b6a0:	e000      	b.n	800b6a4 <xTaskGenericNotifyFromISR+0x104>
					break;
 800b6a2:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800b6a4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b6a8:	2b01      	cmp	r3, #1
 800b6aa:	d146      	bne.n	800b73a <xTaskGenericNotifyFromISR+0x19a>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800b6ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d00a      	beq.n	800b6ca <xTaskGenericNotifyFromISR+0x12a>
	__asm volatile
 800b6b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6b8:	f383 8811 	msr	BASEPRI, r3
 800b6bc:	f3bf 8f6f 	isb	sy
 800b6c0:	f3bf 8f4f 	dsb	sy
 800b6c4:	617b      	str	r3, [r7, #20]
}
 800b6c6:	bf00      	nop
 800b6c8:	e7fe      	b.n	800b6c8 <xTaskGenericNotifyFromISR+0x128>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b6ca:	4b21      	ldr	r3, [pc, #132]	; (800b750 <xTaskGenericNotifyFromISR+0x1b0>)
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d11d      	bne.n	800b70e <xTaskGenericNotifyFromISR+0x16e>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b6d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6d4:	3304      	adds	r3, #4
 800b6d6:	4618      	mov	r0, r3
 800b6d8:	f7fe f8d8 	bl	800988c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b6dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6e0:	4b1c      	ldr	r3, [pc, #112]	; (800b754 <xTaskGenericNotifyFromISR+0x1b4>)
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	429a      	cmp	r2, r3
 800b6e6:	d903      	bls.n	800b6f0 <xTaskGenericNotifyFromISR+0x150>
 800b6e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6ec:	4a19      	ldr	r2, [pc, #100]	; (800b754 <xTaskGenericNotifyFromISR+0x1b4>)
 800b6ee:	6013      	str	r3, [r2, #0]
 800b6f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6f4:	4613      	mov	r3, r2
 800b6f6:	009b      	lsls	r3, r3, #2
 800b6f8:	4413      	add	r3, r2
 800b6fa:	009b      	lsls	r3, r3, #2
 800b6fc:	4a16      	ldr	r2, [pc, #88]	; (800b758 <xTaskGenericNotifyFromISR+0x1b8>)
 800b6fe:	441a      	add	r2, r3
 800b700:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b702:	3304      	adds	r3, #4
 800b704:	4619      	mov	r1, r3
 800b706:	4610      	mov	r0, r2
 800b708:	f7fe f863 	bl	80097d2 <vListInsertEnd>
 800b70c:	e005      	b.n	800b71a <xTaskGenericNotifyFromISR+0x17a>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800b70e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b710:	3318      	adds	r3, #24
 800b712:	4619      	mov	r1, r3
 800b714:	4811      	ldr	r0, [pc, #68]	; (800b75c <xTaskGenericNotifyFromISR+0x1bc>)
 800b716:	f7fe f85c 	bl	80097d2 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b71a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b71c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b71e:	4b10      	ldr	r3, [pc, #64]	; (800b760 <xTaskGenericNotifyFromISR+0x1c0>)
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b724:	429a      	cmp	r2, r3
 800b726:	d908      	bls.n	800b73a <xTaskGenericNotifyFromISR+0x19a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800b728:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d002      	beq.n	800b734 <xTaskGenericNotifyFromISR+0x194>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800b72e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b730:	2201      	movs	r2, #1
 800b732:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800b734:	4b0b      	ldr	r3, [pc, #44]	; (800b764 <xTaskGenericNotifyFromISR+0x1c4>)
 800b736:	2201      	movs	r2, #1
 800b738:	601a      	str	r2, [r3, #0]
 800b73a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b73c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800b73e:	693b      	ldr	r3, [r7, #16]
 800b740:	f383 8811 	msr	BASEPRI, r3
}
 800b744:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800b746:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 800b748:	4618      	mov	r0, r3
 800b74a:	3738      	adds	r7, #56	; 0x38
 800b74c:	46bd      	mov	sp, r7
 800b74e:	bd80      	pop	{r7, pc}
 800b750:	20001770 	.word	0x20001770
 800b754:	20001750 	.word	0x20001750
 800b758:	20001278 	.word	0x20001278
 800b75c:	20001708 	.word	0x20001708
 800b760:	20001274 	.word	0x20001274
 800b764:	2000175c 	.word	0x2000175c

0800b768 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b768:	b580      	push	{r7, lr}
 800b76a:	b084      	sub	sp, #16
 800b76c:	af00      	add	r7, sp, #0
 800b76e:	6078      	str	r0, [r7, #4]
 800b770:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b772:	4b21      	ldr	r3, [pc, #132]	; (800b7f8 <prvAddCurrentTaskToDelayedList+0x90>)
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b778:	4b20      	ldr	r3, [pc, #128]	; (800b7fc <prvAddCurrentTaskToDelayedList+0x94>)
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	3304      	adds	r3, #4
 800b77e:	4618      	mov	r0, r3
 800b780:	f7fe f884 	bl	800988c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b78a:	d10a      	bne.n	800b7a2 <prvAddCurrentTaskToDelayedList+0x3a>
 800b78c:	683b      	ldr	r3, [r7, #0]
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d007      	beq.n	800b7a2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b792:	4b1a      	ldr	r3, [pc, #104]	; (800b7fc <prvAddCurrentTaskToDelayedList+0x94>)
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	3304      	adds	r3, #4
 800b798:	4619      	mov	r1, r3
 800b79a:	4819      	ldr	r0, [pc, #100]	; (800b800 <prvAddCurrentTaskToDelayedList+0x98>)
 800b79c:	f7fe f819 	bl	80097d2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b7a0:	e026      	b.n	800b7f0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b7a2:	68fa      	ldr	r2, [r7, #12]
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	4413      	add	r3, r2
 800b7a8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b7aa:	4b14      	ldr	r3, [pc, #80]	; (800b7fc <prvAddCurrentTaskToDelayedList+0x94>)
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	68ba      	ldr	r2, [r7, #8]
 800b7b0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b7b2:	68ba      	ldr	r2, [r7, #8]
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	429a      	cmp	r2, r3
 800b7b8:	d209      	bcs.n	800b7ce <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b7ba:	4b12      	ldr	r3, [pc, #72]	; (800b804 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b7bc:	681a      	ldr	r2, [r3, #0]
 800b7be:	4b0f      	ldr	r3, [pc, #60]	; (800b7fc <prvAddCurrentTaskToDelayedList+0x94>)
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	3304      	adds	r3, #4
 800b7c4:	4619      	mov	r1, r3
 800b7c6:	4610      	mov	r0, r2
 800b7c8:	f7fe f827 	bl	800981a <vListInsert>
}
 800b7cc:	e010      	b.n	800b7f0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b7ce:	4b0e      	ldr	r3, [pc, #56]	; (800b808 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b7d0:	681a      	ldr	r2, [r3, #0]
 800b7d2:	4b0a      	ldr	r3, [pc, #40]	; (800b7fc <prvAddCurrentTaskToDelayedList+0x94>)
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	3304      	adds	r3, #4
 800b7d8:	4619      	mov	r1, r3
 800b7da:	4610      	mov	r0, r2
 800b7dc:	f7fe f81d 	bl	800981a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b7e0:	4b0a      	ldr	r3, [pc, #40]	; (800b80c <prvAddCurrentTaskToDelayedList+0xa4>)
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	68ba      	ldr	r2, [r7, #8]
 800b7e6:	429a      	cmp	r2, r3
 800b7e8:	d202      	bcs.n	800b7f0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b7ea:	4a08      	ldr	r2, [pc, #32]	; (800b80c <prvAddCurrentTaskToDelayedList+0xa4>)
 800b7ec:	68bb      	ldr	r3, [r7, #8]
 800b7ee:	6013      	str	r3, [r2, #0]
}
 800b7f0:	bf00      	nop
 800b7f2:	3710      	adds	r7, #16
 800b7f4:	46bd      	mov	sp, r7
 800b7f6:	bd80      	pop	{r7, pc}
 800b7f8:	2000174c 	.word	0x2000174c
 800b7fc:	20001274 	.word	0x20001274
 800b800:	20001734 	.word	0x20001734
 800b804:	20001704 	.word	0x20001704
 800b808:	20001700 	.word	0x20001700
 800b80c:	20001768 	.word	0x20001768

0800b810 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b810:	b580      	push	{r7, lr}
 800b812:	b08a      	sub	sp, #40	; 0x28
 800b814:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b816:	2300      	movs	r3, #0
 800b818:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b81a:	f000 fba1 	bl	800bf60 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b81e:	4b1c      	ldr	r3, [pc, #112]	; (800b890 <xTimerCreateTimerTask+0x80>)
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	2b00      	cmp	r3, #0
 800b824:	d021      	beq.n	800b86a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b826:	2300      	movs	r3, #0
 800b828:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b82a:	2300      	movs	r3, #0
 800b82c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b82e:	1d3a      	adds	r2, r7, #4
 800b830:	f107 0108 	add.w	r1, r7, #8
 800b834:	f107 030c 	add.w	r3, r7, #12
 800b838:	4618      	mov	r0, r3
 800b83a:	f7fd ff83 	bl	8009744 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b83e:	6879      	ldr	r1, [r7, #4]
 800b840:	68bb      	ldr	r3, [r7, #8]
 800b842:	68fa      	ldr	r2, [r7, #12]
 800b844:	9202      	str	r2, [sp, #8]
 800b846:	9301      	str	r3, [sp, #4]
 800b848:	2302      	movs	r3, #2
 800b84a:	9300      	str	r3, [sp, #0]
 800b84c:	2300      	movs	r3, #0
 800b84e:	460a      	mov	r2, r1
 800b850:	4910      	ldr	r1, [pc, #64]	; (800b894 <xTimerCreateTimerTask+0x84>)
 800b852:	4811      	ldr	r0, [pc, #68]	; (800b898 <xTimerCreateTimerTask+0x88>)
 800b854:	f7fe fe22 	bl	800a49c <xTaskCreateStatic>
 800b858:	4603      	mov	r3, r0
 800b85a:	4a10      	ldr	r2, [pc, #64]	; (800b89c <xTimerCreateTimerTask+0x8c>)
 800b85c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b85e:	4b0f      	ldr	r3, [pc, #60]	; (800b89c <xTimerCreateTimerTask+0x8c>)
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	2b00      	cmp	r3, #0
 800b864:	d001      	beq.n	800b86a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b866:	2301      	movs	r3, #1
 800b868:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b86a:	697b      	ldr	r3, [r7, #20]
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d10a      	bne.n	800b886 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800b870:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b874:	f383 8811 	msr	BASEPRI, r3
 800b878:	f3bf 8f6f 	isb	sy
 800b87c:	f3bf 8f4f 	dsb	sy
 800b880:	613b      	str	r3, [r7, #16]
}
 800b882:	bf00      	nop
 800b884:	e7fe      	b.n	800b884 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b886:	697b      	ldr	r3, [r7, #20]
}
 800b888:	4618      	mov	r0, r3
 800b88a:	3718      	adds	r7, #24
 800b88c:	46bd      	mov	sp, r7
 800b88e:	bd80      	pop	{r7, pc}
 800b890:	200017a4 	.word	0x200017a4
 800b894:	08010e90 	.word	0x08010e90
 800b898:	0800bb09 	.word	0x0800bb09
 800b89c:	200017a8 	.word	0x200017a8

0800b8a0 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800b8a0:	b580      	push	{r7, lr}
 800b8a2:	b088      	sub	sp, #32
 800b8a4:	af02      	add	r7, sp, #8
 800b8a6:	60f8      	str	r0, [r7, #12]
 800b8a8:	60b9      	str	r1, [r7, #8]
 800b8aa:	607a      	str	r2, [r7, #4]
 800b8ac:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800b8ae:	202c      	movs	r0, #44	; 0x2c
 800b8b0:	f000 fe02 	bl	800c4b8 <pvPortMalloc>
 800b8b4:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800b8b6:	697b      	ldr	r3, [r7, #20]
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d00d      	beq.n	800b8d8 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800b8bc:	697b      	ldr	r3, [r7, #20]
 800b8be:	2200      	movs	r2, #0
 800b8c0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800b8c4:	697b      	ldr	r3, [r7, #20]
 800b8c6:	9301      	str	r3, [sp, #4]
 800b8c8:	6a3b      	ldr	r3, [r7, #32]
 800b8ca:	9300      	str	r3, [sp, #0]
 800b8cc:	683b      	ldr	r3, [r7, #0]
 800b8ce:	687a      	ldr	r2, [r7, #4]
 800b8d0:	68b9      	ldr	r1, [r7, #8]
 800b8d2:	68f8      	ldr	r0, [r7, #12]
 800b8d4:	f000 f843 	bl	800b95e <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800b8d8:	697b      	ldr	r3, [r7, #20]
	}
 800b8da:	4618      	mov	r0, r3
 800b8dc:	3718      	adds	r7, #24
 800b8de:	46bd      	mov	sp, r7
 800b8e0:	bd80      	pop	{r7, pc}

0800b8e2 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800b8e2:	b580      	push	{r7, lr}
 800b8e4:	b08a      	sub	sp, #40	; 0x28
 800b8e6:	af02      	add	r7, sp, #8
 800b8e8:	60f8      	str	r0, [r7, #12]
 800b8ea:	60b9      	str	r1, [r7, #8]
 800b8ec:	607a      	str	r2, [r7, #4]
 800b8ee:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800b8f0:	232c      	movs	r3, #44	; 0x2c
 800b8f2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800b8f4:	693b      	ldr	r3, [r7, #16]
 800b8f6:	2b2c      	cmp	r3, #44	; 0x2c
 800b8f8:	d00a      	beq.n	800b910 <xTimerCreateStatic+0x2e>
	__asm volatile
 800b8fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8fe:	f383 8811 	msr	BASEPRI, r3
 800b902:	f3bf 8f6f 	isb	sy
 800b906:	f3bf 8f4f 	dsb	sy
 800b90a:	61bb      	str	r3, [r7, #24]
}
 800b90c:	bf00      	nop
 800b90e:	e7fe      	b.n	800b90e <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b910:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800b912:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b914:	2b00      	cmp	r3, #0
 800b916:	d10a      	bne.n	800b92e <xTimerCreateStatic+0x4c>
	__asm volatile
 800b918:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b91c:	f383 8811 	msr	BASEPRI, r3
 800b920:	f3bf 8f6f 	isb	sy
 800b924:	f3bf 8f4f 	dsb	sy
 800b928:	617b      	str	r3, [r7, #20]
}
 800b92a:	bf00      	nop
 800b92c:	e7fe      	b.n	800b92c <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800b92e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b930:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800b932:	69fb      	ldr	r3, [r7, #28]
 800b934:	2b00      	cmp	r3, #0
 800b936:	d00d      	beq.n	800b954 <xTimerCreateStatic+0x72>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800b938:	69fb      	ldr	r3, [r7, #28]
 800b93a:	2202      	movs	r2, #2
 800b93c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800b940:	69fb      	ldr	r3, [r7, #28]
 800b942:	9301      	str	r3, [sp, #4]
 800b944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b946:	9300      	str	r3, [sp, #0]
 800b948:	683b      	ldr	r3, [r7, #0]
 800b94a:	687a      	ldr	r2, [r7, #4]
 800b94c:	68b9      	ldr	r1, [r7, #8]
 800b94e:	68f8      	ldr	r0, [r7, #12]
 800b950:	f000 f805 	bl	800b95e <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800b954:	69fb      	ldr	r3, [r7, #28]
	}
 800b956:	4618      	mov	r0, r3
 800b958:	3720      	adds	r7, #32
 800b95a:	46bd      	mov	sp, r7
 800b95c:	bd80      	pop	{r7, pc}

0800b95e <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800b95e:	b580      	push	{r7, lr}
 800b960:	b086      	sub	sp, #24
 800b962:	af00      	add	r7, sp, #0
 800b964:	60f8      	str	r0, [r7, #12]
 800b966:	60b9      	str	r1, [r7, #8]
 800b968:	607a      	str	r2, [r7, #4]
 800b96a:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800b96c:	68bb      	ldr	r3, [r7, #8]
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d10a      	bne.n	800b988 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 800b972:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b976:	f383 8811 	msr	BASEPRI, r3
 800b97a:	f3bf 8f6f 	isb	sy
 800b97e:	f3bf 8f4f 	dsb	sy
 800b982:	617b      	str	r3, [r7, #20]
}
 800b984:	bf00      	nop
 800b986:	e7fe      	b.n	800b986 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800b988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d01e      	beq.n	800b9cc <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800b98e:	f000 fae7 	bl	800bf60 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800b992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b994:	68fa      	ldr	r2, [r7, #12]
 800b996:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800b998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b99a:	68ba      	ldr	r2, [r7, #8]
 800b99c:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800b99e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9a0:	683a      	ldr	r2, [r7, #0]
 800b9a2:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800b9a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9a6:	6a3a      	ldr	r2, [r7, #32]
 800b9a8:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800b9aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9ac:	3304      	adds	r3, #4
 800b9ae:	4618      	mov	r0, r3
 800b9b0:	f7fd ff02 	bl	80097b8 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d008      	beq.n	800b9cc <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800b9ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9bc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b9c0:	f043 0304 	orr.w	r3, r3, #4
 800b9c4:	b2da      	uxtb	r2, r3
 800b9c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9c8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800b9cc:	bf00      	nop
 800b9ce:	3718      	adds	r7, #24
 800b9d0:	46bd      	mov	sp, r7
 800b9d2:	bd80      	pop	{r7, pc}

0800b9d4 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b9d4:	b580      	push	{r7, lr}
 800b9d6:	b08a      	sub	sp, #40	; 0x28
 800b9d8:	af00      	add	r7, sp, #0
 800b9da:	60f8      	str	r0, [r7, #12]
 800b9dc:	60b9      	str	r1, [r7, #8]
 800b9de:	607a      	str	r2, [r7, #4]
 800b9e0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b9e2:	2300      	movs	r3, #0
 800b9e4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b9e6:	68fb      	ldr	r3, [r7, #12]
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d10a      	bne.n	800ba02 <xTimerGenericCommand+0x2e>
	__asm volatile
 800b9ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9f0:	f383 8811 	msr	BASEPRI, r3
 800b9f4:	f3bf 8f6f 	isb	sy
 800b9f8:	f3bf 8f4f 	dsb	sy
 800b9fc:	623b      	str	r3, [r7, #32]
}
 800b9fe:	bf00      	nop
 800ba00:	e7fe      	b.n	800ba00 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800ba02:	4b1a      	ldr	r3, [pc, #104]	; (800ba6c <xTimerGenericCommand+0x98>)
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d02a      	beq.n	800ba60 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800ba0a:	68bb      	ldr	r3, [r7, #8]
 800ba0c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800ba16:	68bb      	ldr	r3, [r7, #8]
 800ba18:	2b05      	cmp	r3, #5
 800ba1a:	dc18      	bgt.n	800ba4e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800ba1c:	f7ff fc16 	bl	800b24c <xTaskGetSchedulerState>
 800ba20:	4603      	mov	r3, r0
 800ba22:	2b02      	cmp	r3, #2
 800ba24:	d109      	bne.n	800ba3a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800ba26:	4b11      	ldr	r3, [pc, #68]	; (800ba6c <xTimerGenericCommand+0x98>)
 800ba28:	6818      	ldr	r0, [r3, #0]
 800ba2a:	f107 0110 	add.w	r1, r7, #16
 800ba2e:	2300      	movs	r3, #0
 800ba30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ba32:	f7fe f8fd 	bl	8009c30 <xQueueGenericSend>
 800ba36:	6278      	str	r0, [r7, #36]	; 0x24
 800ba38:	e012      	b.n	800ba60 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800ba3a:	4b0c      	ldr	r3, [pc, #48]	; (800ba6c <xTimerGenericCommand+0x98>)
 800ba3c:	6818      	ldr	r0, [r3, #0]
 800ba3e:	f107 0110 	add.w	r1, r7, #16
 800ba42:	2300      	movs	r3, #0
 800ba44:	2200      	movs	r2, #0
 800ba46:	f7fe f8f3 	bl	8009c30 <xQueueGenericSend>
 800ba4a:	6278      	str	r0, [r7, #36]	; 0x24
 800ba4c:	e008      	b.n	800ba60 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ba4e:	4b07      	ldr	r3, [pc, #28]	; (800ba6c <xTimerGenericCommand+0x98>)
 800ba50:	6818      	ldr	r0, [r3, #0]
 800ba52:	f107 0110 	add.w	r1, r7, #16
 800ba56:	2300      	movs	r3, #0
 800ba58:	683a      	ldr	r2, [r7, #0]
 800ba5a:	f7fe f9e7 	bl	8009e2c <xQueueGenericSendFromISR>
 800ba5e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ba60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ba62:	4618      	mov	r0, r3
 800ba64:	3728      	adds	r7, #40	; 0x28
 800ba66:	46bd      	mov	sp, r7
 800ba68:	bd80      	pop	{r7, pc}
 800ba6a:	bf00      	nop
 800ba6c:	200017a4 	.word	0x200017a4

0800ba70 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ba70:	b580      	push	{r7, lr}
 800ba72:	b088      	sub	sp, #32
 800ba74:	af02      	add	r7, sp, #8
 800ba76:	6078      	str	r0, [r7, #4]
 800ba78:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ba7a:	4b22      	ldr	r3, [pc, #136]	; (800bb04 <prvProcessExpiredTimer+0x94>)
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	68db      	ldr	r3, [r3, #12]
 800ba80:	68db      	ldr	r3, [r3, #12]
 800ba82:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ba84:	697b      	ldr	r3, [r7, #20]
 800ba86:	3304      	adds	r3, #4
 800ba88:	4618      	mov	r0, r3
 800ba8a:	f7fd feff 	bl	800988c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ba8e:	697b      	ldr	r3, [r7, #20]
 800ba90:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ba94:	f003 0304 	and.w	r3, r3, #4
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d022      	beq.n	800bae2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ba9c:	697b      	ldr	r3, [r7, #20]
 800ba9e:	699a      	ldr	r2, [r3, #24]
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	18d1      	adds	r1, r2, r3
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	683a      	ldr	r2, [r7, #0]
 800baa8:	6978      	ldr	r0, [r7, #20]
 800baaa:	f000 f8d1 	bl	800bc50 <prvInsertTimerInActiveList>
 800baae:	4603      	mov	r3, r0
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d01f      	beq.n	800baf4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bab4:	2300      	movs	r3, #0
 800bab6:	9300      	str	r3, [sp, #0]
 800bab8:	2300      	movs	r3, #0
 800baba:	687a      	ldr	r2, [r7, #4]
 800babc:	2100      	movs	r1, #0
 800babe:	6978      	ldr	r0, [r7, #20]
 800bac0:	f7ff ff88 	bl	800b9d4 <xTimerGenericCommand>
 800bac4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800bac6:	693b      	ldr	r3, [r7, #16]
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d113      	bne.n	800baf4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800bacc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bad0:	f383 8811 	msr	BASEPRI, r3
 800bad4:	f3bf 8f6f 	isb	sy
 800bad8:	f3bf 8f4f 	dsb	sy
 800badc:	60fb      	str	r3, [r7, #12]
}
 800bade:	bf00      	nop
 800bae0:	e7fe      	b.n	800bae0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bae2:	697b      	ldr	r3, [r7, #20]
 800bae4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bae8:	f023 0301 	bic.w	r3, r3, #1
 800baec:	b2da      	uxtb	r2, r3
 800baee:	697b      	ldr	r3, [r7, #20]
 800baf0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800baf4:	697b      	ldr	r3, [r7, #20]
 800baf6:	6a1b      	ldr	r3, [r3, #32]
 800baf8:	6978      	ldr	r0, [r7, #20]
 800bafa:	4798      	blx	r3
}
 800bafc:	bf00      	nop
 800bafe:	3718      	adds	r7, #24
 800bb00:	46bd      	mov	sp, r7
 800bb02:	bd80      	pop	{r7, pc}
 800bb04:	2000179c 	.word	0x2000179c

0800bb08 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800bb08:	b580      	push	{r7, lr}
 800bb0a:	b084      	sub	sp, #16
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bb10:	f107 0308 	add.w	r3, r7, #8
 800bb14:	4618      	mov	r0, r3
 800bb16:	f000 f857 	bl	800bbc8 <prvGetNextExpireTime>
 800bb1a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800bb1c:	68bb      	ldr	r3, [r7, #8]
 800bb1e:	4619      	mov	r1, r3
 800bb20:	68f8      	ldr	r0, [r7, #12]
 800bb22:	f000 f803 	bl	800bb2c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800bb26:	f000 f8d5 	bl	800bcd4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bb2a:	e7f1      	b.n	800bb10 <prvTimerTask+0x8>

0800bb2c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800bb2c:	b580      	push	{r7, lr}
 800bb2e:	b084      	sub	sp, #16
 800bb30:	af00      	add	r7, sp, #0
 800bb32:	6078      	str	r0, [r7, #4]
 800bb34:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800bb36:	f7fe ff8b 	bl	800aa50 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bb3a:	f107 0308 	add.w	r3, r7, #8
 800bb3e:	4618      	mov	r0, r3
 800bb40:	f000 f866 	bl	800bc10 <prvSampleTimeNow>
 800bb44:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800bb46:	68bb      	ldr	r3, [r7, #8]
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d130      	bne.n	800bbae <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800bb4c:	683b      	ldr	r3, [r7, #0]
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d10a      	bne.n	800bb68 <prvProcessTimerOrBlockTask+0x3c>
 800bb52:	687a      	ldr	r2, [r7, #4]
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	429a      	cmp	r2, r3
 800bb58:	d806      	bhi.n	800bb68 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800bb5a:	f7fe ff87 	bl	800aa6c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800bb5e:	68f9      	ldr	r1, [r7, #12]
 800bb60:	6878      	ldr	r0, [r7, #4]
 800bb62:	f7ff ff85 	bl	800ba70 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800bb66:	e024      	b.n	800bbb2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800bb68:	683b      	ldr	r3, [r7, #0]
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d008      	beq.n	800bb80 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800bb6e:	4b13      	ldr	r3, [pc, #76]	; (800bbbc <prvProcessTimerOrBlockTask+0x90>)
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d101      	bne.n	800bb7c <prvProcessTimerOrBlockTask+0x50>
 800bb78:	2301      	movs	r3, #1
 800bb7a:	e000      	b.n	800bb7e <prvProcessTimerOrBlockTask+0x52>
 800bb7c:	2300      	movs	r3, #0
 800bb7e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800bb80:	4b0f      	ldr	r3, [pc, #60]	; (800bbc0 <prvProcessTimerOrBlockTask+0x94>)
 800bb82:	6818      	ldr	r0, [r3, #0]
 800bb84:	687a      	ldr	r2, [r7, #4]
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	1ad3      	subs	r3, r2, r3
 800bb8a:	683a      	ldr	r2, [r7, #0]
 800bb8c:	4619      	mov	r1, r3
 800bb8e:	f7fe fc51 	bl	800a434 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800bb92:	f7fe ff6b 	bl	800aa6c <xTaskResumeAll>
 800bb96:	4603      	mov	r3, r0
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d10a      	bne.n	800bbb2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800bb9c:	4b09      	ldr	r3, [pc, #36]	; (800bbc4 <prvProcessTimerOrBlockTask+0x98>)
 800bb9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bba2:	601a      	str	r2, [r3, #0]
 800bba4:	f3bf 8f4f 	dsb	sy
 800bba8:	f3bf 8f6f 	isb	sy
}
 800bbac:	e001      	b.n	800bbb2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800bbae:	f7fe ff5d 	bl	800aa6c <xTaskResumeAll>
}
 800bbb2:	bf00      	nop
 800bbb4:	3710      	adds	r7, #16
 800bbb6:	46bd      	mov	sp, r7
 800bbb8:	bd80      	pop	{r7, pc}
 800bbba:	bf00      	nop
 800bbbc:	200017a0 	.word	0x200017a0
 800bbc0:	200017a4 	.word	0x200017a4
 800bbc4:	e000ed04 	.word	0xe000ed04

0800bbc8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800bbc8:	b480      	push	{r7}
 800bbca:	b085      	sub	sp, #20
 800bbcc:	af00      	add	r7, sp, #0
 800bbce:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800bbd0:	4b0e      	ldr	r3, [pc, #56]	; (800bc0c <prvGetNextExpireTime+0x44>)
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d101      	bne.n	800bbde <prvGetNextExpireTime+0x16>
 800bbda:	2201      	movs	r2, #1
 800bbdc:	e000      	b.n	800bbe0 <prvGetNextExpireTime+0x18>
 800bbde:	2200      	movs	r2, #0
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d105      	bne.n	800bbf8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bbec:	4b07      	ldr	r3, [pc, #28]	; (800bc0c <prvGetNextExpireTime+0x44>)
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	68db      	ldr	r3, [r3, #12]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	60fb      	str	r3, [r7, #12]
 800bbf6:	e001      	b.n	800bbfc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800bbf8:	2300      	movs	r3, #0
 800bbfa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800bbfc:	68fb      	ldr	r3, [r7, #12]
}
 800bbfe:	4618      	mov	r0, r3
 800bc00:	3714      	adds	r7, #20
 800bc02:	46bd      	mov	sp, r7
 800bc04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc08:	4770      	bx	lr
 800bc0a:	bf00      	nop
 800bc0c:	2000179c 	.word	0x2000179c

0800bc10 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800bc10:	b580      	push	{r7, lr}
 800bc12:	b084      	sub	sp, #16
 800bc14:	af00      	add	r7, sp, #0
 800bc16:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800bc18:	f7fe ffc6 	bl	800aba8 <xTaskGetTickCount>
 800bc1c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800bc1e:	4b0b      	ldr	r3, [pc, #44]	; (800bc4c <prvSampleTimeNow+0x3c>)
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	68fa      	ldr	r2, [r7, #12]
 800bc24:	429a      	cmp	r2, r3
 800bc26:	d205      	bcs.n	800bc34 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800bc28:	f000 f936 	bl	800be98 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	2201      	movs	r2, #1
 800bc30:	601a      	str	r2, [r3, #0]
 800bc32:	e002      	b.n	800bc3a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	2200      	movs	r2, #0
 800bc38:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800bc3a:	4a04      	ldr	r2, [pc, #16]	; (800bc4c <prvSampleTimeNow+0x3c>)
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800bc40:	68fb      	ldr	r3, [r7, #12]
}
 800bc42:	4618      	mov	r0, r3
 800bc44:	3710      	adds	r7, #16
 800bc46:	46bd      	mov	sp, r7
 800bc48:	bd80      	pop	{r7, pc}
 800bc4a:	bf00      	nop
 800bc4c:	200017ac 	.word	0x200017ac

0800bc50 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800bc50:	b580      	push	{r7, lr}
 800bc52:	b086      	sub	sp, #24
 800bc54:	af00      	add	r7, sp, #0
 800bc56:	60f8      	str	r0, [r7, #12]
 800bc58:	60b9      	str	r1, [r7, #8]
 800bc5a:	607a      	str	r2, [r7, #4]
 800bc5c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800bc5e:	2300      	movs	r3, #0
 800bc60:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800bc62:	68fb      	ldr	r3, [r7, #12]
 800bc64:	68ba      	ldr	r2, [r7, #8]
 800bc66:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	68fa      	ldr	r2, [r7, #12]
 800bc6c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800bc6e:	68ba      	ldr	r2, [r7, #8]
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	429a      	cmp	r2, r3
 800bc74:	d812      	bhi.n	800bc9c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bc76:	687a      	ldr	r2, [r7, #4]
 800bc78:	683b      	ldr	r3, [r7, #0]
 800bc7a:	1ad2      	subs	r2, r2, r3
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	699b      	ldr	r3, [r3, #24]
 800bc80:	429a      	cmp	r2, r3
 800bc82:	d302      	bcc.n	800bc8a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800bc84:	2301      	movs	r3, #1
 800bc86:	617b      	str	r3, [r7, #20]
 800bc88:	e01b      	b.n	800bcc2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800bc8a:	4b10      	ldr	r3, [pc, #64]	; (800bccc <prvInsertTimerInActiveList+0x7c>)
 800bc8c:	681a      	ldr	r2, [r3, #0]
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	3304      	adds	r3, #4
 800bc92:	4619      	mov	r1, r3
 800bc94:	4610      	mov	r0, r2
 800bc96:	f7fd fdc0 	bl	800981a <vListInsert>
 800bc9a:	e012      	b.n	800bcc2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800bc9c:	687a      	ldr	r2, [r7, #4]
 800bc9e:	683b      	ldr	r3, [r7, #0]
 800bca0:	429a      	cmp	r2, r3
 800bca2:	d206      	bcs.n	800bcb2 <prvInsertTimerInActiveList+0x62>
 800bca4:	68ba      	ldr	r2, [r7, #8]
 800bca6:	683b      	ldr	r3, [r7, #0]
 800bca8:	429a      	cmp	r2, r3
 800bcaa:	d302      	bcc.n	800bcb2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800bcac:	2301      	movs	r3, #1
 800bcae:	617b      	str	r3, [r7, #20]
 800bcb0:	e007      	b.n	800bcc2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bcb2:	4b07      	ldr	r3, [pc, #28]	; (800bcd0 <prvInsertTimerInActiveList+0x80>)
 800bcb4:	681a      	ldr	r2, [r3, #0]
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	3304      	adds	r3, #4
 800bcba:	4619      	mov	r1, r3
 800bcbc:	4610      	mov	r0, r2
 800bcbe:	f7fd fdac 	bl	800981a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800bcc2:	697b      	ldr	r3, [r7, #20]
}
 800bcc4:	4618      	mov	r0, r3
 800bcc6:	3718      	adds	r7, #24
 800bcc8:	46bd      	mov	sp, r7
 800bcca:	bd80      	pop	{r7, pc}
 800bccc:	200017a0 	.word	0x200017a0
 800bcd0:	2000179c 	.word	0x2000179c

0800bcd4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800bcd4:	b580      	push	{r7, lr}
 800bcd6:	b08e      	sub	sp, #56	; 0x38
 800bcd8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bcda:	e0ca      	b.n	800be72 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	da18      	bge.n	800bd14 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800bce2:	1d3b      	adds	r3, r7, #4
 800bce4:	3304      	adds	r3, #4
 800bce6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800bce8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d10a      	bne.n	800bd04 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800bcee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcf2:	f383 8811 	msr	BASEPRI, r3
 800bcf6:	f3bf 8f6f 	isb	sy
 800bcfa:	f3bf 8f4f 	dsb	sy
 800bcfe:	61fb      	str	r3, [r7, #28]
}
 800bd00:	bf00      	nop
 800bd02:	e7fe      	b.n	800bd02 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800bd04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bd0a:	6850      	ldr	r0, [r2, #4]
 800bd0c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bd0e:	6892      	ldr	r2, [r2, #8]
 800bd10:	4611      	mov	r1, r2
 800bd12:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	f2c0 80aa 	blt.w	800be70 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800bd20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd22:	695b      	ldr	r3, [r3, #20]
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d004      	beq.n	800bd32 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bd28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd2a:	3304      	adds	r3, #4
 800bd2c:	4618      	mov	r0, r3
 800bd2e:	f7fd fdad 	bl	800988c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bd32:	463b      	mov	r3, r7
 800bd34:	4618      	mov	r0, r3
 800bd36:	f7ff ff6b 	bl	800bc10 <prvSampleTimeNow>
 800bd3a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	2b09      	cmp	r3, #9
 800bd40:	f200 8097 	bhi.w	800be72 <prvProcessReceivedCommands+0x19e>
 800bd44:	a201      	add	r2, pc, #4	; (adr r2, 800bd4c <prvProcessReceivedCommands+0x78>)
 800bd46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd4a:	bf00      	nop
 800bd4c:	0800bd75 	.word	0x0800bd75
 800bd50:	0800bd75 	.word	0x0800bd75
 800bd54:	0800bd75 	.word	0x0800bd75
 800bd58:	0800bde9 	.word	0x0800bde9
 800bd5c:	0800bdfd 	.word	0x0800bdfd
 800bd60:	0800be47 	.word	0x0800be47
 800bd64:	0800bd75 	.word	0x0800bd75
 800bd68:	0800bd75 	.word	0x0800bd75
 800bd6c:	0800bde9 	.word	0x0800bde9
 800bd70:	0800bdfd 	.word	0x0800bdfd
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bd74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd76:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bd7a:	f043 0301 	orr.w	r3, r3, #1
 800bd7e:	b2da      	uxtb	r2, r3
 800bd80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd82:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800bd86:	68ba      	ldr	r2, [r7, #8]
 800bd88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd8a:	699b      	ldr	r3, [r3, #24]
 800bd8c:	18d1      	adds	r1, r2, r3
 800bd8e:	68bb      	ldr	r3, [r7, #8]
 800bd90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bd92:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bd94:	f7ff ff5c 	bl	800bc50 <prvInsertTimerInActiveList>
 800bd98:	4603      	mov	r3, r0
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d069      	beq.n	800be72 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bd9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bda0:	6a1b      	ldr	r3, [r3, #32]
 800bda2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bda4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bda6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bda8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bdac:	f003 0304 	and.w	r3, r3, #4
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d05e      	beq.n	800be72 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800bdb4:	68ba      	ldr	r2, [r7, #8]
 800bdb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdb8:	699b      	ldr	r3, [r3, #24]
 800bdba:	441a      	add	r2, r3
 800bdbc:	2300      	movs	r3, #0
 800bdbe:	9300      	str	r3, [sp, #0]
 800bdc0:	2300      	movs	r3, #0
 800bdc2:	2100      	movs	r1, #0
 800bdc4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bdc6:	f7ff fe05 	bl	800b9d4 <xTimerGenericCommand>
 800bdca:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800bdcc:	6a3b      	ldr	r3, [r7, #32]
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	d14f      	bne.n	800be72 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800bdd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdd6:	f383 8811 	msr	BASEPRI, r3
 800bdda:	f3bf 8f6f 	isb	sy
 800bdde:	f3bf 8f4f 	dsb	sy
 800bde2:	61bb      	str	r3, [r7, #24]
}
 800bde4:	bf00      	nop
 800bde6:	e7fe      	b.n	800bde6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bde8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bdee:	f023 0301 	bic.w	r3, r3, #1
 800bdf2:	b2da      	uxtb	r2, r3
 800bdf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdf6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800bdfa:	e03a      	b.n	800be72 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bdfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdfe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800be02:	f043 0301 	orr.w	r3, r3, #1
 800be06:	b2da      	uxtb	r2, r3
 800be08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be0a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800be0e:	68ba      	ldr	r2, [r7, #8]
 800be10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be12:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800be14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be16:	699b      	ldr	r3, [r3, #24]
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d10a      	bne.n	800be32 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800be1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be20:	f383 8811 	msr	BASEPRI, r3
 800be24:	f3bf 8f6f 	isb	sy
 800be28:	f3bf 8f4f 	dsb	sy
 800be2c:	617b      	str	r3, [r7, #20]
}
 800be2e:	bf00      	nop
 800be30:	e7fe      	b.n	800be30 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800be32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be34:	699a      	ldr	r2, [r3, #24]
 800be36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be38:	18d1      	adds	r1, r2, r3
 800be3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800be3e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800be40:	f7ff ff06 	bl	800bc50 <prvInsertTimerInActiveList>
					break;
 800be44:	e015      	b.n	800be72 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800be46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be48:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800be4c:	f003 0302 	and.w	r3, r3, #2
 800be50:	2b00      	cmp	r3, #0
 800be52:	d103      	bne.n	800be5c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800be54:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800be56:	f000 fbfb 	bl	800c650 <vPortFree>
 800be5a:	e00a      	b.n	800be72 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800be5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be5e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800be62:	f023 0301 	bic.w	r3, r3, #1
 800be66:	b2da      	uxtb	r2, r3
 800be68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be6a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800be6e:	e000      	b.n	800be72 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800be70:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800be72:	4b08      	ldr	r3, [pc, #32]	; (800be94 <prvProcessReceivedCommands+0x1c0>)
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	1d39      	adds	r1, r7, #4
 800be78:	2200      	movs	r2, #0
 800be7a:	4618      	mov	r0, r3
 800be7c:	f7fe f872 	bl	8009f64 <xQueueReceive>
 800be80:	4603      	mov	r3, r0
 800be82:	2b00      	cmp	r3, #0
 800be84:	f47f af2a 	bne.w	800bcdc <prvProcessReceivedCommands+0x8>
	}
}
 800be88:	bf00      	nop
 800be8a:	bf00      	nop
 800be8c:	3730      	adds	r7, #48	; 0x30
 800be8e:	46bd      	mov	sp, r7
 800be90:	bd80      	pop	{r7, pc}
 800be92:	bf00      	nop
 800be94:	200017a4 	.word	0x200017a4

0800be98 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800be98:	b580      	push	{r7, lr}
 800be9a:	b088      	sub	sp, #32
 800be9c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800be9e:	e048      	b.n	800bf32 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bea0:	4b2d      	ldr	r3, [pc, #180]	; (800bf58 <prvSwitchTimerLists+0xc0>)
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	68db      	ldr	r3, [r3, #12]
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800beaa:	4b2b      	ldr	r3, [pc, #172]	; (800bf58 <prvSwitchTimerLists+0xc0>)
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	68db      	ldr	r3, [r3, #12]
 800beb0:	68db      	ldr	r3, [r3, #12]
 800beb2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	3304      	adds	r3, #4
 800beb8:	4618      	mov	r0, r3
 800beba:	f7fd fce7 	bl	800988c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	6a1b      	ldr	r3, [r3, #32]
 800bec2:	68f8      	ldr	r0, [r7, #12]
 800bec4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800becc:	f003 0304 	and.w	r3, r3, #4
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d02e      	beq.n	800bf32 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	699b      	ldr	r3, [r3, #24]
 800bed8:	693a      	ldr	r2, [r7, #16]
 800beda:	4413      	add	r3, r2
 800bedc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800bede:	68ba      	ldr	r2, [r7, #8]
 800bee0:	693b      	ldr	r3, [r7, #16]
 800bee2:	429a      	cmp	r2, r3
 800bee4:	d90e      	bls.n	800bf04 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	68ba      	ldr	r2, [r7, #8]
 800beea:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	68fa      	ldr	r2, [r7, #12]
 800bef0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bef2:	4b19      	ldr	r3, [pc, #100]	; (800bf58 <prvSwitchTimerLists+0xc0>)
 800bef4:	681a      	ldr	r2, [r3, #0]
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	3304      	adds	r3, #4
 800befa:	4619      	mov	r1, r3
 800befc:	4610      	mov	r0, r2
 800befe:	f7fd fc8c 	bl	800981a <vListInsert>
 800bf02:	e016      	b.n	800bf32 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bf04:	2300      	movs	r3, #0
 800bf06:	9300      	str	r3, [sp, #0]
 800bf08:	2300      	movs	r3, #0
 800bf0a:	693a      	ldr	r2, [r7, #16]
 800bf0c:	2100      	movs	r1, #0
 800bf0e:	68f8      	ldr	r0, [r7, #12]
 800bf10:	f7ff fd60 	bl	800b9d4 <xTimerGenericCommand>
 800bf14:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d10a      	bne.n	800bf32 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800bf1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf20:	f383 8811 	msr	BASEPRI, r3
 800bf24:	f3bf 8f6f 	isb	sy
 800bf28:	f3bf 8f4f 	dsb	sy
 800bf2c:	603b      	str	r3, [r7, #0]
}
 800bf2e:	bf00      	nop
 800bf30:	e7fe      	b.n	800bf30 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bf32:	4b09      	ldr	r3, [pc, #36]	; (800bf58 <prvSwitchTimerLists+0xc0>)
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d1b1      	bne.n	800bea0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800bf3c:	4b06      	ldr	r3, [pc, #24]	; (800bf58 <prvSwitchTimerLists+0xc0>)
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800bf42:	4b06      	ldr	r3, [pc, #24]	; (800bf5c <prvSwitchTimerLists+0xc4>)
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	4a04      	ldr	r2, [pc, #16]	; (800bf58 <prvSwitchTimerLists+0xc0>)
 800bf48:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800bf4a:	4a04      	ldr	r2, [pc, #16]	; (800bf5c <prvSwitchTimerLists+0xc4>)
 800bf4c:	697b      	ldr	r3, [r7, #20]
 800bf4e:	6013      	str	r3, [r2, #0]
}
 800bf50:	bf00      	nop
 800bf52:	3718      	adds	r7, #24
 800bf54:	46bd      	mov	sp, r7
 800bf56:	bd80      	pop	{r7, pc}
 800bf58:	2000179c 	.word	0x2000179c
 800bf5c:	200017a0 	.word	0x200017a0

0800bf60 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800bf60:	b580      	push	{r7, lr}
 800bf62:	b082      	sub	sp, #8
 800bf64:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800bf66:	f000 f985 	bl	800c274 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800bf6a:	4b15      	ldr	r3, [pc, #84]	; (800bfc0 <prvCheckForValidListAndQueue+0x60>)
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d120      	bne.n	800bfb4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800bf72:	4814      	ldr	r0, [pc, #80]	; (800bfc4 <prvCheckForValidListAndQueue+0x64>)
 800bf74:	f7fd fc00 	bl	8009778 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800bf78:	4813      	ldr	r0, [pc, #76]	; (800bfc8 <prvCheckForValidListAndQueue+0x68>)
 800bf7a:	f7fd fbfd 	bl	8009778 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800bf7e:	4b13      	ldr	r3, [pc, #76]	; (800bfcc <prvCheckForValidListAndQueue+0x6c>)
 800bf80:	4a10      	ldr	r2, [pc, #64]	; (800bfc4 <prvCheckForValidListAndQueue+0x64>)
 800bf82:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800bf84:	4b12      	ldr	r3, [pc, #72]	; (800bfd0 <prvCheckForValidListAndQueue+0x70>)
 800bf86:	4a10      	ldr	r2, [pc, #64]	; (800bfc8 <prvCheckForValidListAndQueue+0x68>)
 800bf88:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800bf8a:	2300      	movs	r3, #0
 800bf8c:	9300      	str	r3, [sp, #0]
 800bf8e:	4b11      	ldr	r3, [pc, #68]	; (800bfd4 <prvCheckForValidListAndQueue+0x74>)
 800bf90:	4a11      	ldr	r2, [pc, #68]	; (800bfd8 <prvCheckForValidListAndQueue+0x78>)
 800bf92:	2110      	movs	r1, #16
 800bf94:	200a      	movs	r0, #10
 800bf96:	f7fd fd0b 	bl	80099b0 <xQueueGenericCreateStatic>
 800bf9a:	4603      	mov	r3, r0
 800bf9c:	4a08      	ldr	r2, [pc, #32]	; (800bfc0 <prvCheckForValidListAndQueue+0x60>)
 800bf9e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800bfa0:	4b07      	ldr	r3, [pc, #28]	; (800bfc0 <prvCheckForValidListAndQueue+0x60>)
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d005      	beq.n	800bfb4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800bfa8:	4b05      	ldr	r3, [pc, #20]	; (800bfc0 <prvCheckForValidListAndQueue+0x60>)
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	490b      	ldr	r1, [pc, #44]	; (800bfdc <prvCheckForValidListAndQueue+0x7c>)
 800bfae:	4618      	mov	r0, r3
 800bfb0:	f7fe f9ec 	bl	800a38c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bfb4:	f000 f98e 	bl	800c2d4 <vPortExitCritical>
}
 800bfb8:	bf00      	nop
 800bfba:	46bd      	mov	sp, r7
 800bfbc:	bd80      	pop	{r7, pc}
 800bfbe:	bf00      	nop
 800bfc0:	200017a4 	.word	0x200017a4
 800bfc4:	20001774 	.word	0x20001774
 800bfc8:	20001788 	.word	0x20001788
 800bfcc:	2000179c 	.word	0x2000179c
 800bfd0:	200017a0 	.word	0x200017a0
 800bfd4:	20001850 	.word	0x20001850
 800bfd8:	200017b0 	.word	0x200017b0
 800bfdc:	08010e98 	.word	0x08010e98

0800bfe0 <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800bfe0:	b580      	push	{r7, lr}
 800bfe2:	b086      	sub	sp, #24
 800bfe4:	af00      	add	r7, sp, #0
 800bfe6:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d10a      	bne.n	800c008 <pvTimerGetTimerID+0x28>
	__asm volatile
 800bff2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bff6:	f383 8811 	msr	BASEPRI, r3
 800bffa:	f3bf 8f6f 	isb	sy
 800bffe:	f3bf 8f4f 	dsb	sy
 800c002:	60fb      	str	r3, [r7, #12]
}
 800c004:	bf00      	nop
 800c006:	e7fe      	b.n	800c006 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800c008:	f000 f934 	bl	800c274 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800c00c:	697b      	ldr	r3, [r7, #20]
 800c00e:	69db      	ldr	r3, [r3, #28]
 800c010:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800c012:	f000 f95f 	bl	800c2d4 <vPortExitCritical>

	return pvReturn;
 800c016:	693b      	ldr	r3, [r7, #16]
}
 800c018:	4618      	mov	r0, r3
 800c01a:	3718      	adds	r7, #24
 800c01c:	46bd      	mov	sp, r7
 800c01e:	bd80      	pop	{r7, pc}

0800c020 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c020:	b480      	push	{r7}
 800c022:	b085      	sub	sp, #20
 800c024:	af00      	add	r7, sp, #0
 800c026:	60f8      	str	r0, [r7, #12]
 800c028:	60b9      	str	r1, [r7, #8]
 800c02a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	3b04      	subs	r3, #4
 800c030:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c038:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	3b04      	subs	r3, #4
 800c03e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c040:	68bb      	ldr	r3, [r7, #8]
 800c042:	f023 0201 	bic.w	r2, r3, #1
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	3b04      	subs	r3, #4
 800c04e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c050:	4a0c      	ldr	r2, [pc, #48]	; (800c084 <pxPortInitialiseStack+0x64>)
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	3b14      	subs	r3, #20
 800c05a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c05c:	687a      	ldr	r2, [r7, #4]
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	3b04      	subs	r3, #4
 800c066:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	f06f 0202 	mvn.w	r2, #2
 800c06e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	3b20      	subs	r3, #32
 800c074:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c076:	68fb      	ldr	r3, [r7, #12]
}
 800c078:	4618      	mov	r0, r3
 800c07a:	3714      	adds	r7, #20
 800c07c:	46bd      	mov	sp, r7
 800c07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c082:	4770      	bx	lr
 800c084:	0800c089 	.word	0x0800c089

0800c088 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c088:	b480      	push	{r7}
 800c08a:	b085      	sub	sp, #20
 800c08c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c08e:	2300      	movs	r3, #0
 800c090:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c092:	4b12      	ldr	r3, [pc, #72]	; (800c0dc <prvTaskExitError+0x54>)
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c09a:	d00a      	beq.n	800c0b2 <prvTaskExitError+0x2a>
	__asm volatile
 800c09c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0a0:	f383 8811 	msr	BASEPRI, r3
 800c0a4:	f3bf 8f6f 	isb	sy
 800c0a8:	f3bf 8f4f 	dsb	sy
 800c0ac:	60fb      	str	r3, [r7, #12]
}
 800c0ae:	bf00      	nop
 800c0b0:	e7fe      	b.n	800c0b0 <prvTaskExitError+0x28>
	__asm volatile
 800c0b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0b6:	f383 8811 	msr	BASEPRI, r3
 800c0ba:	f3bf 8f6f 	isb	sy
 800c0be:	f3bf 8f4f 	dsb	sy
 800c0c2:	60bb      	str	r3, [r7, #8]
}
 800c0c4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c0c6:	bf00      	nop
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d0fc      	beq.n	800c0c8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c0ce:	bf00      	nop
 800c0d0:	bf00      	nop
 800c0d2:	3714      	adds	r7, #20
 800c0d4:	46bd      	mov	sp, r7
 800c0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0da:	4770      	bx	lr
 800c0dc:	20000050 	.word	0x20000050

0800c0e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c0e0:	4b07      	ldr	r3, [pc, #28]	; (800c100 <pxCurrentTCBConst2>)
 800c0e2:	6819      	ldr	r1, [r3, #0]
 800c0e4:	6808      	ldr	r0, [r1, #0]
 800c0e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0ea:	f380 8809 	msr	PSP, r0
 800c0ee:	f3bf 8f6f 	isb	sy
 800c0f2:	f04f 0000 	mov.w	r0, #0
 800c0f6:	f380 8811 	msr	BASEPRI, r0
 800c0fa:	4770      	bx	lr
 800c0fc:	f3af 8000 	nop.w

0800c100 <pxCurrentTCBConst2>:
 800c100:	20001274 	.word	0x20001274
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c104:	bf00      	nop
 800c106:	bf00      	nop

0800c108 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c108:	4808      	ldr	r0, [pc, #32]	; (800c12c <prvPortStartFirstTask+0x24>)
 800c10a:	6800      	ldr	r0, [r0, #0]
 800c10c:	6800      	ldr	r0, [r0, #0]
 800c10e:	f380 8808 	msr	MSP, r0
 800c112:	f04f 0000 	mov.w	r0, #0
 800c116:	f380 8814 	msr	CONTROL, r0
 800c11a:	b662      	cpsie	i
 800c11c:	b661      	cpsie	f
 800c11e:	f3bf 8f4f 	dsb	sy
 800c122:	f3bf 8f6f 	isb	sy
 800c126:	df00      	svc	0
 800c128:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c12a:	bf00      	nop
 800c12c:	e000ed08 	.word	0xe000ed08

0800c130 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c130:	b580      	push	{r7, lr}
 800c132:	b086      	sub	sp, #24
 800c134:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c136:	4b46      	ldr	r3, [pc, #280]	; (800c250 <xPortStartScheduler+0x120>)
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	4a46      	ldr	r2, [pc, #280]	; (800c254 <xPortStartScheduler+0x124>)
 800c13c:	4293      	cmp	r3, r2
 800c13e:	d10a      	bne.n	800c156 <xPortStartScheduler+0x26>
	__asm volatile
 800c140:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c144:	f383 8811 	msr	BASEPRI, r3
 800c148:	f3bf 8f6f 	isb	sy
 800c14c:	f3bf 8f4f 	dsb	sy
 800c150:	613b      	str	r3, [r7, #16]
}
 800c152:	bf00      	nop
 800c154:	e7fe      	b.n	800c154 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c156:	4b3e      	ldr	r3, [pc, #248]	; (800c250 <xPortStartScheduler+0x120>)
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	4a3f      	ldr	r2, [pc, #252]	; (800c258 <xPortStartScheduler+0x128>)
 800c15c:	4293      	cmp	r3, r2
 800c15e:	d10a      	bne.n	800c176 <xPortStartScheduler+0x46>
	__asm volatile
 800c160:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c164:	f383 8811 	msr	BASEPRI, r3
 800c168:	f3bf 8f6f 	isb	sy
 800c16c:	f3bf 8f4f 	dsb	sy
 800c170:	60fb      	str	r3, [r7, #12]
}
 800c172:	bf00      	nop
 800c174:	e7fe      	b.n	800c174 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c176:	4b39      	ldr	r3, [pc, #228]	; (800c25c <xPortStartScheduler+0x12c>)
 800c178:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c17a:	697b      	ldr	r3, [r7, #20]
 800c17c:	781b      	ldrb	r3, [r3, #0]
 800c17e:	b2db      	uxtb	r3, r3
 800c180:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c182:	697b      	ldr	r3, [r7, #20]
 800c184:	22ff      	movs	r2, #255	; 0xff
 800c186:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c188:	697b      	ldr	r3, [r7, #20]
 800c18a:	781b      	ldrb	r3, [r3, #0]
 800c18c:	b2db      	uxtb	r3, r3
 800c18e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c190:	78fb      	ldrb	r3, [r7, #3]
 800c192:	b2db      	uxtb	r3, r3
 800c194:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c198:	b2da      	uxtb	r2, r3
 800c19a:	4b31      	ldr	r3, [pc, #196]	; (800c260 <xPortStartScheduler+0x130>)
 800c19c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c19e:	4b31      	ldr	r3, [pc, #196]	; (800c264 <xPortStartScheduler+0x134>)
 800c1a0:	2207      	movs	r2, #7
 800c1a2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c1a4:	e009      	b.n	800c1ba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800c1a6:	4b2f      	ldr	r3, [pc, #188]	; (800c264 <xPortStartScheduler+0x134>)
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	3b01      	subs	r3, #1
 800c1ac:	4a2d      	ldr	r2, [pc, #180]	; (800c264 <xPortStartScheduler+0x134>)
 800c1ae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c1b0:	78fb      	ldrb	r3, [r7, #3]
 800c1b2:	b2db      	uxtb	r3, r3
 800c1b4:	005b      	lsls	r3, r3, #1
 800c1b6:	b2db      	uxtb	r3, r3
 800c1b8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c1ba:	78fb      	ldrb	r3, [r7, #3]
 800c1bc:	b2db      	uxtb	r3, r3
 800c1be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c1c2:	2b80      	cmp	r3, #128	; 0x80
 800c1c4:	d0ef      	beq.n	800c1a6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c1c6:	4b27      	ldr	r3, [pc, #156]	; (800c264 <xPortStartScheduler+0x134>)
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	f1c3 0307 	rsb	r3, r3, #7
 800c1ce:	2b04      	cmp	r3, #4
 800c1d0:	d00a      	beq.n	800c1e8 <xPortStartScheduler+0xb8>
	__asm volatile
 800c1d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1d6:	f383 8811 	msr	BASEPRI, r3
 800c1da:	f3bf 8f6f 	isb	sy
 800c1de:	f3bf 8f4f 	dsb	sy
 800c1e2:	60bb      	str	r3, [r7, #8]
}
 800c1e4:	bf00      	nop
 800c1e6:	e7fe      	b.n	800c1e6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c1e8:	4b1e      	ldr	r3, [pc, #120]	; (800c264 <xPortStartScheduler+0x134>)
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	021b      	lsls	r3, r3, #8
 800c1ee:	4a1d      	ldr	r2, [pc, #116]	; (800c264 <xPortStartScheduler+0x134>)
 800c1f0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c1f2:	4b1c      	ldr	r3, [pc, #112]	; (800c264 <xPortStartScheduler+0x134>)
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c1fa:	4a1a      	ldr	r2, [pc, #104]	; (800c264 <xPortStartScheduler+0x134>)
 800c1fc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	b2da      	uxtb	r2, r3
 800c202:	697b      	ldr	r3, [r7, #20]
 800c204:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c206:	4b18      	ldr	r3, [pc, #96]	; (800c268 <xPortStartScheduler+0x138>)
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	4a17      	ldr	r2, [pc, #92]	; (800c268 <xPortStartScheduler+0x138>)
 800c20c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c210:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c212:	4b15      	ldr	r3, [pc, #84]	; (800c268 <xPortStartScheduler+0x138>)
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	4a14      	ldr	r2, [pc, #80]	; (800c268 <xPortStartScheduler+0x138>)
 800c218:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c21c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c21e:	f000 f8dd 	bl	800c3dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c222:	4b12      	ldr	r3, [pc, #72]	; (800c26c <xPortStartScheduler+0x13c>)
 800c224:	2200      	movs	r2, #0
 800c226:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c228:	f000 f8fc 	bl	800c424 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c22c:	4b10      	ldr	r3, [pc, #64]	; (800c270 <xPortStartScheduler+0x140>)
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	4a0f      	ldr	r2, [pc, #60]	; (800c270 <xPortStartScheduler+0x140>)
 800c232:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800c236:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c238:	f7ff ff66 	bl	800c108 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c23c:	f7fe fd90 	bl	800ad60 <vTaskSwitchContext>
	prvTaskExitError();
 800c240:	f7ff ff22 	bl	800c088 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c244:	2300      	movs	r3, #0
}
 800c246:	4618      	mov	r0, r3
 800c248:	3718      	adds	r7, #24
 800c24a:	46bd      	mov	sp, r7
 800c24c:	bd80      	pop	{r7, pc}
 800c24e:	bf00      	nop
 800c250:	e000ed00 	.word	0xe000ed00
 800c254:	410fc271 	.word	0x410fc271
 800c258:	410fc270 	.word	0x410fc270
 800c25c:	e000e400 	.word	0xe000e400
 800c260:	200018a0 	.word	0x200018a0
 800c264:	200018a4 	.word	0x200018a4
 800c268:	e000ed20 	.word	0xe000ed20
 800c26c:	20000050 	.word	0x20000050
 800c270:	e000ef34 	.word	0xe000ef34

0800c274 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c274:	b480      	push	{r7}
 800c276:	b083      	sub	sp, #12
 800c278:	af00      	add	r7, sp, #0
	__asm volatile
 800c27a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c27e:	f383 8811 	msr	BASEPRI, r3
 800c282:	f3bf 8f6f 	isb	sy
 800c286:	f3bf 8f4f 	dsb	sy
 800c28a:	607b      	str	r3, [r7, #4]
}
 800c28c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c28e:	4b0f      	ldr	r3, [pc, #60]	; (800c2cc <vPortEnterCritical+0x58>)
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	3301      	adds	r3, #1
 800c294:	4a0d      	ldr	r2, [pc, #52]	; (800c2cc <vPortEnterCritical+0x58>)
 800c296:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c298:	4b0c      	ldr	r3, [pc, #48]	; (800c2cc <vPortEnterCritical+0x58>)
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	2b01      	cmp	r3, #1
 800c29e:	d10f      	bne.n	800c2c0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c2a0:	4b0b      	ldr	r3, [pc, #44]	; (800c2d0 <vPortEnterCritical+0x5c>)
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	b2db      	uxtb	r3, r3
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d00a      	beq.n	800c2c0 <vPortEnterCritical+0x4c>
	__asm volatile
 800c2aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2ae:	f383 8811 	msr	BASEPRI, r3
 800c2b2:	f3bf 8f6f 	isb	sy
 800c2b6:	f3bf 8f4f 	dsb	sy
 800c2ba:	603b      	str	r3, [r7, #0]
}
 800c2bc:	bf00      	nop
 800c2be:	e7fe      	b.n	800c2be <vPortEnterCritical+0x4a>
	}
}
 800c2c0:	bf00      	nop
 800c2c2:	370c      	adds	r7, #12
 800c2c4:	46bd      	mov	sp, r7
 800c2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ca:	4770      	bx	lr
 800c2cc:	20000050 	.word	0x20000050
 800c2d0:	e000ed04 	.word	0xe000ed04

0800c2d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c2d4:	b480      	push	{r7}
 800c2d6:	b083      	sub	sp, #12
 800c2d8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c2da:	4b12      	ldr	r3, [pc, #72]	; (800c324 <vPortExitCritical+0x50>)
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d10a      	bne.n	800c2f8 <vPortExitCritical+0x24>
	__asm volatile
 800c2e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2e6:	f383 8811 	msr	BASEPRI, r3
 800c2ea:	f3bf 8f6f 	isb	sy
 800c2ee:	f3bf 8f4f 	dsb	sy
 800c2f2:	607b      	str	r3, [r7, #4]
}
 800c2f4:	bf00      	nop
 800c2f6:	e7fe      	b.n	800c2f6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c2f8:	4b0a      	ldr	r3, [pc, #40]	; (800c324 <vPortExitCritical+0x50>)
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	3b01      	subs	r3, #1
 800c2fe:	4a09      	ldr	r2, [pc, #36]	; (800c324 <vPortExitCritical+0x50>)
 800c300:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c302:	4b08      	ldr	r3, [pc, #32]	; (800c324 <vPortExitCritical+0x50>)
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	2b00      	cmp	r3, #0
 800c308:	d105      	bne.n	800c316 <vPortExitCritical+0x42>
 800c30a:	2300      	movs	r3, #0
 800c30c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c30e:	683b      	ldr	r3, [r7, #0]
 800c310:	f383 8811 	msr	BASEPRI, r3
}
 800c314:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c316:	bf00      	nop
 800c318:	370c      	adds	r7, #12
 800c31a:	46bd      	mov	sp, r7
 800c31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c320:	4770      	bx	lr
 800c322:	bf00      	nop
 800c324:	20000050 	.word	0x20000050
	...

0800c330 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c330:	f3ef 8009 	mrs	r0, PSP
 800c334:	f3bf 8f6f 	isb	sy
 800c338:	4b15      	ldr	r3, [pc, #84]	; (800c390 <pxCurrentTCBConst>)
 800c33a:	681a      	ldr	r2, [r3, #0]
 800c33c:	f01e 0f10 	tst.w	lr, #16
 800c340:	bf08      	it	eq
 800c342:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c346:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c34a:	6010      	str	r0, [r2, #0]
 800c34c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c350:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c354:	f380 8811 	msr	BASEPRI, r0
 800c358:	f3bf 8f4f 	dsb	sy
 800c35c:	f3bf 8f6f 	isb	sy
 800c360:	f7fe fcfe 	bl	800ad60 <vTaskSwitchContext>
 800c364:	f04f 0000 	mov.w	r0, #0
 800c368:	f380 8811 	msr	BASEPRI, r0
 800c36c:	bc09      	pop	{r0, r3}
 800c36e:	6819      	ldr	r1, [r3, #0]
 800c370:	6808      	ldr	r0, [r1, #0]
 800c372:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c376:	f01e 0f10 	tst.w	lr, #16
 800c37a:	bf08      	it	eq
 800c37c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c380:	f380 8809 	msr	PSP, r0
 800c384:	f3bf 8f6f 	isb	sy
 800c388:	4770      	bx	lr
 800c38a:	bf00      	nop
 800c38c:	f3af 8000 	nop.w

0800c390 <pxCurrentTCBConst>:
 800c390:	20001274 	.word	0x20001274
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c394:	bf00      	nop
 800c396:	bf00      	nop

0800c398 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c398:	b580      	push	{r7, lr}
 800c39a:	b082      	sub	sp, #8
 800c39c:	af00      	add	r7, sp, #0
	__asm volatile
 800c39e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3a2:	f383 8811 	msr	BASEPRI, r3
 800c3a6:	f3bf 8f6f 	isb	sy
 800c3aa:	f3bf 8f4f 	dsb	sy
 800c3ae:	607b      	str	r3, [r7, #4]
}
 800c3b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c3b2:	f7fe fc1b 	bl	800abec <xTaskIncrementTick>
 800c3b6:	4603      	mov	r3, r0
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d003      	beq.n	800c3c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c3bc:	4b06      	ldr	r3, [pc, #24]	; (800c3d8 <xPortSysTickHandler+0x40>)
 800c3be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c3c2:	601a      	str	r2, [r3, #0]
 800c3c4:	2300      	movs	r3, #0
 800c3c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c3c8:	683b      	ldr	r3, [r7, #0]
 800c3ca:	f383 8811 	msr	BASEPRI, r3
}
 800c3ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c3d0:	bf00      	nop
 800c3d2:	3708      	adds	r7, #8
 800c3d4:	46bd      	mov	sp, r7
 800c3d6:	bd80      	pop	{r7, pc}
 800c3d8:	e000ed04 	.word	0xe000ed04

0800c3dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c3dc:	b480      	push	{r7}
 800c3de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c3e0:	4b0b      	ldr	r3, [pc, #44]	; (800c410 <vPortSetupTimerInterrupt+0x34>)
 800c3e2:	2200      	movs	r2, #0
 800c3e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c3e6:	4b0b      	ldr	r3, [pc, #44]	; (800c414 <vPortSetupTimerInterrupt+0x38>)
 800c3e8:	2200      	movs	r2, #0
 800c3ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c3ec:	4b0a      	ldr	r3, [pc, #40]	; (800c418 <vPortSetupTimerInterrupt+0x3c>)
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	4a0a      	ldr	r2, [pc, #40]	; (800c41c <vPortSetupTimerInterrupt+0x40>)
 800c3f2:	fba2 2303 	umull	r2, r3, r2, r3
 800c3f6:	099b      	lsrs	r3, r3, #6
 800c3f8:	4a09      	ldr	r2, [pc, #36]	; (800c420 <vPortSetupTimerInterrupt+0x44>)
 800c3fa:	3b01      	subs	r3, #1
 800c3fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c3fe:	4b04      	ldr	r3, [pc, #16]	; (800c410 <vPortSetupTimerInterrupt+0x34>)
 800c400:	2207      	movs	r2, #7
 800c402:	601a      	str	r2, [r3, #0]
}
 800c404:	bf00      	nop
 800c406:	46bd      	mov	sp, r7
 800c408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c40c:	4770      	bx	lr
 800c40e:	bf00      	nop
 800c410:	e000e010 	.word	0xe000e010
 800c414:	e000e018 	.word	0xe000e018
 800c418:	20000044 	.word	0x20000044
 800c41c:	10624dd3 	.word	0x10624dd3
 800c420:	e000e014 	.word	0xe000e014

0800c424 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c424:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800c434 <vPortEnableVFP+0x10>
 800c428:	6801      	ldr	r1, [r0, #0]
 800c42a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c42e:	6001      	str	r1, [r0, #0]
 800c430:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c432:	bf00      	nop
 800c434:	e000ed88 	.word	0xe000ed88

0800c438 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c438:	b480      	push	{r7}
 800c43a:	b085      	sub	sp, #20
 800c43c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c43e:	f3ef 8305 	mrs	r3, IPSR
 800c442:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	2b0f      	cmp	r3, #15
 800c448:	d914      	bls.n	800c474 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c44a:	4a17      	ldr	r2, [pc, #92]	; (800c4a8 <vPortValidateInterruptPriority+0x70>)
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	4413      	add	r3, r2
 800c450:	781b      	ldrb	r3, [r3, #0]
 800c452:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c454:	4b15      	ldr	r3, [pc, #84]	; (800c4ac <vPortValidateInterruptPriority+0x74>)
 800c456:	781b      	ldrb	r3, [r3, #0]
 800c458:	7afa      	ldrb	r2, [r7, #11]
 800c45a:	429a      	cmp	r2, r3
 800c45c:	d20a      	bcs.n	800c474 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800c45e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c462:	f383 8811 	msr	BASEPRI, r3
 800c466:	f3bf 8f6f 	isb	sy
 800c46a:	f3bf 8f4f 	dsb	sy
 800c46e:	607b      	str	r3, [r7, #4]
}
 800c470:	bf00      	nop
 800c472:	e7fe      	b.n	800c472 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c474:	4b0e      	ldr	r3, [pc, #56]	; (800c4b0 <vPortValidateInterruptPriority+0x78>)
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c47c:	4b0d      	ldr	r3, [pc, #52]	; (800c4b4 <vPortValidateInterruptPriority+0x7c>)
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	429a      	cmp	r2, r3
 800c482:	d90a      	bls.n	800c49a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800c484:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c488:	f383 8811 	msr	BASEPRI, r3
 800c48c:	f3bf 8f6f 	isb	sy
 800c490:	f3bf 8f4f 	dsb	sy
 800c494:	603b      	str	r3, [r7, #0]
}
 800c496:	bf00      	nop
 800c498:	e7fe      	b.n	800c498 <vPortValidateInterruptPriority+0x60>
	}
 800c49a:	bf00      	nop
 800c49c:	3714      	adds	r7, #20
 800c49e:	46bd      	mov	sp, r7
 800c4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4a4:	4770      	bx	lr
 800c4a6:	bf00      	nop
 800c4a8:	e000e3f0 	.word	0xe000e3f0
 800c4ac:	200018a0 	.word	0x200018a0
 800c4b0:	e000ed0c 	.word	0xe000ed0c
 800c4b4:	200018a4 	.word	0x200018a4

0800c4b8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c4b8:	b580      	push	{r7, lr}
 800c4ba:	b08a      	sub	sp, #40	; 0x28
 800c4bc:	af00      	add	r7, sp, #0
 800c4be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c4c0:	2300      	movs	r3, #0
 800c4c2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c4c4:	f7fe fac4 	bl	800aa50 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c4c8:	4b5b      	ldr	r3, [pc, #364]	; (800c638 <pvPortMalloc+0x180>)
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d101      	bne.n	800c4d4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c4d0:	f000 f920 	bl	800c714 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c4d4:	4b59      	ldr	r3, [pc, #356]	; (800c63c <pvPortMalloc+0x184>)
 800c4d6:	681a      	ldr	r2, [r3, #0]
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	4013      	ands	r3, r2
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	f040 8093 	bne.w	800c608 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d01d      	beq.n	800c524 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800c4e8:	2208      	movs	r2, #8
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	4413      	add	r3, r2
 800c4ee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	f003 0307 	and.w	r3, r3, #7
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d014      	beq.n	800c524 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	f023 0307 	bic.w	r3, r3, #7
 800c500:	3308      	adds	r3, #8
 800c502:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	f003 0307 	and.w	r3, r3, #7
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d00a      	beq.n	800c524 <pvPortMalloc+0x6c>
	__asm volatile
 800c50e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c512:	f383 8811 	msr	BASEPRI, r3
 800c516:	f3bf 8f6f 	isb	sy
 800c51a:	f3bf 8f4f 	dsb	sy
 800c51e:	617b      	str	r3, [r7, #20]
}
 800c520:	bf00      	nop
 800c522:	e7fe      	b.n	800c522 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	2b00      	cmp	r3, #0
 800c528:	d06e      	beq.n	800c608 <pvPortMalloc+0x150>
 800c52a:	4b45      	ldr	r3, [pc, #276]	; (800c640 <pvPortMalloc+0x188>)
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	687a      	ldr	r2, [r7, #4]
 800c530:	429a      	cmp	r2, r3
 800c532:	d869      	bhi.n	800c608 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c534:	4b43      	ldr	r3, [pc, #268]	; (800c644 <pvPortMalloc+0x18c>)
 800c536:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c538:	4b42      	ldr	r3, [pc, #264]	; (800c644 <pvPortMalloc+0x18c>)
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c53e:	e004      	b.n	800c54a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800c540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c542:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c54a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c54c:	685b      	ldr	r3, [r3, #4]
 800c54e:	687a      	ldr	r2, [r7, #4]
 800c550:	429a      	cmp	r2, r3
 800c552:	d903      	bls.n	800c55c <pvPortMalloc+0xa4>
 800c554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d1f1      	bne.n	800c540 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c55c:	4b36      	ldr	r3, [pc, #216]	; (800c638 <pvPortMalloc+0x180>)
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c562:	429a      	cmp	r2, r3
 800c564:	d050      	beq.n	800c608 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c566:	6a3b      	ldr	r3, [r7, #32]
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	2208      	movs	r2, #8
 800c56c:	4413      	add	r3, r2
 800c56e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c572:	681a      	ldr	r2, [r3, #0]
 800c574:	6a3b      	ldr	r3, [r7, #32]
 800c576:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c57a:	685a      	ldr	r2, [r3, #4]
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	1ad2      	subs	r2, r2, r3
 800c580:	2308      	movs	r3, #8
 800c582:	005b      	lsls	r3, r3, #1
 800c584:	429a      	cmp	r2, r3
 800c586:	d91f      	bls.n	800c5c8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c588:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	4413      	add	r3, r2
 800c58e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c590:	69bb      	ldr	r3, [r7, #24]
 800c592:	f003 0307 	and.w	r3, r3, #7
 800c596:	2b00      	cmp	r3, #0
 800c598:	d00a      	beq.n	800c5b0 <pvPortMalloc+0xf8>
	__asm volatile
 800c59a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c59e:	f383 8811 	msr	BASEPRI, r3
 800c5a2:	f3bf 8f6f 	isb	sy
 800c5a6:	f3bf 8f4f 	dsb	sy
 800c5aa:	613b      	str	r3, [r7, #16]
}
 800c5ac:	bf00      	nop
 800c5ae:	e7fe      	b.n	800c5ae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c5b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5b2:	685a      	ldr	r2, [r3, #4]
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	1ad2      	subs	r2, r2, r3
 800c5b8:	69bb      	ldr	r3, [r7, #24]
 800c5ba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c5bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5be:	687a      	ldr	r2, [r7, #4]
 800c5c0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c5c2:	69b8      	ldr	r0, [r7, #24]
 800c5c4:	f000 f908 	bl	800c7d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c5c8:	4b1d      	ldr	r3, [pc, #116]	; (800c640 <pvPortMalloc+0x188>)
 800c5ca:	681a      	ldr	r2, [r3, #0]
 800c5cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5ce:	685b      	ldr	r3, [r3, #4]
 800c5d0:	1ad3      	subs	r3, r2, r3
 800c5d2:	4a1b      	ldr	r2, [pc, #108]	; (800c640 <pvPortMalloc+0x188>)
 800c5d4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c5d6:	4b1a      	ldr	r3, [pc, #104]	; (800c640 <pvPortMalloc+0x188>)
 800c5d8:	681a      	ldr	r2, [r3, #0]
 800c5da:	4b1b      	ldr	r3, [pc, #108]	; (800c648 <pvPortMalloc+0x190>)
 800c5dc:	681b      	ldr	r3, [r3, #0]
 800c5de:	429a      	cmp	r2, r3
 800c5e0:	d203      	bcs.n	800c5ea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c5e2:	4b17      	ldr	r3, [pc, #92]	; (800c640 <pvPortMalloc+0x188>)
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	4a18      	ldr	r2, [pc, #96]	; (800c648 <pvPortMalloc+0x190>)
 800c5e8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c5ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5ec:	685a      	ldr	r2, [r3, #4]
 800c5ee:	4b13      	ldr	r3, [pc, #76]	; (800c63c <pvPortMalloc+0x184>)
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	431a      	orrs	r2, r3
 800c5f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5f6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c5f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5fa:	2200      	movs	r2, #0
 800c5fc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c5fe:	4b13      	ldr	r3, [pc, #76]	; (800c64c <pvPortMalloc+0x194>)
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	3301      	adds	r3, #1
 800c604:	4a11      	ldr	r2, [pc, #68]	; (800c64c <pvPortMalloc+0x194>)
 800c606:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c608:	f7fe fa30 	bl	800aa6c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c60c:	69fb      	ldr	r3, [r7, #28]
 800c60e:	f003 0307 	and.w	r3, r3, #7
 800c612:	2b00      	cmp	r3, #0
 800c614:	d00a      	beq.n	800c62c <pvPortMalloc+0x174>
	__asm volatile
 800c616:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c61a:	f383 8811 	msr	BASEPRI, r3
 800c61e:	f3bf 8f6f 	isb	sy
 800c622:	f3bf 8f4f 	dsb	sy
 800c626:	60fb      	str	r3, [r7, #12]
}
 800c628:	bf00      	nop
 800c62a:	e7fe      	b.n	800c62a <pvPortMalloc+0x172>
	return pvReturn;
 800c62c:	69fb      	ldr	r3, [r7, #28]
}
 800c62e:	4618      	mov	r0, r3
 800c630:	3728      	adds	r7, #40	; 0x28
 800c632:	46bd      	mov	sp, r7
 800c634:	bd80      	pop	{r7, pc}
 800c636:	bf00      	nop
 800c638:	200054b0 	.word	0x200054b0
 800c63c:	200054c4 	.word	0x200054c4
 800c640:	200054b4 	.word	0x200054b4
 800c644:	200054a8 	.word	0x200054a8
 800c648:	200054b8 	.word	0x200054b8
 800c64c:	200054bc 	.word	0x200054bc

0800c650 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c650:	b580      	push	{r7, lr}
 800c652:	b086      	sub	sp, #24
 800c654:	af00      	add	r7, sp, #0
 800c656:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	2b00      	cmp	r3, #0
 800c660:	d04d      	beq.n	800c6fe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c662:	2308      	movs	r3, #8
 800c664:	425b      	negs	r3, r3
 800c666:	697a      	ldr	r2, [r7, #20]
 800c668:	4413      	add	r3, r2
 800c66a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c66c:	697b      	ldr	r3, [r7, #20]
 800c66e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c670:	693b      	ldr	r3, [r7, #16]
 800c672:	685a      	ldr	r2, [r3, #4]
 800c674:	4b24      	ldr	r3, [pc, #144]	; (800c708 <vPortFree+0xb8>)
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	4013      	ands	r3, r2
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	d10a      	bne.n	800c694 <vPortFree+0x44>
	__asm volatile
 800c67e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c682:	f383 8811 	msr	BASEPRI, r3
 800c686:	f3bf 8f6f 	isb	sy
 800c68a:	f3bf 8f4f 	dsb	sy
 800c68e:	60fb      	str	r3, [r7, #12]
}
 800c690:	bf00      	nop
 800c692:	e7fe      	b.n	800c692 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c694:	693b      	ldr	r3, [r7, #16]
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d00a      	beq.n	800c6b2 <vPortFree+0x62>
	__asm volatile
 800c69c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6a0:	f383 8811 	msr	BASEPRI, r3
 800c6a4:	f3bf 8f6f 	isb	sy
 800c6a8:	f3bf 8f4f 	dsb	sy
 800c6ac:	60bb      	str	r3, [r7, #8]
}
 800c6ae:	bf00      	nop
 800c6b0:	e7fe      	b.n	800c6b0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c6b2:	693b      	ldr	r3, [r7, #16]
 800c6b4:	685a      	ldr	r2, [r3, #4]
 800c6b6:	4b14      	ldr	r3, [pc, #80]	; (800c708 <vPortFree+0xb8>)
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	4013      	ands	r3, r2
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d01e      	beq.n	800c6fe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c6c0:	693b      	ldr	r3, [r7, #16]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d11a      	bne.n	800c6fe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c6c8:	693b      	ldr	r3, [r7, #16]
 800c6ca:	685a      	ldr	r2, [r3, #4]
 800c6cc:	4b0e      	ldr	r3, [pc, #56]	; (800c708 <vPortFree+0xb8>)
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	43db      	mvns	r3, r3
 800c6d2:	401a      	ands	r2, r3
 800c6d4:	693b      	ldr	r3, [r7, #16]
 800c6d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c6d8:	f7fe f9ba 	bl	800aa50 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c6dc:	693b      	ldr	r3, [r7, #16]
 800c6de:	685a      	ldr	r2, [r3, #4]
 800c6e0:	4b0a      	ldr	r3, [pc, #40]	; (800c70c <vPortFree+0xbc>)
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	4413      	add	r3, r2
 800c6e6:	4a09      	ldr	r2, [pc, #36]	; (800c70c <vPortFree+0xbc>)
 800c6e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c6ea:	6938      	ldr	r0, [r7, #16]
 800c6ec:	f000 f874 	bl	800c7d8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c6f0:	4b07      	ldr	r3, [pc, #28]	; (800c710 <vPortFree+0xc0>)
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	3301      	adds	r3, #1
 800c6f6:	4a06      	ldr	r2, [pc, #24]	; (800c710 <vPortFree+0xc0>)
 800c6f8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c6fa:	f7fe f9b7 	bl	800aa6c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c6fe:	bf00      	nop
 800c700:	3718      	adds	r7, #24
 800c702:	46bd      	mov	sp, r7
 800c704:	bd80      	pop	{r7, pc}
 800c706:	bf00      	nop
 800c708:	200054c4 	.word	0x200054c4
 800c70c:	200054b4 	.word	0x200054b4
 800c710:	200054c0 	.word	0x200054c0

0800c714 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c714:	b480      	push	{r7}
 800c716:	b085      	sub	sp, #20
 800c718:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c71a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800c71e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c720:	4b27      	ldr	r3, [pc, #156]	; (800c7c0 <prvHeapInit+0xac>)
 800c722:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	f003 0307 	and.w	r3, r3, #7
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d00c      	beq.n	800c748 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	3307      	adds	r3, #7
 800c732:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	f023 0307 	bic.w	r3, r3, #7
 800c73a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c73c:	68ba      	ldr	r2, [r7, #8]
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	1ad3      	subs	r3, r2, r3
 800c742:	4a1f      	ldr	r2, [pc, #124]	; (800c7c0 <prvHeapInit+0xac>)
 800c744:	4413      	add	r3, r2
 800c746:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c748:	68fb      	ldr	r3, [r7, #12]
 800c74a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c74c:	4a1d      	ldr	r2, [pc, #116]	; (800c7c4 <prvHeapInit+0xb0>)
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c752:	4b1c      	ldr	r3, [pc, #112]	; (800c7c4 <prvHeapInit+0xb0>)
 800c754:	2200      	movs	r2, #0
 800c756:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	68ba      	ldr	r2, [r7, #8]
 800c75c:	4413      	add	r3, r2
 800c75e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c760:	2208      	movs	r2, #8
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	1a9b      	subs	r3, r3, r2
 800c766:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	f023 0307 	bic.w	r3, r3, #7
 800c76e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	4a15      	ldr	r2, [pc, #84]	; (800c7c8 <prvHeapInit+0xb4>)
 800c774:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c776:	4b14      	ldr	r3, [pc, #80]	; (800c7c8 <prvHeapInit+0xb4>)
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	2200      	movs	r2, #0
 800c77c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c77e:	4b12      	ldr	r3, [pc, #72]	; (800c7c8 <prvHeapInit+0xb4>)
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	2200      	movs	r2, #0
 800c784:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c78a:	683b      	ldr	r3, [r7, #0]
 800c78c:	68fa      	ldr	r2, [r7, #12]
 800c78e:	1ad2      	subs	r2, r2, r3
 800c790:	683b      	ldr	r3, [r7, #0]
 800c792:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c794:	4b0c      	ldr	r3, [pc, #48]	; (800c7c8 <prvHeapInit+0xb4>)
 800c796:	681a      	ldr	r2, [r3, #0]
 800c798:	683b      	ldr	r3, [r7, #0]
 800c79a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c79c:	683b      	ldr	r3, [r7, #0]
 800c79e:	685b      	ldr	r3, [r3, #4]
 800c7a0:	4a0a      	ldr	r2, [pc, #40]	; (800c7cc <prvHeapInit+0xb8>)
 800c7a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c7a4:	683b      	ldr	r3, [r7, #0]
 800c7a6:	685b      	ldr	r3, [r3, #4]
 800c7a8:	4a09      	ldr	r2, [pc, #36]	; (800c7d0 <prvHeapInit+0xbc>)
 800c7aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c7ac:	4b09      	ldr	r3, [pc, #36]	; (800c7d4 <prvHeapInit+0xc0>)
 800c7ae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c7b2:	601a      	str	r2, [r3, #0]
}
 800c7b4:	bf00      	nop
 800c7b6:	3714      	adds	r7, #20
 800c7b8:	46bd      	mov	sp, r7
 800c7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7be:	4770      	bx	lr
 800c7c0:	200018a8 	.word	0x200018a8
 800c7c4:	200054a8 	.word	0x200054a8
 800c7c8:	200054b0 	.word	0x200054b0
 800c7cc:	200054b8 	.word	0x200054b8
 800c7d0:	200054b4 	.word	0x200054b4
 800c7d4:	200054c4 	.word	0x200054c4

0800c7d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c7d8:	b480      	push	{r7}
 800c7da:	b085      	sub	sp, #20
 800c7dc:	af00      	add	r7, sp, #0
 800c7de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c7e0:	4b28      	ldr	r3, [pc, #160]	; (800c884 <prvInsertBlockIntoFreeList+0xac>)
 800c7e2:	60fb      	str	r3, [r7, #12]
 800c7e4:	e002      	b.n	800c7ec <prvInsertBlockIntoFreeList+0x14>
 800c7e6:	68fb      	ldr	r3, [r7, #12]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	60fb      	str	r3, [r7, #12]
 800c7ec:	68fb      	ldr	r3, [r7, #12]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	687a      	ldr	r2, [r7, #4]
 800c7f2:	429a      	cmp	r2, r3
 800c7f4:	d8f7      	bhi.n	800c7e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	685b      	ldr	r3, [r3, #4]
 800c7fe:	68ba      	ldr	r2, [r7, #8]
 800c800:	4413      	add	r3, r2
 800c802:	687a      	ldr	r2, [r7, #4]
 800c804:	429a      	cmp	r2, r3
 800c806:	d108      	bne.n	800c81a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c808:	68fb      	ldr	r3, [r7, #12]
 800c80a:	685a      	ldr	r2, [r3, #4]
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	685b      	ldr	r3, [r3, #4]
 800c810:	441a      	add	r2, r3
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	685b      	ldr	r3, [r3, #4]
 800c822:	68ba      	ldr	r2, [r7, #8]
 800c824:	441a      	add	r2, r3
 800c826:	68fb      	ldr	r3, [r7, #12]
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	429a      	cmp	r2, r3
 800c82c:	d118      	bne.n	800c860 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	681a      	ldr	r2, [r3, #0]
 800c832:	4b15      	ldr	r3, [pc, #84]	; (800c888 <prvInsertBlockIntoFreeList+0xb0>)
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	429a      	cmp	r2, r3
 800c838:	d00d      	beq.n	800c856 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	685a      	ldr	r2, [r3, #4]
 800c83e:	68fb      	ldr	r3, [r7, #12]
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	685b      	ldr	r3, [r3, #4]
 800c844:	441a      	add	r2, r3
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	681a      	ldr	r2, [r3, #0]
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	601a      	str	r2, [r3, #0]
 800c854:	e008      	b.n	800c868 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c856:	4b0c      	ldr	r3, [pc, #48]	; (800c888 <prvInsertBlockIntoFreeList+0xb0>)
 800c858:	681a      	ldr	r2, [r3, #0]
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	601a      	str	r2, [r3, #0]
 800c85e:	e003      	b.n	800c868 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	681a      	ldr	r2, [r3, #0]
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c868:	68fa      	ldr	r2, [r7, #12]
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	429a      	cmp	r2, r3
 800c86e:	d002      	beq.n	800c876 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	687a      	ldr	r2, [r7, #4]
 800c874:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c876:	bf00      	nop
 800c878:	3714      	adds	r7, #20
 800c87a:	46bd      	mov	sp, r7
 800c87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c880:	4770      	bx	lr
 800c882:	bf00      	nop
 800c884:	200054a8 	.word	0x200054a8
 800c888:	200054b0 	.word	0x200054b0

0800c88c <__errno>:
 800c88c:	4b01      	ldr	r3, [pc, #4]	; (800c894 <__errno+0x8>)
 800c88e:	6818      	ldr	r0, [r3, #0]
 800c890:	4770      	bx	lr
 800c892:	bf00      	nop
 800c894:	20000054 	.word	0x20000054

0800c898 <std>:
 800c898:	2300      	movs	r3, #0
 800c89a:	b510      	push	{r4, lr}
 800c89c:	4604      	mov	r4, r0
 800c89e:	e9c0 3300 	strd	r3, r3, [r0]
 800c8a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c8a6:	6083      	str	r3, [r0, #8]
 800c8a8:	8181      	strh	r1, [r0, #12]
 800c8aa:	6643      	str	r3, [r0, #100]	; 0x64
 800c8ac:	81c2      	strh	r2, [r0, #14]
 800c8ae:	6183      	str	r3, [r0, #24]
 800c8b0:	4619      	mov	r1, r3
 800c8b2:	2208      	movs	r2, #8
 800c8b4:	305c      	adds	r0, #92	; 0x5c
 800c8b6:	f000 f91a 	bl	800caee <memset>
 800c8ba:	4b05      	ldr	r3, [pc, #20]	; (800c8d0 <std+0x38>)
 800c8bc:	6263      	str	r3, [r4, #36]	; 0x24
 800c8be:	4b05      	ldr	r3, [pc, #20]	; (800c8d4 <std+0x3c>)
 800c8c0:	62a3      	str	r3, [r4, #40]	; 0x28
 800c8c2:	4b05      	ldr	r3, [pc, #20]	; (800c8d8 <std+0x40>)
 800c8c4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c8c6:	4b05      	ldr	r3, [pc, #20]	; (800c8dc <std+0x44>)
 800c8c8:	6224      	str	r4, [r4, #32]
 800c8ca:	6323      	str	r3, [r4, #48]	; 0x30
 800c8cc:	bd10      	pop	{r4, pc}
 800c8ce:	bf00      	nop
 800c8d0:	0800d70d 	.word	0x0800d70d
 800c8d4:	0800d72f 	.word	0x0800d72f
 800c8d8:	0800d767 	.word	0x0800d767
 800c8dc:	0800d78b 	.word	0x0800d78b

0800c8e0 <_cleanup_r>:
 800c8e0:	4901      	ldr	r1, [pc, #4]	; (800c8e8 <_cleanup_r+0x8>)
 800c8e2:	f000 b8af 	b.w	800ca44 <_fwalk_reent>
 800c8e6:	bf00      	nop
 800c8e8:	0800e759 	.word	0x0800e759

0800c8ec <__sfmoreglue>:
 800c8ec:	b570      	push	{r4, r5, r6, lr}
 800c8ee:	2268      	movs	r2, #104	; 0x68
 800c8f0:	1e4d      	subs	r5, r1, #1
 800c8f2:	4355      	muls	r5, r2
 800c8f4:	460e      	mov	r6, r1
 800c8f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c8fa:	f000 f921 	bl	800cb40 <_malloc_r>
 800c8fe:	4604      	mov	r4, r0
 800c900:	b140      	cbz	r0, 800c914 <__sfmoreglue+0x28>
 800c902:	2100      	movs	r1, #0
 800c904:	e9c0 1600 	strd	r1, r6, [r0]
 800c908:	300c      	adds	r0, #12
 800c90a:	60a0      	str	r0, [r4, #8]
 800c90c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c910:	f000 f8ed 	bl	800caee <memset>
 800c914:	4620      	mov	r0, r4
 800c916:	bd70      	pop	{r4, r5, r6, pc}

0800c918 <__sfp_lock_acquire>:
 800c918:	4801      	ldr	r0, [pc, #4]	; (800c920 <__sfp_lock_acquire+0x8>)
 800c91a:	f000 b8d8 	b.w	800cace <__retarget_lock_acquire_recursive>
 800c91e:	bf00      	nop
 800c920:	200054c9 	.word	0x200054c9

0800c924 <__sfp_lock_release>:
 800c924:	4801      	ldr	r0, [pc, #4]	; (800c92c <__sfp_lock_release+0x8>)
 800c926:	f000 b8d3 	b.w	800cad0 <__retarget_lock_release_recursive>
 800c92a:	bf00      	nop
 800c92c:	200054c9 	.word	0x200054c9

0800c930 <__sinit_lock_acquire>:
 800c930:	4801      	ldr	r0, [pc, #4]	; (800c938 <__sinit_lock_acquire+0x8>)
 800c932:	f000 b8cc 	b.w	800cace <__retarget_lock_acquire_recursive>
 800c936:	bf00      	nop
 800c938:	200054ca 	.word	0x200054ca

0800c93c <__sinit_lock_release>:
 800c93c:	4801      	ldr	r0, [pc, #4]	; (800c944 <__sinit_lock_release+0x8>)
 800c93e:	f000 b8c7 	b.w	800cad0 <__retarget_lock_release_recursive>
 800c942:	bf00      	nop
 800c944:	200054ca 	.word	0x200054ca

0800c948 <__sinit>:
 800c948:	b510      	push	{r4, lr}
 800c94a:	4604      	mov	r4, r0
 800c94c:	f7ff fff0 	bl	800c930 <__sinit_lock_acquire>
 800c950:	69a3      	ldr	r3, [r4, #24]
 800c952:	b11b      	cbz	r3, 800c95c <__sinit+0x14>
 800c954:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c958:	f7ff bff0 	b.w	800c93c <__sinit_lock_release>
 800c95c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c960:	6523      	str	r3, [r4, #80]	; 0x50
 800c962:	4b13      	ldr	r3, [pc, #76]	; (800c9b0 <__sinit+0x68>)
 800c964:	4a13      	ldr	r2, [pc, #76]	; (800c9b4 <__sinit+0x6c>)
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	62a2      	str	r2, [r4, #40]	; 0x28
 800c96a:	42a3      	cmp	r3, r4
 800c96c:	bf04      	itt	eq
 800c96e:	2301      	moveq	r3, #1
 800c970:	61a3      	streq	r3, [r4, #24]
 800c972:	4620      	mov	r0, r4
 800c974:	f000 f820 	bl	800c9b8 <__sfp>
 800c978:	6060      	str	r0, [r4, #4]
 800c97a:	4620      	mov	r0, r4
 800c97c:	f000 f81c 	bl	800c9b8 <__sfp>
 800c980:	60a0      	str	r0, [r4, #8]
 800c982:	4620      	mov	r0, r4
 800c984:	f000 f818 	bl	800c9b8 <__sfp>
 800c988:	2200      	movs	r2, #0
 800c98a:	60e0      	str	r0, [r4, #12]
 800c98c:	2104      	movs	r1, #4
 800c98e:	6860      	ldr	r0, [r4, #4]
 800c990:	f7ff ff82 	bl	800c898 <std>
 800c994:	68a0      	ldr	r0, [r4, #8]
 800c996:	2201      	movs	r2, #1
 800c998:	2109      	movs	r1, #9
 800c99a:	f7ff ff7d 	bl	800c898 <std>
 800c99e:	68e0      	ldr	r0, [r4, #12]
 800c9a0:	2202      	movs	r2, #2
 800c9a2:	2112      	movs	r1, #18
 800c9a4:	f7ff ff78 	bl	800c898 <std>
 800c9a8:	2301      	movs	r3, #1
 800c9aa:	61a3      	str	r3, [r4, #24]
 800c9ac:	e7d2      	b.n	800c954 <__sinit+0xc>
 800c9ae:	bf00      	nop
 800c9b0:	08011018 	.word	0x08011018
 800c9b4:	0800c8e1 	.word	0x0800c8e1

0800c9b8 <__sfp>:
 800c9b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9ba:	4607      	mov	r7, r0
 800c9bc:	f7ff ffac 	bl	800c918 <__sfp_lock_acquire>
 800c9c0:	4b1e      	ldr	r3, [pc, #120]	; (800ca3c <__sfp+0x84>)
 800c9c2:	681e      	ldr	r6, [r3, #0]
 800c9c4:	69b3      	ldr	r3, [r6, #24]
 800c9c6:	b913      	cbnz	r3, 800c9ce <__sfp+0x16>
 800c9c8:	4630      	mov	r0, r6
 800c9ca:	f7ff ffbd 	bl	800c948 <__sinit>
 800c9ce:	3648      	adds	r6, #72	; 0x48
 800c9d0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c9d4:	3b01      	subs	r3, #1
 800c9d6:	d503      	bpl.n	800c9e0 <__sfp+0x28>
 800c9d8:	6833      	ldr	r3, [r6, #0]
 800c9da:	b30b      	cbz	r3, 800ca20 <__sfp+0x68>
 800c9dc:	6836      	ldr	r6, [r6, #0]
 800c9de:	e7f7      	b.n	800c9d0 <__sfp+0x18>
 800c9e0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c9e4:	b9d5      	cbnz	r5, 800ca1c <__sfp+0x64>
 800c9e6:	4b16      	ldr	r3, [pc, #88]	; (800ca40 <__sfp+0x88>)
 800c9e8:	60e3      	str	r3, [r4, #12]
 800c9ea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c9ee:	6665      	str	r5, [r4, #100]	; 0x64
 800c9f0:	f000 f86c 	bl	800cacc <__retarget_lock_init_recursive>
 800c9f4:	f7ff ff96 	bl	800c924 <__sfp_lock_release>
 800c9f8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c9fc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ca00:	6025      	str	r5, [r4, #0]
 800ca02:	61a5      	str	r5, [r4, #24]
 800ca04:	2208      	movs	r2, #8
 800ca06:	4629      	mov	r1, r5
 800ca08:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ca0c:	f000 f86f 	bl	800caee <memset>
 800ca10:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ca14:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ca18:	4620      	mov	r0, r4
 800ca1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ca1c:	3468      	adds	r4, #104	; 0x68
 800ca1e:	e7d9      	b.n	800c9d4 <__sfp+0x1c>
 800ca20:	2104      	movs	r1, #4
 800ca22:	4638      	mov	r0, r7
 800ca24:	f7ff ff62 	bl	800c8ec <__sfmoreglue>
 800ca28:	4604      	mov	r4, r0
 800ca2a:	6030      	str	r0, [r6, #0]
 800ca2c:	2800      	cmp	r0, #0
 800ca2e:	d1d5      	bne.n	800c9dc <__sfp+0x24>
 800ca30:	f7ff ff78 	bl	800c924 <__sfp_lock_release>
 800ca34:	230c      	movs	r3, #12
 800ca36:	603b      	str	r3, [r7, #0]
 800ca38:	e7ee      	b.n	800ca18 <__sfp+0x60>
 800ca3a:	bf00      	nop
 800ca3c:	08011018 	.word	0x08011018
 800ca40:	ffff0001 	.word	0xffff0001

0800ca44 <_fwalk_reent>:
 800ca44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca48:	4606      	mov	r6, r0
 800ca4a:	4688      	mov	r8, r1
 800ca4c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ca50:	2700      	movs	r7, #0
 800ca52:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ca56:	f1b9 0901 	subs.w	r9, r9, #1
 800ca5a:	d505      	bpl.n	800ca68 <_fwalk_reent+0x24>
 800ca5c:	6824      	ldr	r4, [r4, #0]
 800ca5e:	2c00      	cmp	r4, #0
 800ca60:	d1f7      	bne.n	800ca52 <_fwalk_reent+0xe>
 800ca62:	4638      	mov	r0, r7
 800ca64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca68:	89ab      	ldrh	r3, [r5, #12]
 800ca6a:	2b01      	cmp	r3, #1
 800ca6c:	d907      	bls.n	800ca7e <_fwalk_reent+0x3a>
 800ca6e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ca72:	3301      	adds	r3, #1
 800ca74:	d003      	beq.n	800ca7e <_fwalk_reent+0x3a>
 800ca76:	4629      	mov	r1, r5
 800ca78:	4630      	mov	r0, r6
 800ca7a:	47c0      	blx	r8
 800ca7c:	4307      	orrs	r7, r0
 800ca7e:	3568      	adds	r5, #104	; 0x68
 800ca80:	e7e9      	b.n	800ca56 <_fwalk_reent+0x12>
	...

0800ca84 <__libc_init_array>:
 800ca84:	b570      	push	{r4, r5, r6, lr}
 800ca86:	4d0d      	ldr	r5, [pc, #52]	; (800cabc <__libc_init_array+0x38>)
 800ca88:	4c0d      	ldr	r4, [pc, #52]	; (800cac0 <__libc_init_array+0x3c>)
 800ca8a:	1b64      	subs	r4, r4, r5
 800ca8c:	10a4      	asrs	r4, r4, #2
 800ca8e:	2600      	movs	r6, #0
 800ca90:	42a6      	cmp	r6, r4
 800ca92:	d109      	bne.n	800caa8 <__libc_init_array+0x24>
 800ca94:	4d0b      	ldr	r5, [pc, #44]	; (800cac4 <__libc_init_array+0x40>)
 800ca96:	4c0c      	ldr	r4, [pc, #48]	; (800cac8 <__libc_init_array+0x44>)
 800ca98:	f004 f84c 	bl	8010b34 <_init>
 800ca9c:	1b64      	subs	r4, r4, r5
 800ca9e:	10a4      	asrs	r4, r4, #2
 800caa0:	2600      	movs	r6, #0
 800caa2:	42a6      	cmp	r6, r4
 800caa4:	d105      	bne.n	800cab2 <__libc_init_array+0x2e>
 800caa6:	bd70      	pop	{r4, r5, r6, pc}
 800caa8:	f855 3b04 	ldr.w	r3, [r5], #4
 800caac:	4798      	blx	r3
 800caae:	3601      	adds	r6, #1
 800cab0:	e7ee      	b.n	800ca90 <__libc_init_array+0xc>
 800cab2:	f855 3b04 	ldr.w	r3, [r5], #4
 800cab6:	4798      	blx	r3
 800cab8:	3601      	adds	r6, #1
 800caba:	e7f2      	b.n	800caa2 <__libc_init_array+0x1e>
 800cabc:	080115e8 	.word	0x080115e8
 800cac0:	080115e8 	.word	0x080115e8
 800cac4:	080115e8 	.word	0x080115e8
 800cac8:	080115ec 	.word	0x080115ec

0800cacc <__retarget_lock_init_recursive>:
 800cacc:	4770      	bx	lr

0800cace <__retarget_lock_acquire_recursive>:
 800cace:	4770      	bx	lr

0800cad0 <__retarget_lock_release_recursive>:
 800cad0:	4770      	bx	lr

0800cad2 <memcpy>:
 800cad2:	440a      	add	r2, r1
 800cad4:	4291      	cmp	r1, r2
 800cad6:	f100 33ff 	add.w	r3, r0, #4294967295
 800cada:	d100      	bne.n	800cade <memcpy+0xc>
 800cadc:	4770      	bx	lr
 800cade:	b510      	push	{r4, lr}
 800cae0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cae4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cae8:	4291      	cmp	r1, r2
 800caea:	d1f9      	bne.n	800cae0 <memcpy+0xe>
 800caec:	bd10      	pop	{r4, pc}

0800caee <memset>:
 800caee:	4402      	add	r2, r0
 800caf0:	4603      	mov	r3, r0
 800caf2:	4293      	cmp	r3, r2
 800caf4:	d100      	bne.n	800caf8 <memset+0xa>
 800caf6:	4770      	bx	lr
 800caf8:	f803 1b01 	strb.w	r1, [r3], #1
 800cafc:	e7f9      	b.n	800caf2 <memset+0x4>
	...

0800cb00 <sbrk_aligned>:
 800cb00:	b570      	push	{r4, r5, r6, lr}
 800cb02:	4e0e      	ldr	r6, [pc, #56]	; (800cb3c <sbrk_aligned+0x3c>)
 800cb04:	460c      	mov	r4, r1
 800cb06:	6831      	ldr	r1, [r6, #0]
 800cb08:	4605      	mov	r5, r0
 800cb0a:	b911      	cbnz	r1, 800cb12 <sbrk_aligned+0x12>
 800cb0c:	f000 fdee 	bl	800d6ec <_sbrk_r>
 800cb10:	6030      	str	r0, [r6, #0]
 800cb12:	4621      	mov	r1, r4
 800cb14:	4628      	mov	r0, r5
 800cb16:	f000 fde9 	bl	800d6ec <_sbrk_r>
 800cb1a:	1c43      	adds	r3, r0, #1
 800cb1c:	d00a      	beq.n	800cb34 <sbrk_aligned+0x34>
 800cb1e:	1cc4      	adds	r4, r0, #3
 800cb20:	f024 0403 	bic.w	r4, r4, #3
 800cb24:	42a0      	cmp	r0, r4
 800cb26:	d007      	beq.n	800cb38 <sbrk_aligned+0x38>
 800cb28:	1a21      	subs	r1, r4, r0
 800cb2a:	4628      	mov	r0, r5
 800cb2c:	f000 fdde 	bl	800d6ec <_sbrk_r>
 800cb30:	3001      	adds	r0, #1
 800cb32:	d101      	bne.n	800cb38 <sbrk_aligned+0x38>
 800cb34:	f04f 34ff 	mov.w	r4, #4294967295
 800cb38:	4620      	mov	r0, r4
 800cb3a:	bd70      	pop	{r4, r5, r6, pc}
 800cb3c:	200054d0 	.word	0x200054d0

0800cb40 <_malloc_r>:
 800cb40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb44:	1ccd      	adds	r5, r1, #3
 800cb46:	f025 0503 	bic.w	r5, r5, #3
 800cb4a:	3508      	adds	r5, #8
 800cb4c:	2d0c      	cmp	r5, #12
 800cb4e:	bf38      	it	cc
 800cb50:	250c      	movcc	r5, #12
 800cb52:	2d00      	cmp	r5, #0
 800cb54:	4607      	mov	r7, r0
 800cb56:	db01      	blt.n	800cb5c <_malloc_r+0x1c>
 800cb58:	42a9      	cmp	r1, r5
 800cb5a:	d905      	bls.n	800cb68 <_malloc_r+0x28>
 800cb5c:	230c      	movs	r3, #12
 800cb5e:	603b      	str	r3, [r7, #0]
 800cb60:	2600      	movs	r6, #0
 800cb62:	4630      	mov	r0, r6
 800cb64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb68:	4e2e      	ldr	r6, [pc, #184]	; (800cc24 <_malloc_r+0xe4>)
 800cb6a:	f001 feb5 	bl	800e8d8 <__malloc_lock>
 800cb6e:	6833      	ldr	r3, [r6, #0]
 800cb70:	461c      	mov	r4, r3
 800cb72:	bb34      	cbnz	r4, 800cbc2 <_malloc_r+0x82>
 800cb74:	4629      	mov	r1, r5
 800cb76:	4638      	mov	r0, r7
 800cb78:	f7ff ffc2 	bl	800cb00 <sbrk_aligned>
 800cb7c:	1c43      	adds	r3, r0, #1
 800cb7e:	4604      	mov	r4, r0
 800cb80:	d14d      	bne.n	800cc1e <_malloc_r+0xde>
 800cb82:	6834      	ldr	r4, [r6, #0]
 800cb84:	4626      	mov	r6, r4
 800cb86:	2e00      	cmp	r6, #0
 800cb88:	d140      	bne.n	800cc0c <_malloc_r+0xcc>
 800cb8a:	6823      	ldr	r3, [r4, #0]
 800cb8c:	4631      	mov	r1, r6
 800cb8e:	4638      	mov	r0, r7
 800cb90:	eb04 0803 	add.w	r8, r4, r3
 800cb94:	f000 fdaa 	bl	800d6ec <_sbrk_r>
 800cb98:	4580      	cmp	r8, r0
 800cb9a:	d13a      	bne.n	800cc12 <_malloc_r+0xd2>
 800cb9c:	6821      	ldr	r1, [r4, #0]
 800cb9e:	3503      	adds	r5, #3
 800cba0:	1a6d      	subs	r5, r5, r1
 800cba2:	f025 0503 	bic.w	r5, r5, #3
 800cba6:	3508      	adds	r5, #8
 800cba8:	2d0c      	cmp	r5, #12
 800cbaa:	bf38      	it	cc
 800cbac:	250c      	movcc	r5, #12
 800cbae:	4629      	mov	r1, r5
 800cbb0:	4638      	mov	r0, r7
 800cbb2:	f7ff ffa5 	bl	800cb00 <sbrk_aligned>
 800cbb6:	3001      	adds	r0, #1
 800cbb8:	d02b      	beq.n	800cc12 <_malloc_r+0xd2>
 800cbba:	6823      	ldr	r3, [r4, #0]
 800cbbc:	442b      	add	r3, r5
 800cbbe:	6023      	str	r3, [r4, #0]
 800cbc0:	e00e      	b.n	800cbe0 <_malloc_r+0xa0>
 800cbc2:	6822      	ldr	r2, [r4, #0]
 800cbc4:	1b52      	subs	r2, r2, r5
 800cbc6:	d41e      	bmi.n	800cc06 <_malloc_r+0xc6>
 800cbc8:	2a0b      	cmp	r2, #11
 800cbca:	d916      	bls.n	800cbfa <_malloc_r+0xba>
 800cbcc:	1961      	adds	r1, r4, r5
 800cbce:	42a3      	cmp	r3, r4
 800cbd0:	6025      	str	r5, [r4, #0]
 800cbd2:	bf18      	it	ne
 800cbd4:	6059      	strne	r1, [r3, #4]
 800cbd6:	6863      	ldr	r3, [r4, #4]
 800cbd8:	bf08      	it	eq
 800cbda:	6031      	streq	r1, [r6, #0]
 800cbdc:	5162      	str	r2, [r4, r5]
 800cbde:	604b      	str	r3, [r1, #4]
 800cbe0:	4638      	mov	r0, r7
 800cbe2:	f104 060b 	add.w	r6, r4, #11
 800cbe6:	f001 fe7d 	bl	800e8e4 <__malloc_unlock>
 800cbea:	f026 0607 	bic.w	r6, r6, #7
 800cbee:	1d23      	adds	r3, r4, #4
 800cbf0:	1af2      	subs	r2, r6, r3
 800cbf2:	d0b6      	beq.n	800cb62 <_malloc_r+0x22>
 800cbf4:	1b9b      	subs	r3, r3, r6
 800cbf6:	50a3      	str	r3, [r4, r2]
 800cbf8:	e7b3      	b.n	800cb62 <_malloc_r+0x22>
 800cbfa:	6862      	ldr	r2, [r4, #4]
 800cbfc:	42a3      	cmp	r3, r4
 800cbfe:	bf0c      	ite	eq
 800cc00:	6032      	streq	r2, [r6, #0]
 800cc02:	605a      	strne	r2, [r3, #4]
 800cc04:	e7ec      	b.n	800cbe0 <_malloc_r+0xa0>
 800cc06:	4623      	mov	r3, r4
 800cc08:	6864      	ldr	r4, [r4, #4]
 800cc0a:	e7b2      	b.n	800cb72 <_malloc_r+0x32>
 800cc0c:	4634      	mov	r4, r6
 800cc0e:	6876      	ldr	r6, [r6, #4]
 800cc10:	e7b9      	b.n	800cb86 <_malloc_r+0x46>
 800cc12:	230c      	movs	r3, #12
 800cc14:	603b      	str	r3, [r7, #0]
 800cc16:	4638      	mov	r0, r7
 800cc18:	f001 fe64 	bl	800e8e4 <__malloc_unlock>
 800cc1c:	e7a1      	b.n	800cb62 <_malloc_r+0x22>
 800cc1e:	6025      	str	r5, [r4, #0]
 800cc20:	e7de      	b.n	800cbe0 <_malloc_r+0xa0>
 800cc22:	bf00      	nop
 800cc24:	200054cc 	.word	0x200054cc

0800cc28 <__cvt>:
 800cc28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cc2c:	ec55 4b10 	vmov	r4, r5, d0
 800cc30:	2d00      	cmp	r5, #0
 800cc32:	460e      	mov	r6, r1
 800cc34:	4619      	mov	r1, r3
 800cc36:	462b      	mov	r3, r5
 800cc38:	bfbb      	ittet	lt
 800cc3a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800cc3e:	461d      	movlt	r5, r3
 800cc40:	2300      	movge	r3, #0
 800cc42:	232d      	movlt	r3, #45	; 0x2d
 800cc44:	700b      	strb	r3, [r1, #0]
 800cc46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cc48:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800cc4c:	4691      	mov	r9, r2
 800cc4e:	f023 0820 	bic.w	r8, r3, #32
 800cc52:	bfbc      	itt	lt
 800cc54:	4622      	movlt	r2, r4
 800cc56:	4614      	movlt	r4, r2
 800cc58:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800cc5c:	d005      	beq.n	800cc6a <__cvt+0x42>
 800cc5e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800cc62:	d100      	bne.n	800cc66 <__cvt+0x3e>
 800cc64:	3601      	adds	r6, #1
 800cc66:	2102      	movs	r1, #2
 800cc68:	e000      	b.n	800cc6c <__cvt+0x44>
 800cc6a:	2103      	movs	r1, #3
 800cc6c:	ab03      	add	r3, sp, #12
 800cc6e:	9301      	str	r3, [sp, #4]
 800cc70:	ab02      	add	r3, sp, #8
 800cc72:	9300      	str	r3, [sp, #0]
 800cc74:	ec45 4b10 	vmov	d0, r4, r5
 800cc78:	4653      	mov	r3, sl
 800cc7a:	4632      	mov	r2, r6
 800cc7c:	f000 fef8 	bl	800da70 <_dtoa_r>
 800cc80:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800cc84:	4607      	mov	r7, r0
 800cc86:	d102      	bne.n	800cc8e <__cvt+0x66>
 800cc88:	f019 0f01 	tst.w	r9, #1
 800cc8c:	d022      	beq.n	800ccd4 <__cvt+0xac>
 800cc8e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800cc92:	eb07 0906 	add.w	r9, r7, r6
 800cc96:	d110      	bne.n	800ccba <__cvt+0x92>
 800cc98:	783b      	ldrb	r3, [r7, #0]
 800cc9a:	2b30      	cmp	r3, #48	; 0x30
 800cc9c:	d10a      	bne.n	800ccb4 <__cvt+0x8c>
 800cc9e:	2200      	movs	r2, #0
 800cca0:	2300      	movs	r3, #0
 800cca2:	4620      	mov	r0, r4
 800cca4:	4629      	mov	r1, r5
 800cca6:	f7f3 ff0f 	bl	8000ac8 <__aeabi_dcmpeq>
 800ccaa:	b918      	cbnz	r0, 800ccb4 <__cvt+0x8c>
 800ccac:	f1c6 0601 	rsb	r6, r6, #1
 800ccb0:	f8ca 6000 	str.w	r6, [sl]
 800ccb4:	f8da 3000 	ldr.w	r3, [sl]
 800ccb8:	4499      	add	r9, r3
 800ccba:	2200      	movs	r2, #0
 800ccbc:	2300      	movs	r3, #0
 800ccbe:	4620      	mov	r0, r4
 800ccc0:	4629      	mov	r1, r5
 800ccc2:	f7f3 ff01 	bl	8000ac8 <__aeabi_dcmpeq>
 800ccc6:	b108      	cbz	r0, 800cccc <__cvt+0xa4>
 800ccc8:	f8cd 900c 	str.w	r9, [sp, #12]
 800cccc:	2230      	movs	r2, #48	; 0x30
 800ccce:	9b03      	ldr	r3, [sp, #12]
 800ccd0:	454b      	cmp	r3, r9
 800ccd2:	d307      	bcc.n	800cce4 <__cvt+0xbc>
 800ccd4:	9b03      	ldr	r3, [sp, #12]
 800ccd6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ccd8:	1bdb      	subs	r3, r3, r7
 800ccda:	4638      	mov	r0, r7
 800ccdc:	6013      	str	r3, [r2, #0]
 800ccde:	b004      	add	sp, #16
 800cce0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cce4:	1c59      	adds	r1, r3, #1
 800cce6:	9103      	str	r1, [sp, #12]
 800cce8:	701a      	strb	r2, [r3, #0]
 800ccea:	e7f0      	b.n	800ccce <__cvt+0xa6>

0800ccec <__exponent>:
 800ccec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ccee:	4603      	mov	r3, r0
 800ccf0:	2900      	cmp	r1, #0
 800ccf2:	bfb8      	it	lt
 800ccf4:	4249      	neglt	r1, r1
 800ccf6:	f803 2b02 	strb.w	r2, [r3], #2
 800ccfa:	bfb4      	ite	lt
 800ccfc:	222d      	movlt	r2, #45	; 0x2d
 800ccfe:	222b      	movge	r2, #43	; 0x2b
 800cd00:	2909      	cmp	r1, #9
 800cd02:	7042      	strb	r2, [r0, #1]
 800cd04:	dd2a      	ble.n	800cd5c <__exponent+0x70>
 800cd06:	f10d 0407 	add.w	r4, sp, #7
 800cd0a:	46a4      	mov	ip, r4
 800cd0c:	270a      	movs	r7, #10
 800cd0e:	46a6      	mov	lr, r4
 800cd10:	460a      	mov	r2, r1
 800cd12:	fb91 f6f7 	sdiv	r6, r1, r7
 800cd16:	fb07 1516 	mls	r5, r7, r6, r1
 800cd1a:	3530      	adds	r5, #48	; 0x30
 800cd1c:	2a63      	cmp	r2, #99	; 0x63
 800cd1e:	f104 34ff 	add.w	r4, r4, #4294967295
 800cd22:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800cd26:	4631      	mov	r1, r6
 800cd28:	dcf1      	bgt.n	800cd0e <__exponent+0x22>
 800cd2a:	3130      	adds	r1, #48	; 0x30
 800cd2c:	f1ae 0502 	sub.w	r5, lr, #2
 800cd30:	f804 1c01 	strb.w	r1, [r4, #-1]
 800cd34:	1c44      	adds	r4, r0, #1
 800cd36:	4629      	mov	r1, r5
 800cd38:	4561      	cmp	r1, ip
 800cd3a:	d30a      	bcc.n	800cd52 <__exponent+0x66>
 800cd3c:	f10d 0209 	add.w	r2, sp, #9
 800cd40:	eba2 020e 	sub.w	r2, r2, lr
 800cd44:	4565      	cmp	r5, ip
 800cd46:	bf88      	it	hi
 800cd48:	2200      	movhi	r2, #0
 800cd4a:	4413      	add	r3, r2
 800cd4c:	1a18      	subs	r0, r3, r0
 800cd4e:	b003      	add	sp, #12
 800cd50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd52:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cd56:	f804 2f01 	strb.w	r2, [r4, #1]!
 800cd5a:	e7ed      	b.n	800cd38 <__exponent+0x4c>
 800cd5c:	2330      	movs	r3, #48	; 0x30
 800cd5e:	3130      	adds	r1, #48	; 0x30
 800cd60:	7083      	strb	r3, [r0, #2]
 800cd62:	70c1      	strb	r1, [r0, #3]
 800cd64:	1d03      	adds	r3, r0, #4
 800cd66:	e7f1      	b.n	800cd4c <__exponent+0x60>

0800cd68 <_printf_float>:
 800cd68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd6c:	ed2d 8b02 	vpush	{d8}
 800cd70:	b08d      	sub	sp, #52	; 0x34
 800cd72:	460c      	mov	r4, r1
 800cd74:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800cd78:	4616      	mov	r6, r2
 800cd7a:	461f      	mov	r7, r3
 800cd7c:	4605      	mov	r5, r0
 800cd7e:	f001 fd27 	bl	800e7d0 <_localeconv_r>
 800cd82:	f8d0 a000 	ldr.w	sl, [r0]
 800cd86:	4650      	mov	r0, sl
 800cd88:	f7f3 fa22 	bl	80001d0 <strlen>
 800cd8c:	2300      	movs	r3, #0
 800cd8e:	930a      	str	r3, [sp, #40]	; 0x28
 800cd90:	6823      	ldr	r3, [r4, #0]
 800cd92:	9305      	str	r3, [sp, #20]
 800cd94:	f8d8 3000 	ldr.w	r3, [r8]
 800cd98:	f894 b018 	ldrb.w	fp, [r4, #24]
 800cd9c:	3307      	adds	r3, #7
 800cd9e:	f023 0307 	bic.w	r3, r3, #7
 800cda2:	f103 0208 	add.w	r2, r3, #8
 800cda6:	f8c8 2000 	str.w	r2, [r8]
 800cdaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdae:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800cdb2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800cdb6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800cdba:	9307      	str	r3, [sp, #28]
 800cdbc:	f8cd 8018 	str.w	r8, [sp, #24]
 800cdc0:	ee08 0a10 	vmov	s16, r0
 800cdc4:	4b9f      	ldr	r3, [pc, #636]	; (800d044 <_printf_float+0x2dc>)
 800cdc6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cdca:	f04f 32ff 	mov.w	r2, #4294967295
 800cdce:	f7f3 fead 	bl	8000b2c <__aeabi_dcmpun>
 800cdd2:	bb88      	cbnz	r0, 800ce38 <_printf_float+0xd0>
 800cdd4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cdd8:	4b9a      	ldr	r3, [pc, #616]	; (800d044 <_printf_float+0x2dc>)
 800cdda:	f04f 32ff 	mov.w	r2, #4294967295
 800cdde:	f7f3 fe87 	bl	8000af0 <__aeabi_dcmple>
 800cde2:	bb48      	cbnz	r0, 800ce38 <_printf_float+0xd0>
 800cde4:	2200      	movs	r2, #0
 800cde6:	2300      	movs	r3, #0
 800cde8:	4640      	mov	r0, r8
 800cdea:	4649      	mov	r1, r9
 800cdec:	f7f3 fe76 	bl	8000adc <__aeabi_dcmplt>
 800cdf0:	b110      	cbz	r0, 800cdf8 <_printf_float+0x90>
 800cdf2:	232d      	movs	r3, #45	; 0x2d
 800cdf4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cdf8:	4b93      	ldr	r3, [pc, #588]	; (800d048 <_printf_float+0x2e0>)
 800cdfa:	4894      	ldr	r0, [pc, #592]	; (800d04c <_printf_float+0x2e4>)
 800cdfc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800ce00:	bf94      	ite	ls
 800ce02:	4698      	movls	r8, r3
 800ce04:	4680      	movhi	r8, r0
 800ce06:	2303      	movs	r3, #3
 800ce08:	6123      	str	r3, [r4, #16]
 800ce0a:	9b05      	ldr	r3, [sp, #20]
 800ce0c:	f023 0204 	bic.w	r2, r3, #4
 800ce10:	6022      	str	r2, [r4, #0]
 800ce12:	f04f 0900 	mov.w	r9, #0
 800ce16:	9700      	str	r7, [sp, #0]
 800ce18:	4633      	mov	r3, r6
 800ce1a:	aa0b      	add	r2, sp, #44	; 0x2c
 800ce1c:	4621      	mov	r1, r4
 800ce1e:	4628      	mov	r0, r5
 800ce20:	f000 f9d8 	bl	800d1d4 <_printf_common>
 800ce24:	3001      	adds	r0, #1
 800ce26:	f040 8090 	bne.w	800cf4a <_printf_float+0x1e2>
 800ce2a:	f04f 30ff 	mov.w	r0, #4294967295
 800ce2e:	b00d      	add	sp, #52	; 0x34
 800ce30:	ecbd 8b02 	vpop	{d8}
 800ce34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce38:	4642      	mov	r2, r8
 800ce3a:	464b      	mov	r3, r9
 800ce3c:	4640      	mov	r0, r8
 800ce3e:	4649      	mov	r1, r9
 800ce40:	f7f3 fe74 	bl	8000b2c <__aeabi_dcmpun>
 800ce44:	b140      	cbz	r0, 800ce58 <_printf_float+0xf0>
 800ce46:	464b      	mov	r3, r9
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	bfbc      	itt	lt
 800ce4c:	232d      	movlt	r3, #45	; 0x2d
 800ce4e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ce52:	487f      	ldr	r0, [pc, #508]	; (800d050 <_printf_float+0x2e8>)
 800ce54:	4b7f      	ldr	r3, [pc, #508]	; (800d054 <_printf_float+0x2ec>)
 800ce56:	e7d1      	b.n	800cdfc <_printf_float+0x94>
 800ce58:	6863      	ldr	r3, [r4, #4]
 800ce5a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800ce5e:	9206      	str	r2, [sp, #24]
 800ce60:	1c5a      	adds	r2, r3, #1
 800ce62:	d13f      	bne.n	800cee4 <_printf_float+0x17c>
 800ce64:	2306      	movs	r3, #6
 800ce66:	6063      	str	r3, [r4, #4]
 800ce68:	9b05      	ldr	r3, [sp, #20]
 800ce6a:	6861      	ldr	r1, [r4, #4]
 800ce6c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800ce70:	2300      	movs	r3, #0
 800ce72:	9303      	str	r3, [sp, #12]
 800ce74:	ab0a      	add	r3, sp, #40	; 0x28
 800ce76:	e9cd b301 	strd	fp, r3, [sp, #4]
 800ce7a:	ab09      	add	r3, sp, #36	; 0x24
 800ce7c:	ec49 8b10 	vmov	d0, r8, r9
 800ce80:	9300      	str	r3, [sp, #0]
 800ce82:	6022      	str	r2, [r4, #0]
 800ce84:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ce88:	4628      	mov	r0, r5
 800ce8a:	f7ff fecd 	bl	800cc28 <__cvt>
 800ce8e:	9b06      	ldr	r3, [sp, #24]
 800ce90:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ce92:	2b47      	cmp	r3, #71	; 0x47
 800ce94:	4680      	mov	r8, r0
 800ce96:	d108      	bne.n	800ceaa <_printf_float+0x142>
 800ce98:	1cc8      	adds	r0, r1, #3
 800ce9a:	db02      	blt.n	800cea2 <_printf_float+0x13a>
 800ce9c:	6863      	ldr	r3, [r4, #4]
 800ce9e:	4299      	cmp	r1, r3
 800cea0:	dd41      	ble.n	800cf26 <_printf_float+0x1be>
 800cea2:	f1ab 0b02 	sub.w	fp, fp, #2
 800cea6:	fa5f fb8b 	uxtb.w	fp, fp
 800ceaa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ceae:	d820      	bhi.n	800cef2 <_printf_float+0x18a>
 800ceb0:	3901      	subs	r1, #1
 800ceb2:	465a      	mov	r2, fp
 800ceb4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ceb8:	9109      	str	r1, [sp, #36]	; 0x24
 800ceba:	f7ff ff17 	bl	800ccec <__exponent>
 800cebe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cec0:	1813      	adds	r3, r2, r0
 800cec2:	2a01      	cmp	r2, #1
 800cec4:	4681      	mov	r9, r0
 800cec6:	6123      	str	r3, [r4, #16]
 800cec8:	dc02      	bgt.n	800ced0 <_printf_float+0x168>
 800ceca:	6822      	ldr	r2, [r4, #0]
 800cecc:	07d2      	lsls	r2, r2, #31
 800cece:	d501      	bpl.n	800ced4 <_printf_float+0x16c>
 800ced0:	3301      	adds	r3, #1
 800ced2:	6123      	str	r3, [r4, #16]
 800ced4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d09c      	beq.n	800ce16 <_printf_float+0xae>
 800cedc:	232d      	movs	r3, #45	; 0x2d
 800cede:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cee2:	e798      	b.n	800ce16 <_printf_float+0xae>
 800cee4:	9a06      	ldr	r2, [sp, #24]
 800cee6:	2a47      	cmp	r2, #71	; 0x47
 800cee8:	d1be      	bne.n	800ce68 <_printf_float+0x100>
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	d1bc      	bne.n	800ce68 <_printf_float+0x100>
 800ceee:	2301      	movs	r3, #1
 800cef0:	e7b9      	b.n	800ce66 <_printf_float+0xfe>
 800cef2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800cef6:	d118      	bne.n	800cf2a <_printf_float+0x1c2>
 800cef8:	2900      	cmp	r1, #0
 800cefa:	6863      	ldr	r3, [r4, #4]
 800cefc:	dd0b      	ble.n	800cf16 <_printf_float+0x1ae>
 800cefe:	6121      	str	r1, [r4, #16]
 800cf00:	b913      	cbnz	r3, 800cf08 <_printf_float+0x1a0>
 800cf02:	6822      	ldr	r2, [r4, #0]
 800cf04:	07d0      	lsls	r0, r2, #31
 800cf06:	d502      	bpl.n	800cf0e <_printf_float+0x1a6>
 800cf08:	3301      	adds	r3, #1
 800cf0a:	440b      	add	r3, r1
 800cf0c:	6123      	str	r3, [r4, #16]
 800cf0e:	65a1      	str	r1, [r4, #88]	; 0x58
 800cf10:	f04f 0900 	mov.w	r9, #0
 800cf14:	e7de      	b.n	800ced4 <_printf_float+0x16c>
 800cf16:	b913      	cbnz	r3, 800cf1e <_printf_float+0x1b6>
 800cf18:	6822      	ldr	r2, [r4, #0]
 800cf1a:	07d2      	lsls	r2, r2, #31
 800cf1c:	d501      	bpl.n	800cf22 <_printf_float+0x1ba>
 800cf1e:	3302      	adds	r3, #2
 800cf20:	e7f4      	b.n	800cf0c <_printf_float+0x1a4>
 800cf22:	2301      	movs	r3, #1
 800cf24:	e7f2      	b.n	800cf0c <_printf_float+0x1a4>
 800cf26:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800cf2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cf2c:	4299      	cmp	r1, r3
 800cf2e:	db05      	blt.n	800cf3c <_printf_float+0x1d4>
 800cf30:	6823      	ldr	r3, [r4, #0]
 800cf32:	6121      	str	r1, [r4, #16]
 800cf34:	07d8      	lsls	r0, r3, #31
 800cf36:	d5ea      	bpl.n	800cf0e <_printf_float+0x1a6>
 800cf38:	1c4b      	adds	r3, r1, #1
 800cf3a:	e7e7      	b.n	800cf0c <_printf_float+0x1a4>
 800cf3c:	2900      	cmp	r1, #0
 800cf3e:	bfd4      	ite	le
 800cf40:	f1c1 0202 	rsble	r2, r1, #2
 800cf44:	2201      	movgt	r2, #1
 800cf46:	4413      	add	r3, r2
 800cf48:	e7e0      	b.n	800cf0c <_printf_float+0x1a4>
 800cf4a:	6823      	ldr	r3, [r4, #0]
 800cf4c:	055a      	lsls	r2, r3, #21
 800cf4e:	d407      	bmi.n	800cf60 <_printf_float+0x1f8>
 800cf50:	6923      	ldr	r3, [r4, #16]
 800cf52:	4642      	mov	r2, r8
 800cf54:	4631      	mov	r1, r6
 800cf56:	4628      	mov	r0, r5
 800cf58:	47b8      	blx	r7
 800cf5a:	3001      	adds	r0, #1
 800cf5c:	d12c      	bne.n	800cfb8 <_printf_float+0x250>
 800cf5e:	e764      	b.n	800ce2a <_printf_float+0xc2>
 800cf60:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800cf64:	f240 80e0 	bls.w	800d128 <_printf_float+0x3c0>
 800cf68:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800cf6c:	2200      	movs	r2, #0
 800cf6e:	2300      	movs	r3, #0
 800cf70:	f7f3 fdaa 	bl	8000ac8 <__aeabi_dcmpeq>
 800cf74:	2800      	cmp	r0, #0
 800cf76:	d034      	beq.n	800cfe2 <_printf_float+0x27a>
 800cf78:	4a37      	ldr	r2, [pc, #220]	; (800d058 <_printf_float+0x2f0>)
 800cf7a:	2301      	movs	r3, #1
 800cf7c:	4631      	mov	r1, r6
 800cf7e:	4628      	mov	r0, r5
 800cf80:	47b8      	blx	r7
 800cf82:	3001      	adds	r0, #1
 800cf84:	f43f af51 	beq.w	800ce2a <_printf_float+0xc2>
 800cf88:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cf8c:	429a      	cmp	r2, r3
 800cf8e:	db02      	blt.n	800cf96 <_printf_float+0x22e>
 800cf90:	6823      	ldr	r3, [r4, #0]
 800cf92:	07d8      	lsls	r0, r3, #31
 800cf94:	d510      	bpl.n	800cfb8 <_printf_float+0x250>
 800cf96:	ee18 3a10 	vmov	r3, s16
 800cf9a:	4652      	mov	r2, sl
 800cf9c:	4631      	mov	r1, r6
 800cf9e:	4628      	mov	r0, r5
 800cfa0:	47b8      	blx	r7
 800cfa2:	3001      	adds	r0, #1
 800cfa4:	f43f af41 	beq.w	800ce2a <_printf_float+0xc2>
 800cfa8:	f04f 0800 	mov.w	r8, #0
 800cfac:	f104 091a 	add.w	r9, r4, #26
 800cfb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cfb2:	3b01      	subs	r3, #1
 800cfb4:	4543      	cmp	r3, r8
 800cfb6:	dc09      	bgt.n	800cfcc <_printf_float+0x264>
 800cfb8:	6823      	ldr	r3, [r4, #0]
 800cfba:	079b      	lsls	r3, r3, #30
 800cfbc:	f100 8105 	bmi.w	800d1ca <_printf_float+0x462>
 800cfc0:	68e0      	ldr	r0, [r4, #12]
 800cfc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cfc4:	4298      	cmp	r0, r3
 800cfc6:	bfb8      	it	lt
 800cfc8:	4618      	movlt	r0, r3
 800cfca:	e730      	b.n	800ce2e <_printf_float+0xc6>
 800cfcc:	2301      	movs	r3, #1
 800cfce:	464a      	mov	r2, r9
 800cfd0:	4631      	mov	r1, r6
 800cfd2:	4628      	mov	r0, r5
 800cfd4:	47b8      	blx	r7
 800cfd6:	3001      	adds	r0, #1
 800cfd8:	f43f af27 	beq.w	800ce2a <_printf_float+0xc2>
 800cfdc:	f108 0801 	add.w	r8, r8, #1
 800cfe0:	e7e6      	b.n	800cfb0 <_printf_float+0x248>
 800cfe2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	dc39      	bgt.n	800d05c <_printf_float+0x2f4>
 800cfe8:	4a1b      	ldr	r2, [pc, #108]	; (800d058 <_printf_float+0x2f0>)
 800cfea:	2301      	movs	r3, #1
 800cfec:	4631      	mov	r1, r6
 800cfee:	4628      	mov	r0, r5
 800cff0:	47b8      	blx	r7
 800cff2:	3001      	adds	r0, #1
 800cff4:	f43f af19 	beq.w	800ce2a <_printf_float+0xc2>
 800cff8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cffc:	4313      	orrs	r3, r2
 800cffe:	d102      	bne.n	800d006 <_printf_float+0x29e>
 800d000:	6823      	ldr	r3, [r4, #0]
 800d002:	07d9      	lsls	r1, r3, #31
 800d004:	d5d8      	bpl.n	800cfb8 <_printf_float+0x250>
 800d006:	ee18 3a10 	vmov	r3, s16
 800d00a:	4652      	mov	r2, sl
 800d00c:	4631      	mov	r1, r6
 800d00e:	4628      	mov	r0, r5
 800d010:	47b8      	blx	r7
 800d012:	3001      	adds	r0, #1
 800d014:	f43f af09 	beq.w	800ce2a <_printf_float+0xc2>
 800d018:	f04f 0900 	mov.w	r9, #0
 800d01c:	f104 0a1a 	add.w	sl, r4, #26
 800d020:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d022:	425b      	negs	r3, r3
 800d024:	454b      	cmp	r3, r9
 800d026:	dc01      	bgt.n	800d02c <_printf_float+0x2c4>
 800d028:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d02a:	e792      	b.n	800cf52 <_printf_float+0x1ea>
 800d02c:	2301      	movs	r3, #1
 800d02e:	4652      	mov	r2, sl
 800d030:	4631      	mov	r1, r6
 800d032:	4628      	mov	r0, r5
 800d034:	47b8      	blx	r7
 800d036:	3001      	adds	r0, #1
 800d038:	f43f aef7 	beq.w	800ce2a <_printf_float+0xc2>
 800d03c:	f109 0901 	add.w	r9, r9, #1
 800d040:	e7ee      	b.n	800d020 <_printf_float+0x2b8>
 800d042:	bf00      	nop
 800d044:	7fefffff 	.word	0x7fefffff
 800d048:	0801101c 	.word	0x0801101c
 800d04c:	08011020 	.word	0x08011020
 800d050:	08011028 	.word	0x08011028
 800d054:	08011024 	.word	0x08011024
 800d058:	0801102c 	.word	0x0801102c
 800d05c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d05e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d060:	429a      	cmp	r2, r3
 800d062:	bfa8      	it	ge
 800d064:	461a      	movge	r2, r3
 800d066:	2a00      	cmp	r2, #0
 800d068:	4691      	mov	r9, r2
 800d06a:	dc37      	bgt.n	800d0dc <_printf_float+0x374>
 800d06c:	f04f 0b00 	mov.w	fp, #0
 800d070:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d074:	f104 021a 	add.w	r2, r4, #26
 800d078:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d07a:	9305      	str	r3, [sp, #20]
 800d07c:	eba3 0309 	sub.w	r3, r3, r9
 800d080:	455b      	cmp	r3, fp
 800d082:	dc33      	bgt.n	800d0ec <_printf_float+0x384>
 800d084:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d088:	429a      	cmp	r2, r3
 800d08a:	db3b      	blt.n	800d104 <_printf_float+0x39c>
 800d08c:	6823      	ldr	r3, [r4, #0]
 800d08e:	07da      	lsls	r2, r3, #31
 800d090:	d438      	bmi.n	800d104 <_printf_float+0x39c>
 800d092:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d094:	9a05      	ldr	r2, [sp, #20]
 800d096:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d098:	1a9a      	subs	r2, r3, r2
 800d09a:	eba3 0901 	sub.w	r9, r3, r1
 800d09e:	4591      	cmp	r9, r2
 800d0a0:	bfa8      	it	ge
 800d0a2:	4691      	movge	r9, r2
 800d0a4:	f1b9 0f00 	cmp.w	r9, #0
 800d0a8:	dc35      	bgt.n	800d116 <_printf_float+0x3ae>
 800d0aa:	f04f 0800 	mov.w	r8, #0
 800d0ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d0b2:	f104 0a1a 	add.w	sl, r4, #26
 800d0b6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d0ba:	1a9b      	subs	r3, r3, r2
 800d0bc:	eba3 0309 	sub.w	r3, r3, r9
 800d0c0:	4543      	cmp	r3, r8
 800d0c2:	f77f af79 	ble.w	800cfb8 <_printf_float+0x250>
 800d0c6:	2301      	movs	r3, #1
 800d0c8:	4652      	mov	r2, sl
 800d0ca:	4631      	mov	r1, r6
 800d0cc:	4628      	mov	r0, r5
 800d0ce:	47b8      	blx	r7
 800d0d0:	3001      	adds	r0, #1
 800d0d2:	f43f aeaa 	beq.w	800ce2a <_printf_float+0xc2>
 800d0d6:	f108 0801 	add.w	r8, r8, #1
 800d0da:	e7ec      	b.n	800d0b6 <_printf_float+0x34e>
 800d0dc:	4613      	mov	r3, r2
 800d0de:	4631      	mov	r1, r6
 800d0e0:	4642      	mov	r2, r8
 800d0e2:	4628      	mov	r0, r5
 800d0e4:	47b8      	blx	r7
 800d0e6:	3001      	adds	r0, #1
 800d0e8:	d1c0      	bne.n	800d06c <_printf_float+0x304>
 800d0ea:	e69e      	b.n	800ce2a <_printf_float+0xc2>
 800d0ec:	2301      	movs	r3, #1
 800d0ee:	4631      	mov	r1, r6
 800d0f0:	4628      	mov	r0, r5
 800d0f2:	9205      	str	r2, [sp, #20]
 800d0f4:	47b8      	blx	r7
 800d0f6:	3001      	adds	r0, #1
 800d0f8:	f43f ae97 	beq.w	800ce2a <_printf_float+0xc2>
 800d0fc:	9a05      	ldr	r2, [sp, #20]
 800d0fe:	f10b 0b01 	add.w	fp, fp, #1
 800d102:	e7b9      	b.n	800d078 <_printf_float+0x310>
 800d104:	ee18 3a10 	vmov	r3, s16
 800d108:	4652      	mov	r2, sl
 800d10a:	4631      	mov	r1, r6
 800d10c:	4628      	mov	r0, r5
 800d10e:	47b8      	blx	r7
 800d110:	3001      	adds	r0, #1
 800d112:	d1be      	bne.n	800d092 <_printf_float+0x32a>
 800d114:	e689      	b.n	800ce2a <_printf_float+0xc2>
 800d116:	9a05      	ldr	r2, [sp, #20]
 800d118:	464b      	mov	r3, r9
 800d11a:	4442      	add	r2, r8
 800d11c:	4631      	mov	r1, r6
 800d11e:	4628      	mov	r0, r5
 800d120:	47b8      	blx	r7
 800d122:	3001      	adds	r0, #1
 800d124:	d1c1      	bne.n	800d0aa <_printf_float+0x342>
 800d126:	e680      	b.n	800ce2a <_printf_float+0xc2>
 800d128:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d12a:	2a01      	cmp	r2, #1
 800d12c:	dc01      	bgt.n	800d132 <_printf_float+0x3ca>
 800d12e:	07db      	lsls	r3, r3, #31
 800d130:	d538      	bpl.n	800d1a4 <_printf_float+0x43c>
 800d132:	2301      	movs	r3, #1
 800d134:	4642      	mov	r2, r8
 800d136:	4631      	mov	r1, r6
 800d138:	4628      	mov	r0, r5
 800d13a:	47b8      	blx	r7
 800d13c:	3001      	adds	r0, #1
 800d13e:	f43f ae74 	beq.w	800ce2a <_printf_float+0xc2>
 800d142:	ee18 3a10 	vmov	r3, s16
 800d146:	4652      	mov	r2, sl
 800d148:	4631      	mov	r1, r6
 800d14a:	4628      	mov	r0, r5
 800d14c:	47b8      	blx	r7
 800d14e:	3001      	adds	r0, #1
 800d150:	f43f ae6b 	beq.w	800ce2a <_printf_float+0xc2>
 800d154:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d158:	2200      	movs	r2, #0
 800d15a:	2300      	movs	r3, #0
 800d15c:	f7f3 fcb4 	bl	8000ac8 <__aeabi_dcmpeq>
 800d160:	b9d8      	cbnz	r0, 800d19a <_printf_float+0x432>
 800d162:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d164:	f108 0201 	add.w	r2, r8, #1
 800d168:	3b01      	subs	r3, #1
 800d16a:	4631      	mov	r1, r6
 800d16c:	4628      	mov	r0, r5
 800d16e:	47b8      	blx	r7
 800d170:	3001      	adds	r0, #1
 800d172:	d10e      	bne.n	800d192 <_printf_float+0x42a>
 800d174:	e659      	b.n	800ce2a <_printf_float+0xc2>
 800d176:	2301      	movs	r3, #1
 800d178:	4652      	mov	r2, sl
 800d17a:	4631      	mov	r1, r6
 800d17c:	4628      	mov	r0, r5
 800d17e:	47b8      	blx	r7
 800d180:	3001      	adds	r0, #1
 800d182:	f43f ae52 	beq.w	800ce2a <_printf_float+0xc2>
 800d186:	f108 0801 	add.w	r8, r8, #1
 800d18a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d18c:	3b01      	subs	r3, #1
 800d18e:	4543      	cmp	r3, r8
 800d190:	dcf1      	bgt.n	800d176 <_printf_float+0x40e>
 800d192:	464b      	mov	r3, r9
 800d194:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d198:	e6dc      	b.n	800cf54 <_printf_float+0x1ec>
 800d19a:	f04f 0800 	mov.w	r8, #0
 800d19e:	f104 0a1a 	add.w	sl, r4, #26
 800d1a2:	e7f2      	b.n	800d18a <_printf_float+0x422>
 800d1a4:	2301      	movs	r3, #1
 800d1a6:	4642      	mov	r2, r8
 800d1a8:	e7df      	b.n	800d16a <_printf_float+0x402>
 800d1aa:	2301      	movs	r3, #1
 800d1ac:	464a      	mov	r2, r9
 800d1ae:	4631      	mov	r1, r6
 800d1b0:	4628      	mov	r0, r5
 800d1b2:	47b8      	blx	r7
 800d1b4:	3001      	adds	r0, #1
 800d1b6:	f43f ae38 	beq.w	800ce2a <_printf_float+0xc2>
 800d1ba:	f108 0801 	add.w	r8, r8, #1
 800d1be:	68e3      	ldr	r3, [r4, #12]
 800d1c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d1c2:	1a5b      	subs	r3, r3, r1
 800d1c4:	4543      	cmp	r3, r8
 800d1c6:	dcf0      	bgt.n	800d1aa <_printf_float+0x442>
 800d1c8:	e6fa      	b.n	800cfc0 <_printf_float+0x258>
 800d1ca:	f04f 0800 	mov.w	r8, #0
 800d1ce:	f104 0919 	add.w	r9, r4, #25
 800d1d2:	e7f4      	b.n	800d1be <_printf_float+0x456>

0800d1d4 <_printf_common>:
 800d1d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d1d8:	4616      	mov	r6, r2
 800d1da:	4699      	mov	r9, r3
 800d1dc:	688a      	ldr	r2, [r1, #8]
 800d1de:	690b      	ldr	r3, [r1, #16]
 800d1e0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d1e4:	4293      	cmp	r3, r2
 800d1e6:	bfb8      	it	lt
 800d1e8:	4613      	movlt	r3, r2
 800d1ea:	6033      	str	r3, [r6, #0]
 800d1ec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d1f0:	4607      	mov	r7, r0
 800d1f2:	460c      	mov	r4, r1
 800d1f4:	b10a      	cbz	r2, 800d1fa <_printf_common+0x26>
 800d1f6:	3301      	adds	r3, #1
 800d1f8:	6033      	str	r3, [r6, #0]
 800d1fa:	6823      	ldr	r3, [r4, #0]
 800d1fc:	0699      	lsls	r1, r3, #26
 800d1fe:	bf42      	ittt	mi
 800d200:	6833      	ldrmi	r3, [r6, #0]
 800d202:	3302      	addmi	r3, #2
 800d204:	6033      	strmi	r3, [r6, #0]
 800d206:	6825      	ldr	r5, [r4, #0]
 800d208:	f015 0506 	ands.w	r5, r5, #6
 800d20c:	d106      	bne.n	800d21c <_printf_common+0x48>
 800d20e:	f104 0a19 	add.w	sl, r4, #25
 800d212:	68e3      	ldr	r3, [r4, #12]
 800d214:	6832      	ldr	r2, [r6, #0]
 800d216:	1a9b      	subs	r3, r3, r2
 800d218:	42ab      	cmp	r3, r5
 800d21a:	dc26      	bgt.n	800d26a <_printf_common+0x96>
 800d21c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d220:	1e13      	subs	r3, r2, #0
 800d222:	6822      	ldr	r2, [r4, #0]
 800d224:	bf18      	it	ne
 800d226:	2301      	movne	r3, #1
 800d228:	0692      	lsls	r2, r2, #26
 800d22a:	d42b      	bmi.n	800d284 <_printf_common+0xb0>
 800d22c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d230:	4649      	mov	r1, r9
 800d232:	4638      	mov	r0, r7
 800d234:	47c0      	blx	r8
 800d236:	3001      	adds	r0, #1
 800d238:	d01e      	beq.n	800d278 <_printf_common+0xa4>
 800d23a:	6823      	ldr	r3, [r4, #0]
 800d23c:	68e5      	ldr	r5, [r4, #12]
 800d23e:	6832      	ldr	r2, [r6, #0]
 800d240:	f003 0306 	and.w	r3, r3, #6
 800d244:	2b04      	cmp	r3, #4
 800d246:	bf08      	it	eq
 800d248:	1aad      	subeq	r5, r5, r2
 800d24a:	68a3      	ldr	r3, [r4, #8]
 800d24c:	6922      	ldr	r2, [r4, #16]
 800d24e:	bf0c      	ite	eq
 800d250:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d254:	2500      	movne	r5, #0
 800d256:	4293      	cmp	r3, r2
 800d258:	bfc4      	itt	gt
 800d25a:	1a9b      	subgt	r3, r3, r2
 800d25c:	18ed      	addgt	r5, r5, r3
 800d25e:	2600      	movs	r6, #0
 800d260:	341a      	adds	r4, #26
 800d262:	42b5      	cmp	r5, r6
 800d264:	d11a      	bne.n	800d29c <_printf_common+0xc8>
 800d266:	2000      	movs	r0, #0
 800d268:	e008      	b.n	800d27c <_printf_common+0xa8>
 800d26a:	2301      	movs	r3, #1
 800d26c:	4652      	mov	r2, sl
 800d26e:	4649      	mov	r1, r9
 800d270:	4638      	mov	r0, r7
 800d272:	47c0      	blx	r8
 800d274:	3001      	adds	r0, #1
 800d276:	d103      	bne.n	800d280 <_printf_common+0xac>
 800d278:	f04f 30ff 	mov.w	r0, #4294967295
 800d27c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d280:	3501      	adds	r5, #1
 800d282:	e7c6      	b.n	800d212 <_printf_common+0x3e>
 800d284:	18e1      	adds	r1, r4, r3
 800d286:	1c5a      	adds	r2, r3, #1
 800d288:	2030      	movs	r0, #48	; 0x30
 800d28a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d28e:	4422      	add	r2, r4
 800d290:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d294:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d298:	3302      	adds	r3, #2
 800d29a:	e7c7      	b.n	800d22c <_printf_common+0x58>
 800d29c:	2301      	movs	r3, #1
 800d29e:	4622      	mov	r2, r4
 800d2a0:	4649      	mov	r1, r9
 800d2a2:	4638      	mov	r0, r7
 800d2a4:	47c0      	blx	r8
 800d2a6:	3001      	adds	r0, #1
 800d2a8:	d0e6      	beq.n	800d278 <_printf_common+0xa4>
 800d2aa:	3601      	adds	r6, #1
 800d2ac:	e7d9      	b.n	800d262 <_printf_common+0x8e>
	...

0800d2b0 <_printf_i>:
 800d2b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d2b4:	7e0f      	ldrb	r7, [r1, #24]
 800d2b6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800d2b8:	2f78      	cmp	r7, #120	; 0x78
 800d2ba:	4691      	mov	r9, r2
 800d2bc:	4680      	mov	r8, r0
 800d2be:	460c      	mov	r4, r1
 800d2c0:	469a      	mov	sl, r3
 800d2c2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800d2c6:	d807      	bhi.n	800d2d8 <_printf_i+0x28>
 800d2c8:	2f62      	cmp	r7, #98	; 0x62
 800d2ca:	d80a      	bhi.n	800d2e2 <_printf_i+0x32>
 800d2cc:	2f00      	cmp	r7, #0
 800d2ce:	f000 80d8 	beq.w	800d482 <_printf_i+0x1d2>
 800d2d2:	2f58      	cmp	r7, #88	; 0x58
 800d2d4:	f000 80a3 	beq.w	800d41e <_printf_i+0x16e>
 800d2d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d2dc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d2e0:	e03a      	b.n	800d358 <_printf_i+0xa8>
 800d2e2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d2e6:	2b15      	cmp	r3, #21
 800d2e8:	d8f6      	bhi.n	800d2d8 <_printf_i+0x28>
 800d2ea:	a101      	add	r1, pc, #4	; (adr r1, 800d2f0 <_printf_i+0x40>)
 800d2ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d2f0:	0800d349 	.word	0x0800d349
 800d2f4:	0800d35d 	.word	0x0800d35d
 800d2f8:	0800d2d9 	.word	0x0800d2d9
 800d2fc:	0800d2d9 	.word	0x0800d2d9
 800d300:	0800d2d9 	.word	0x0800d2d9
 800d304:	0800d2d9 	.word	0x0800d2d9
 800d308:	0800d35d 	.word	0x0800d35d
 800d30c:	0800d2d9 	.word	0x0800d2d9
 800d310:	0800d2d9 	.word	0x0800d2d9
 800d314:	0800d2d9 	.word	0x0800d2d9
 800d318:	0800d2d9 	.word	0x0800d2d9
 800d31c:	0800d469 	.word	0x0800d469
 800d320:	0800d38d 	.word	0x0800d38d
 800d324:	0800d44b 	.word	0x0800d44b
 800d328:	0800d2d9 	.word	0x0800d2d9
 800d32c:	0800d2d9 	.word	0x0800d2d9
 800d330:	0800d48b 	.word	0x0800d48b
 800d334:	0800d2d9 	.word	0x0800d2d9
 800d338:	0800d38d 	.word	0x0800d38d
 800d33c:	0800d2d9 	.word	0x0800d2d9
 800d340:	0800d2d9 	.word	0x0800d2d9
 800d344:	0800d453 	.word	0x0800d453
 800d348:	682b      	ldr	r3, [r5, #0]
 800d34a:	1d1a      	adds	r2, r3, #4
 800d34c:	681b      	ldr	r3, [r3, #0]
 800d34e:	602a      	str	r2, [r5, #0]
 800d350:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d354:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d358:	2301      	movs	r3, #1
 800d35a:	e0a3      	b.n	800d4a4 <_printf_i+0x1f4>
 800d35c:	6820      	ldr	r0, [r4, #0]
 800d35e:	6829      	ldr	r1, [r5, #0]
 800d360:	0606      	lsls	r6, r0, #24
 800d362:	f101 0304 	add.w	r3, r1, #4
 800d366:	d50a      	bpl.n	800d37e <_printf_i+0xce>
 800d368:	680e      	ldr	r6, [r1, #0]
 800d36a:	602b      	str	r3, [r5, #0]
 800d36c:	2e00      	cmp	r6, #0
 800d36e:	da03      	bge.n	800d378 <_printf_i+0xc8>
 800d370:	232d      	movs	r3, #45	; 0x2d
 800d372:	4276      	negs	r6, r6
 800d374:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d378:	485e      	ldr	r0, [pc, #376]	; (800d4f4 <_printf_i+0x244>)
 800d37a:	230a      	movs	r3, #10
 800d37c:	e019      	b.n	800d3b2 <_printf_i+0x102>
 800d37e:	680e      	ldr	r6, [r1, #0]
 800d380:	602b      	str	r3, [r5, #0]
 800d382:	f010 0f40 	tst.w	r0, #64	; 0x40
 800d386:	bf18      	it	ne
 800d388:	b236      	sxthne	r6, r6
 800d38a:	e7ef      	b.n	800d36c <_printf_i+0xbc>
 800d38c:	682b      	ldr	r3, [r5, #0]
 800d38e:	6820      	ldr	r0, [r4, #0]
 800d390:	1d19      	adds	r1, r3, #4
 800d392:	6029      	str	r1, [r5, #0]
 800d394:	0601      	lsls	r1, r0, #24
 800d396:	d501      	bpl.n	800d39c <_printf_i+0xec>
 800d398:	681e      	ldr	r6, [r3, #0]
 800d39a:	e002      	b.n	800d3a2 <_printf_i+0xf2>
 800d39c:	0646      	lsls	r6, r0, #25
 800d39e:	d5fb      	bpl.n	800d398 <_printf_i+0xe8>
 800d3a0:	881e      	ldrh	r6, [r3, #0]
 800d3a2:	4854      	ldr	r0, [pc, #336]	; (800d4f4 <_printf_i+0x244>)
 800d3a4:	2f6f      	cmp	r7, #111	; 0x6f
 800d3a6:	bf0c      	ite	eq
 800d3a8:	2308      	moveq	r3, #8
 800d3aa:	230a      	movne	r3, #10
 800d3ac:	2100      	movs	r1, #0
 800d3ae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d3b2:	6865      	ldr	r5, [r4, #4]
 800d3b4:	60a5      	str	r5, [r4, #8]
 800d3b6:	2d00      	cmp	r5, #0
 800d3b8:	bfa2      	ittt	ge
 800d3ba:	6821      	ldrge	r1, [r4, #0]
 800d3bc:	f021 0104 	bicge.w	r1, r1, #4
 800d3c0:	6021      	strge	r1, [r4, #0]
 800d3c2:	b90e      	cbnz	r6, 800d3c8 <_printf_i+0x118>
 800d3c4:	2d00      	cmp	r5, #0
 800d3c6:	d04d      	beq.n	800d464 <_printf_i+0x1b4>
 800d3c8:	4615      	mov	r5, r2
 800d3ca:	fbb6 f1f3 	udiv	r1, r6, r3
 800d3ce:	fb03 6711 	mls	r7, r3, r1, r6
 800d3d2:	5dc7      	ldrb	r7, [r0, r7]
 800d3d4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800d3d8:	4637      	mov	r7, r6
 800d3da:	42bb      	cmp	r3, r7
 800d3dc:	460e      	mov	r6, r1
 800d3de:	d9f4      	bls.n	800d3ca <_printf_i+0x11a>
 800d3e0:	2b08      	cmp	r3, #8
 800d3e2:	d10b      	bne.n	800d3fc <_printf_i+0x14c>
 800d3e4:	6823      	ldr	r3, [r4, #0]
 800d3e6:	07de      	lsls	r6, r3, #31
 800d3e8:	d508      	bpl.n	800d3fc <_printf_i+0x14c>
 800d3ea:	6923      	ldr	r3, [r4, #16]
 800d3ec:	6861      	ldr	r1, [r4, #4]
 800d3ee:	4299      	cmp	r1, r3
 800d3f0:	bfde      	ittt	le
 800d3f2:	2330      	movle	r3, #48	; 0x30
 800d3f4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d3f8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800d3fc:	1b52      	subs	r2, r2, r5
 800d3fe:	6122      	str	r2, [r4, #16]
 800d400:	f8cd a000 	str.w	sl, [sp]
 800d404:	464b      	mov	r3, r9
 800d406:	aa03      	add	r2, sp, #12
 800d408:	4621      	mov	r1, r4
 800d40a:	4640      	mov	r0, r8
 800d40c:	f7ff fee2 	bl	800d1d4 <_printf_common>
 800d410:	3001      	adds	r0, #1
 800d412:	d14c      	bne.n	800d4ae <_printf_i+0x1fe>
 800d414:	f04f 30ff 	mov.w	r0, #4294967295
 800d418:	b004      	add	sp, #16
 800d41a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d41e:	4835      	ldr	r0, [pc, #212]	; (800d4f4 <_printf_i+0x244>)
 800d420:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800d424:	6829      	ldr	r1, [r5, #0]
 800d426:	6823      	ldr	r3, [r4, #0]
 800d428:	f851 6b04 	ldr.w	r6, [r1], #4
 800d42c:	6029      	str	r1, [r5, #0]
 800d42e:	061d      	lsls	r5, r3, #24
 800d430:	d514      	bpl.n	800d45c <_printf_i+0x1ac>
 800d432:	07df      	lsls	r7, r3, #31
 800d434:	bf44      	itt	mi
 800d436:	f043 0320 	orrmi.w	r3, r3, #32
 800d43a:	6023      	strmi	r3, [r4, #0]
 800d43c:	b91e      	cbnz	r6, 800d446 <_printf_i+0x196>
 800d43e:	6823      	ldr	r3, [r4, #0]
 800d440:	f023 0320 	bic.w	r3, r3, #32
 800d444:	6023      	str	r3, [r4, #0]
 800d446:	2310      	movs	r3, #16
 800d448:	e7b0      	b.n	800d3ac <_printf_i+0xfc>
 800d44a:	6823      	ldr	r3, [r4, #0]
 800d44c:	f043 0320 	orr.w	r3, r3, #32
 800d450:	6023      	str	r3, [r4, #0]
 800d452:	2378      	movs	r3, #120	; 0x78
 800d454:	4828      	ldr	r0, [pc, #160]	; (800d4f8 <_printf_i+0x248>)
 800d456:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d45a:	e7e3      	b.n	800d424 <_printf_i+0x174>
 800d45c:	0659      	lsls	r1, r3, #25
 800d45e:	bf48      	it	mi
 800d460:	b2b6      	uxthmi	r6, r6
 800d462:	e7e6      	b.n	800d432 <_printf_i+0x182>
 800d464:	4615      	mov	r5, r2
 800d466:	e7bb      	b.n	800d3e0 <_printf_i+0x130>
 800d468:	682b      	ldr	r3, [r5, #0]
 800d46a:	6826      	ldr	r6, [r4, #0]
 800d46c:	6961      	ldr	r1, [r4, #20]
 800d46e:	1d18      	adds	r0, r3, #4
 800d470:	6028      	str	r0, [r5, #0]
 800d472:	0635      	lsls	r5, r6, #24
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	d501      	bpl.n	800d47c <_printf_i+0x1cc>
 800d478:	6019      	str	r1, [r3, #0]
 800d47a:	e002      	b.n	800d482 <_printf_i+0x1d2>
 800d47c:	0670      	lsls	r0, r6, #25
 800d47e:	d5fb      	bpl.n	800d478 <_printf_i+0x1c8>
 800d480:	8019      	strh	r1, [r3, #0]
 800d482:	2300      	movs	r3, #0
 800d484:	6123      	str	r3, [r4, #16]
 800d486:	4615      	mov	r5, r2
 800d488:	e7ba      	b.n	800d400 <_printf_i+0x150>
 800d48a:	682b      	ldr	r3, [r5, #0]
 800d48c:	1d1a      	adds	r2, r3, #4
 800d48e:	602a      	str	r2, [r5, #0]
 800d490:	681d      	ldr	r5, [r3, #0]
 800d492:	6862      	ldr	r2, [r4, #4]
 800d494:	2100      	movs	r1, #0
 800d496:	4628      	mov	r0, r5
 800d498:	f7f2 fea2 	bl	80001e0 <memchr>
 800d49c:	b108      	cbz	r0, 800d4a2 <_printf_i+0x1f2>
 800d49e:	1b40      	subs	r0, r0, r5
 800d4a0:	6060      	str	r0, [r4, #4]
 800d4a2:	6863      	ldr	r3, [r4, #4]
 800d4a4:	6123      	str	r3, [r4, #16]
 800d4a6:	2300      	movs	r3, #0
 800d4a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d4ac:	e7a8      	b.n	800d400 <_printf_i+0x150>
 800d4ae:	6923      	ldr	r3, [r4, #16]
 800d4b0:	462a      	mov	r2, r5
 800d4b2:	4649      	mov	r1, r9
 800d4b4:	4640      	mov	r0, r8
 800d4b6:	47d0      	blx	sl
 800d4b8:	3001      	adds	r0, #1
 800d4ba:	d0ab      	beq.n	800d414 <_printf_i+0x164>
 800d4bc:	6823      	ldr	r3, [r4, #0]
 800d4be:	079b      	lsls	r3, r3, #30
 800d4c0:	d413      	bmi.n	800d4ea <_printf_i+0x23a>
 800d4c2:	68e0      	ldr	r0, [r4, #12]
 800d4c4:	9b03      	ldr	r3, [sp, #12]
 800d4c6:	4298      	cmp	r0, r3
 800d4c8:	bfb8      	it	lt
 800d4ca:	4618      	movlt	r0, r3
 800d4cc:	e7a4      	b.n	800d418 <_printf_i+0x168>
 800d4ce:	2301      	movs	r3, #1
 800d4d0:	4632      	mov	r2, r6
 800d4d2:	4649      	mov	r1, r9
 800d4d4:	4640      	mov	r0, r8
 800d4d6:	47d0      	blx	sl
 800d4d8:	3001      	adds	r0, #1
 800d4da:	d09b      	beq.n	800d414 <_printf_i+0x164>
 800d4dc:	3501      	adds	r5, #1
 800d4de:	68e3      	ldr	r3, [r4, #12]
 800d4e0:	9903      	ldr	r1, [sp, #12]
 800d4e2:	1a5b      	subs	r3, r3, r1
 800d4e4:	42ab      	cmp	r3, r5
 800d4e6:	dcf2      	bgt.n	800d4ce <_printf_i+0x21e>
 800d4e8:	e7eb      	b.n	800d4c2 <_printf_i+0x212>
 800d4ea:	2500      	movs	r5, #0
 800d4ec:	f104 0619 	add.w	r6, r4, #25
 800d4f0:	e7f5      	b.n	800d4de <_printf_i+0x22e>
 800d4f2:	bf00      	nop
 800d4f4:	0801102e 	.word	0x0801102e
 800d4f8:	0801103f 	.word	0x0801103f

0800d4fc <iprintf>:
 800d4fc:	b40f      	push	{r0, r1, r2, r3}
 800d4fe:	4b0a      	ldr	r3, [pc, #40]	; (800d528 <iprintf+0x2c>)
 800d500:	b513      	push	{r0, r1, r4, lr}
 800d502:	681c      	ldr	r4, [r3, #0]
 800d504:	b124      	cbz	r4, 800d510 <iprintf+0x14>
 800d506:	69a3      	ldr	r3, [r4, #24]
 800d508:	b913      	cbnz	r3, 800d510 <iprintf+0x14>
 800d50a:	4620      	mov	r0, r4
 800d50c:	f7ff fa1c 	bl	800c948 <__sinit>
 800d510:	ab05      	add	r3, sp, #20
 800d512:	9a04      	ldr	r2, [sp, #16]
 800d514:	68a1      	ldr	r1, [r4, #8]
 800d516:	9301      	str	r3, [sp, #4]
 800d518:	4620      	mov	r0, r4
 800d51a:	f001 fdf9 	bl	800f110 <_vfiprintf_r>
 800d51e:	b002      	add	sp, #8
 800d520:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d524:	b004      	add	sp, #16
 800d526:	4770      	bx	lr
 800d528:	20000054 	.word	0x20000054

0800d52c <_puts_r>:
 800d52c:	b570      	push	{r4, r5, r6, lr}
 800d52e:	460e      	mov	r6, r1
 800d530:	4605      	mov	r5, r0
 800d532:	b118      	cbz	r0, 800d53c <_puts_r+0x10>
 800d534:	6983      	ldr	r3, [r0, #24]
 800d536:	b90b      	cbnz	r3, 800d53c <_puts_r+0x10>
 800d538:	f7ff fa06 	bl	800c948 <__sinit>
 800d53c:	69ab      	ldr	r3, [r5, #24]
 800d53e:	68ac      	ldr	r4, [r5, #8]
 800d540:	b913      	cbnz	r3, 800d548 <_puts_r+0x1c>
 800d542:	4628      	mov	r0, r5
 800d544:	f7ff fa00 	bl	800c948 <__sinit>
 800d548:	4b2c      	ldr	r3, [pc, #176]	; (800d5fc <_puts_r+0xd0>)
 800d54a:	429c      	cmp	r4, r3
 800d54c:	d120      	bne.n	800d590 <_puts_r+0x64>
 800d54e:	686c      	ldr	r4, [r5, #4]
 800d550:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d552:	07db      	lsls	r3, r3, #31
 800d554:	d405      	bmi.n	800d562 <_puts_r+0x36>
 800d556:	89a3      	ldrh	r3, [r4, #12]
 800d558:	0598      	lsls	r0, r3, #22
 800d55a:	d402      	bmi.n	800d562 <_puts_r+0x36>
 800d55c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d55e:	f7ff fab6 	bl	800cace <__retarget_lock_acquire_recursive>
 800d562:	89a3      	ldrh	r3, [r4, #12]
 800d564:	0719      	lsls	r1, r3, #28
 800d566:	d51d      	bpl.n	800d5a4 <_puts_r+0x78>
 800d568:	6923      	ldr	r3, [r4, #16]
 800d56a:	b1db      	cbz	r3, 800d5a4 <_puts_r+0x78>
 800d56c:	3e01      	subs	r6, #1
 800d56e:	68a3      	ldr	r3, [r4, #8]
 800d570:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d574:	3b01      	subs	r3, #1
 800d576:	60a3      	str	r3, [r4, #8]
 800d578:	bb39      	cbnz	r1, 800d5ca <_puts_r+0x9e>
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	da38      	bge.n	800d5f0 <_puts_r+0xc4>
 800d57e:	4622      	mov	r2, r4
 800d580:	210a      	movs	r1, #10
 800d582:	4628      	mov	r0, r5
 800d584:	f000 f906 	bl	800d794 <__swbuf_r>
 800d588:	3001      	adds	r0, #1
 800d58a:	d011      	beq.n	800d5b0 <_puts_r+0x84>
 800d58c:	250a      	movs	r5, #10
 800d58e:	e011      	b.n	800d5b4 <_puts_r+0x88>
 800d590:	4b1b      	ldr	r3, [pc, #108]	; (800d600 <_puts_r+0xd4>)
 800d592:	429c      	cmp	r4, r3
 800d594:	d101      	bne.n	800d59a <_puts_r+0x6e>
 800d596:	68ac      	ldr	r4, [r5, #8]
 800d598:	e7da      	b.n	800d550 <_puts_r+0x24>
 800d59a:	4b1a      	ldr	r3, [pc, #104]	; (800d604 <_puts_r+0xd8>)
 800d59c:	429c      	cmp	r4, r3
 800d59e:	bf08      	it	eq
 800d5a0:	68ec      	ldreq	r4, [r5, #12]
 800d5a2:	e7d5      	b.n	800d550 <_puts_r+0x24>
 800d5a4:	4621      	mov	r1, r4
 800d5a6:	4628      	mov	r0, r5
 800d5a8:	f000 f958 	bl	800d85c <__swsetup_r>
 800d5ac:	2800      	cmp	r0, #0
 800d5ae:	d0dd      	beq.n	800d56c <_puts_r+0x40>
 800d5b0:	f04f 35ff 	mov.w	r5, #4294967295
 800d5b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d5b6:	07da      	lsls	r2, r3, #31
 800d5b8:	d405      	bmi.n	800d5c6 <_puts_r+0x9a>
 800d5ba:	89a3      	ldrh	r3, [r4, #12]
 800d5bc:	059b      	lsls	r3, r3, #22
 800d5be:	d402      	bmi.n	800d5c6 <_puts_r+0x9a>
 800d5c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d5c2:	f7ff fa85 	bl	800cad0 <__retarget_lock_release_recursive>
 800d5c6:	4628      	mov	r0, r5
 800d5c8:	bd70      	pop	{r4, r5, r6, pc}
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	da04      	bge.n	800d5d8 <_puts_r+0xac>
 800d5ce:	69a2      	ldr	r2, [r4, #24]
 800d5d0:	429a      	cmp	r2, r3
 800d5d2:	dc06      	bgt.n	800d5e2 <_puts_r+0xb6>
 800d5d4:	290a      	cmp	r1, #10
 800d5d6:	d004      	beq.n	800d5e2 <_puts_r+0xb6>
 800d5d8:	6823      	ldr	r3, [r4, #0]
 800d5da:	1c5a      	adds	r2, r3, #1
 800d5dc:	6022      	str	r2, [r4, #0]
 800d5de:	7019      	strb	r1, [r3, #0]
 800d5e0:	e7c5      	b.n	800d56e <_puts_r+0x42>
 800d5e2:	4622      	mov	r2, r4
 800d5e4:	4628      	mov	r0, r5
 800d5e6:	f000 f8d5 	bl	800d794 <__swbuf_r>
 800d5ea:	3001      	adds	r0, #1
 800d5ec:	d1bf      	bne.n	800d56e <_puts_r+0x42>
 800d5ee:	e7df      	b.n	800d5b0 <_puts_r+0x84>
 800d5f0:	6823      	ldr	r3, [r4, #0]
 800d5f2:	250a      	movs	r5, #10
 800d5f4:	1c5a      	adds	r2, r3, #1
 800d5f6:	6022      	str	r2, [r4, #0]
 800d5f8:	701d      	strb	r5, [r3, #0]
 800d5fa:	e7db      	b.n	800d5b4 <_puts_r+0x88>
 800d5fc:	08010fd8 	.word	0x08010fd8
 800d600:	08010ff8 	.word	0x08010ff8
 800d604:	08010fb8 	.word	0x08010fb8

0800d608 <puts>:
 800d608:	4b02      	ldr	r3, [pc, #8]	; (800d614 <puts+0xc>)
 800d60a:	4601      	mov	r1, r0
 800d60c:	6818      	ldr	r0, [r3, #0]
 800d60e:	f7ff bf8d 	b.w	800d52c <_puts_r>
 800d612:	bf00      	nop
 800d614:	20000054 	.word	0x20000054

0800d618 <cleanup_glue>:
 800d618:	b538      	push	{r3, r4, r5, lr}
 800d61a:	460c      	mov	r4, r1
 800d61c:	6809      	ldr	r1, [r1, #0]
 800d61e:	4605      	mov	r5, r0
 800d620:	b109      	cbz	r1, 800d626 <cleanup_glue+0xe>
 800d622:	f7ff fff9 	bl	800d618 <cleanup_glue>
 800d626:	4621      	mov	r1, r4
 800d628:	4628      	mov	r0, r5
 800d62a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d62e:	f001 bcf9 	b.w	800f024 <_free_r>
	...

0800d634 <_reclaim_reent>:
 800d634:	4b2c      	ldr	r3, [pc, #176]	; (800d6e8 <_reclaim_reent+0xb4>)
 800d636:	681b      	ldr	r3, [r3, #0]
 800d638:	4283      	cmp	r3, r0
 800d63a:	b570      	push	{r4, r5, r6, lr}
 800d63c:	4604      	mov	r4, r0
 800d63e:	d051      	beq.n	800d6e4 <_reclaim_reent+0xb0>
 800d640:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800d642:	b143      	cbz	r3, 800d656 <_reclaim_reent+0x22>
 800d644:	68db      	ldr	r3, [r3, #12]
 800d646:	2b00      	cmp	r3, #0
 800d648:	d14a      	bne.n	800d6e0 <_reclaim_reent+0xac>
 800d64a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d64c:	6819      	ldr	r1, [r3, #0]
 800d64e:	b111      	cbz	r1, 800d656 <_reclaim_reent+0x22>
 800d650:	4620      	mov	r0, r4
 800d652:	f001 fce7 	bl	800f024 <_free_r>
 800d656:	6961      	ldr	r1, [r4, #20]
 800d658:	b111      	cbz	r1, 800d660 <_reclaim_reent+0x2c>
 800d65a:	4620      	mov	r0, r4
 800d65c:	f001 fce2 	bl	800f024 <_free_r>
 800d660:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800d662:	b111      	cbz	r1, 800d66a <_reclaim_reent+0x36>
 800d664:	4620      	mov	r0, r4
 800d666:	f001 fcdd 	bl	800f024 <_free_r>
 800d66a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800d66c:	b111      	cbz	r1, 800d674 <_reclaim_reent+0x40>
 800d66e:	4620      	mov	r0, r4
 800d670:	f001 fcd8 	bl	800f024 <_free_r>
 800d674:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800d676:	b111      	cbz	r1, 800d67e <_reclaim_reent+0x4a>
 800d678:	4620      	mov	r0, r4
 800d67a:	f001 fcd3 	bl	800f024 <_free_r>
 800d67e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800d680:	b111      	cbz	r1, 800d688 <_reclaim_reent+0x54>
 800d682:	4620      	mov	r0, r4
 800d684:	f001 fcce 	bl	800f024 <_free_r>
 800d688:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800d68a:	b111      	cbz	r1, 800d692 <_reclaim_reent+0x5e>
 800d68c:	4620      	mov	r0, r4
 800d68e:	f001 fcc9 	bl	800f024 <_free_r>
 800d692:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800d694:	b111      	cbz	r1, 800d69c <_reclaim_reent+0x68>
 800d696:	4620      	mov	r0, r4
 800d698:	f001 fcc4 	bl	800f024 <_free_r>
 800d69c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d69e:	b111      	cbz	r1, 800d6a6 <_reclaim_reent+0x72>
 800d6a0:	4620      	mov	r0, r4
 800d6a2:	f001 fcbf 	bl	800f024 <_free_r>
 800d6a6:	69a3      	ldr	r3, [r4, #24]
 800d6a8:	b1e3      	cbz	r3, 800d6e4 <_reclaim_reent+0xb0>
 800d6aa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800d6ac:	4620      	mov	r0, r4
 800d6ae:	4798      	blx	r3
 800d6b0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800d6b2:	b1b9      	cbz	r1, 800d6e4 <_reclaim_reent+0xb0>
 800d6b4:	4620      	mov	r0, r4
 800d6b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d6ba:	f7ff bfad 	b.w	800d618 <cleanup_glue>
 800d6be:	5949      	ldr	r1, [r1, r5]
 800d6c0:	b941      	cbnz	r1, 800d6d4 <_reclaim_reent+0xa0>
 800d6c2:	3504      	adds	r5, #4
 800d6c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d6c6:	2d80      	cmp	r5, #128	; 0x80
 800d6c8:	68d9      	ldr	r1, [r3, #12]
 800d6ca:	d1f8      	bne.n	800d6be <_reclaim_reent+0x8a>
 800d6cc:	4620      	mov	r0, r4
 800d6ce:	f001 fca9 	bl	800f024 <_free_r>
 800d6d2:	e7ba      	b.n	800d64a <_reclaim_reent+0x16>
 800d6d4:	680e      	ldr	r6, [r1, #0]
 800d6d6:	4620      	mov	r0, r4
 800d6d8:	f001 fca4 	bl	800f024 <_free_r>
 800d6dc:	4631      	mov	r1, r6
 800d6de:	e7ef      	b.n	800d6c0 <_reclaim_reent+0x8c>
 800d6e0:	2500      	movs	r5, #0
 800d6e2:	e7ef      	b.n	800d6c4 <_reclaim_reent+0x90>
 800d6e4:	bd70      	pop	{r4, r5, r6, pc}
 800d6e6:	bf00      	nop
 800d6e8:	20000054 	.word	0x20000054

0800d6ec <_sbrk_r>:
 800d6ec:	b538      	push	{r3, r4, r5, lr}
 800d6ee:	4d06      	ldr	r5, [pc, #24]	; (800d708 <_sbrk_r+0x1c>)
 800d6f0:	2300      	movs	r3, #0
 800d6f2:	4604      	mov	r4, r0
 800d6f4:	4608      	mov	r0, r1
 800d6f6:	602b      	str	r3, [r5, #0]
 800d6f8:	f7f5 fd2c 	bl	8003154 <_sbrk>
 800d6fc:	1c43      	adds	r3, r0, #1
 800d6fe:	d102      	bne.n	800d706 <_sbrk_r+0x1a>
 800d700:	682b      	ldr	r3, [r5, #0]
 800d702:	b103      	cbz	r3, 800d706 <_sbrk_r+0x1a>
 800d704:	6023      	str	r3, [r4, #0]
 800d706:	bd38      	pop	{r3, r4, r5, pc}
 800d708:	200054d4 	.word	0x200054d4

0800d70c <__sread>:
 800d70c:	b510      	push	{r4, lr}
 800d70e:	460c      	mov	r4, r1
 800d710:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d714:	f001 fe2c 	bl	800f370 <_read_r>
 800d718:	2800      	cmp	r0, #0
 800d71a:	bfab      	itete	ge
 800d71c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d71e:	89a3      	ldrhlt	r3, [r4, #12]
 800d720:	181b      	addge	r3, r3, r0
 800d722:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d726:	bfac      	ite	ge
 800d728:	6563      	strge	r3, [r4, #84]	; 0x54
 800d72a:	81a3      	strhlt	r3, [r4, #12]
 800d72c:	bd10      	pop	{r4, pc}

0800d72e <__swrite>:
 800d72e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d732:	461f      	mov	r7, r3
 800d734:	898b      	ldrh	r3, [r1, #12]
 800d736:	05db      	lsls	r3, r3, #23
 800d738:	4605      	mov	r5, r0
 800d73a:	460c      	mov	r4, r1
 800d73c:	4616      	mov	r6, r2
 800d73e:	d505      	bpl.n	800d74c <__swrite+0x1e>
 800d740:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d744:	2302      	movs	r3, #2
 800d746:	2200      	movs	r2, #0
 800d748:	f001 f846 	bl	800e7d8 <_lseek_r>
 800d74c:	89a3      	ldrh	r3, [r4, #12]
 800d74e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d752:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d756:	81a3      	strh	r3, [r4, #12]
 800d758:	4632      	mov	r2, r6
 800d75a:	463b      	mov	r3, r7
 800d75c:	4628      	mov	r0, r5
 800d75e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d762:	f000 b869 	b.w	800d838 <_write_r>

0800d766 <__sseek>:
 800d766:	b510      	push	{r4, lr}
 800d768:	460c      	mov	r4, r1
 800d76a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d76e:	f001 f833 	bl	800e7d8 <_lseek_r>
 800d772:	1c43      	adds	r3, r0, #1
 800d774:	89a3      	ldrh	r3, [r4, #12]
 800d776:	bf15      	itete	ne
 800d778:	6560      	strne	r0, [r4, #84]	; 0x54
 800d77a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d77e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d782:	81a3      	strheq	r3, [r4, #12]
 800d784:	bf18      	it	ne
 800d786:	81a3      	strhne	r3, [r4, #12]
 800d788:	bd10      	pop	{r4, pc}

0800d78a <__sclose>:
 800d78a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d78e:	f000 b8d3 	b.w	800d938 <_close_r>
	...

0800d794 <__swbuf_r>:
 800d794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d796:	460e      	mov	r6, r1
 800d798:	4614      	mov	r4, r2
 800d79a:	4605      	mov	r5, r0
 800d79c:	b118      	cbz	r0, 800d7a6 <__swbuf_r+0x12>
 800d79e:	6983      	ldr	r3, [r0, #24]
 800d7a0:	b90b      	cbnz	r3, 800d7a6 <__swbuf_r+0x12>
 800d7a2:	f7ff f8d1 	bl	800c948 <__sinit>
 800d7a6:	4b21      	ldr	r3, [pc, #132]	; (800d82c <__swbuf_r+0x98>)
 800d7a8:	429c      	cmp	r4, r3
 800d7aa:	d12b      	bne.n	800d804 <__swbuf_r+0x70>
 800d7ac:	686c      	ldr	r4, [r5, #4]
 800d7ae:	69a3      	ldr	r3, [r4, #24]
 800d7b0:	60a3      	str	r3, [r4, #8]
 800d7b2:	89a3      	ldrh	r3, [r4, #12]
 800d7b4:	071a      	lsls	r2, r3, #28
 800d7b6:	d52f      	bpl.n	800d818 <__swbuf_r+0x84>
 800d7b8:	6923      	ldr	r3, [r4, #16]
 800d7ba:	b36b      	cbz	r3, 800d818 <__swbuf_r+0x84>
 800d7bc:	6923      	ldr	r3, [r4, #16]
 800d7be:	6820      	ldr	r0, [r4, #0]
 800d7c0:	1ac0      	subs	r0, r0, r3
 800d7c2:	6963      	ldr	r3, [r4, #20]
 800d7c4:	b2f6      	uxtb	r6, r6
 800d7c6:	4283      	cmp	r3, r0
 800d7c8:	4637      	mov	r7, r6
 800d7ca:	dc04      	bgt.n	800d7d6 <__swbuf_r+0x42>
 800d7cc:	4621      	mov	r1, r4
 800d7ce:	4628      	mov	r0, r5
 800d7d0:	f000 ffc2 	bl	800e758 <_fflush_r>
 800d7d4:	bb30      	cbnz	r0, 800d824 <__swbuf_r+0x90>
 800d7d6:	68a3      	ldr	r3, [r4, #8]
 800d7d8:	3b01      	subs	r3, #1
 800d7da:	60a3      	str	r3, [r4, #8]
 800d7dc:	6823      	ldr	r3, [r4, #0]
 800d7de:	1c5a      	adds	r2, r3, #1
 800d7e0:	6022      	str	r2, [r4, #0]
 800d7e2:	701e      	strb	r6, [r3, #0]
 800d7e4:	6963      	ldr	r3, [r4, #20]
 800d7e6:	3001      	adds	r0, #1
 800d7e8:	4283      	cmp	r3, r0
 800d7ea:	d004      	beq.n	800d7f6 <__swbuf_r+0x62>
 800d7ec:	89a3      	ldrh	r3, [r4, #12]
 800d7ee:	07db      	lsls	r3, r3, #31
 800d7f0:	d506      	bpl.n	800d800 <__swbuf_r+0x6c>
 800d7f2:	2e0a      	cmp	r6, #10
 800d7f4:	d104      	bne.n	800d800 <__swbuf_r+0x6c>
 800d7f6:	4621      	mov	r1, r4
 800d7f8:	4628      	mov	r0, r5
 800d7fa:	f000 ffad 	bl	800e758 <_fflush_r>
 800d7fe:	b988      	cbnz	r0, 800d824 <__swbuf_r+0x90>
 800d800:	4638      	mov	r0, r7
 800d802:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d804:	4b0a      	ldr	r3, [pc, #40]	; (800d830 <__swbuf_r+0x9c>)
 800d806:	429c      	cmp	r4, r3
 800d808:	d101      	bne.n	800d80e <__swbuf_r+0x7a>
 800d80a:	68ac      	ldr	r4, [r5, #8]
 800d80c:	e7cf      	b.n	800d7ae <__swbuf_r+0x1a>
 800d80e:	4b09      	ldr	r3, [pc, #36]	; (800d834 <__swbuf_r+0xa0>)
 800d810:	429c      	cmp	r4, r3
 800d812:	bf08      	it	eq
 800d814:	68ec      	ldreq	r4, [r5, #12]
 800d816:	e7ca      	b.n	800d7ae <__swbuf_r+0x1a>
 800d818:	4621      	mov	r1, r4
 800d81a:	4628      	mov	r0, r5
 800d81c:	f000 f81e 	bl	800d85c <__swsetup_r>
 800d820:	2800      	cmp	r0, #0
 800d822:	d0cb      	beq.n	800d7bc <__swbuf_r+0x28>
 800d824:	f04f 37ff 	mov.w	r7, #4294967295
 800d828:	e7ea      	b.n	800d800 <__swbuf_r+0x6c>
 800d82a:	bf00      	nop
 800d82c:	08010fd8 	.word	0x08010fd8
 800d830:	08010ff8 	.word	0x08010ff8
 800d834:	08010fb8 	.word	0x08010fb8

0800d838 <_write_r>:
 800d838:	b538      	push	{r3, r4, r5, lr}
 800d83a:	4d07      	ldr	r5, [pc, #28]	; (800d858 <_write_r+0x20>)
 800d83c:	4604      	mov	r4, r0
 800d83e:	4608      	mov	r0, r1
 800d840:	4611      	mov	r1, r2
 800d842:	2200      	movs	r2, #0
 800d844:	602a      	str	r2, [r5, #0]
 800d846:	461a      	mov	r2, r3
 800d848:	f7f5 f9b0 	bl	8002bac <_write>
 800d84c:	1c43      	adds	r3, r0, #1
 800d84e:	d102      	bne.n	800d856 <_write_r+0x1e>
 800d850:	682b      	ldr	r3, [r5, #0]
 800d852:	b103      	cbz	r3, 800d856 <_write_r+0x1e>
 800d854:	6023      	str	r3, [r4, #0]
 800d856:	bd38      	pop	{r3, r4, r5, pc}
 800d858:	200054d4 	.word	0x200054d4

0800d85c <__swsetup_r>:
 800d85c:	4b32      	ldr	r3, [pc, #200]	; (800d928 <__swsetup_r+0xcc>)
 800d85e:	b570      	push	{r4, r5, r6, lr}
 800d860:	681d      	ldr	r5, [r3, #0]
 800d862:	4606      	mov	r6, r0
 800d864:	460c      	mov	r4, r1
 800d866:	b125      	cbz	r5, 800d872 <__swsetup_r+0x16>
 800d868:	69ab      	ldr	r3, [r5, #24]
 800d86a:	b913      	cbnz	r3, 800d872 <__swsetup_r+0x16>
 800d86c:	4628      	mov	r0, r5
 800d86e:	f7ff f86b 	bl	800c948 <__sinit>
 800d872:	4b2e      	ldr	r3, [pc, #184]	; (800d92c <__swsetup_r+0xd0>)
 800d874:	429c      	cmp	r4, r3
 800d876:	d10f      	bne.n	800d898 <__swsetup_r+0x3c>
 800d878:	686c      	ldr	r4, [r5, #4]
 800d87a:	89a3      	ldrh	r3, [r4, #12]
 800d87c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d880:	0719      	lsls	r1, r3, #28
 800d882:	d42c      	bmi.n	800d8de <__swsetup_r+0x82>
 800d884:	06dd      	lsls	r5, r3, #27
 800d886:	d411      	bmi.n	800d8ac <__swsetup_r+0x50>
 800d888:	2309      	movs	r3, #9
 800d88a:	6033      	str	r3, [r6, #0]
 800d88c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d890:	81a3      	strh	r3, [r4, #12]
 800d892:	f04f 30ff 	mov.w	r0, #4294967295
 800d896:	e03e      	b.n	800d916 <__swsetup_r+0xba>
 800d898:	4b25      	ldr	r3, [pc, #148]	; (800d930 <__swsetup_r+0xd4>)
 800d89a:	429c      	cmp	r4, r3
 800d89c:	d101      	bne.n	800d8a2 <__swsetup_r+0x46>
 800d89e:	68ac      	ldr	r4, [r5, #8]
 800d8a0:	e7eb      	b.n	800d87a <__swsetup_r+0x1e>
 800d8a2:	4b24      	ldr	r3, [pc, #144]	; (800d934 <__swsetup_r+0xd8>)
 800d8a4:	429c      	cmp	r4, r3
 800d8a6:	bf08      	it	eq
 800d8a8:	68ec      	ldreq	r4, [r5, #12]
 800d8aa:	e7e6      	b.n	800d87a <__swsetup_r+0x1e>
 800d8ac:	0758      	lsls	r0, r3, #29
 800d8ae:	d512      	bpl.n	800d8d6 <__swsetup_r+0x7a>
 800d8b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d8b2:	b141      	cbz	r1, 800d8c6 <__swsetup_r+0x6a>
 800d8b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d8b8:	4299      	cmp	r1, r3
 800d8ba:	d002      	beq.n	800d8c2 <__swsetup_r+0x66>
 800d8bc:	4630      	mov	r0, r6
 800d8be:	f001 fbb1 	bl	800f024 <_free_r>
 800d8c2:	2300      	movs	r3, #0
 800d8c4:	6363      	str	r3, [r4, #52]	; 0x34
 800d8c6:	89a3      	ldrh	r3, [r4, #12]
 800d8c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d8cc:	81a3      	strh	r3, [r4, #12]
 800d8ce:	2300      	movs	r3, #0
 800d8d0:	6063      	str	r3, [r4, #4]
 800d8d2:	6923      	ldr	r3, [r4, #16]
 800d8d4:	6023      	str	r3, [r4, #0]
 800d8d6:	89a3      	ldrh	r3, [r4, #12]
 800d8d8:	f043 0308 	orr.w	r3, r3, #8
 800d8dc:	81a3      	strh	r3, [r4, #12]
 800d8de:	6923      	ldr	r3, [r4, #16]
 800d8e0:	b94b      	cbnz	r3, 800d8f6 <__swsetup_r+0x9a>
 800d8e2:	89a3      	ldrh	r3, [r4, #12]
 800d8e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d8e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d8ec:	d003      	beq.n	800d8f6 <__swsetup_r+0x9a>
 800d8ee:	4621      	mov	r1, r4
 800d8f0:	4630      	mov	r0, r6
 800d8f2:	f000 ffa9 	bl	800e848 <__smakebuf_r>
 800d8f6:	89a0      	ldrh	r0, [r4, #12]
 800d8f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d8fc:	f010 0301 	ands.w	r3, r0, #1
 800d900:	d00a      	beq.n	800d918 <__swsetup_r+0xbc>
 800d902:	2300      	movs	r3, #0
 800d904:	60a3      	str	r3, [r4, #8]
 800d906:	6963      	ldr	r3, [r4, #20]
 800d908:	425b      	negs	r3, r3
 800d90a:	61a3      	str	r3, [r4, #24]
 800d90c:	6923      	ldr	r3, [r4, #16]
 800d90e:	b943      	cbnz	r3, 800d922 <__swsetup_r+0xc6>
 800d910:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d914:	d1ba      	bne.n	800d88c <__swsetup_r+0x30>
 800d916:	bd70      	pop	{r4, r5, r6, pc}
 800d918:	0781      	lsls	r1, r0, #30
 800d91a:	bf58      	it	pl
 800d91c:	6963      	ldrpl	r3, [r4, #20]
 800d91e:	60a3      	str	r3, [r4, #8]
 800d920:	e7f4      	b.n	800d90c <__swsetup_r+0xb0>
 800d922:	2000      	movs	r0, #0
 800d924:	e7f7      	b.n	800d916 <__swsetup_r+0xba>
 800d926:	bf00      	nop
 800d928:	20000054 	.word	0x20000054
 800d92c:	08010fd8 	.word	0x08010fd8
 800d930:	08010ff8 	.word	0x08010ff8
 800d934:	08010fb8 	.word	0x08010fb8

0800d938 <_close_r>:
 800d938:	b538      	push	{r3, r4, r5, lr}
 800d93a:	4d06      	ldr	r5, [pc, #24]	; (800d954 <_close_r+0x1c>)
 800d93c:	2300      	movs	r3, #0
 800d93e:	4604      	mov	r4, r0
 800d940:	4608      	mov	r0, r1
 800d942:	602b      	str	r3, [r5, #0]
 800d944:	f7f5 fbd1 	bl	80030ea <_close>
 800d948:	1c43      	adds	r3, r0, #1
 800d94a:	d102      	bne.n	800d952 <_close_r+0x1a>
 800d94c:	682b      	ldr	r3, [r5, #0]
 800d94e:	b103      	cbz	r3, 800d952 <_close_r+0x1a>
 800d950:	6023      	str	r3, [r4, #0]
 800d952:	bd38      	pop	{r3, r4, r5, pc}
 800d954:	200054d4 	.word	0x200054d4

0800d958 <quorem>:
 800d958:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d95c:	6903      	ldr	r3, [r0, #16]
 800d95e:	690c      	ldr	r4, [r1, #16]
 800d960:	42a3      	cmp	r3, r4
 800d962:	4607      	mov	r7, r0
 800d964:	f2c0 8081 	blt.w	800da6a <quorem+0x112>
 800d968:	3c01      	subs	r4, #1
 800d96a:	f101 0814 	add.w	r8, r1, #20
 800d96e:	f100 0514 	add.w	r5, r0, #20
 800d972:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d976:	9301      	str	r3, [sp, #4]
 800d978:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d97c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d980:	3301      	adds	r3, #1
 800d982:	429a      	cmp	r2, r3
 800d984:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d988:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d98c:	fbb2 f6f3 	udiv	r6, r2, r3
 800d990:	d331      	bcc.n	800d9f6 <quorem+0x9e>
 800d992:	f04f 0e00 	mov.w	lr, #0
 800d996:	4640      	mov	r0, r8
 800d998:	46ac      	mov	ip, r5
 800d99a:	46f2      	mov	sl, lr
 800d99c:	f850 2b04 	ldr.w	r2, [r0], #4
 800d9a0:	b293      	uxth	r3, r2
 800d9a2:	fb06 e303 	mla	r3, r6, r3, lr
 800d9a6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d9aa:	b29b      	uxth	r3, r3
 800d9ac:	ebaa 0303 	sub.w	r3, sl, r3
 800d9b0:	f8dc a000 	ldr.w	sl, [ip]
 800d9b4:	0c12      	lsrs	r2, r2, #16
 800d9b6:	fa13 f38a 	uxtah	r3, r3, sl
 800d9ba:	fb06 e202 	mla	r2, r6, r2, lr
 800d9be:	9300      	str	r3, [sp, #0]
 800d9c0:	9b00      	ldr	r3, [sp, #0]
 800d9c2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d9c6:	b292      	uxth	r2, r2
 800d9c8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d9cc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d9d0:	f8bd 3000 	ldrh.w	r3, [sp]
 800d9d4:	4581      	cmp	r9, r0
 800d9d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d9da:	f84c 3b04 	str.w	r3, [ip], #4
 800d9de:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d9e2:	d2db      	bcs.n	800d99c <quorem+0x44>
 800d9e4:	f855 300b 	ldr.w	r3, [r5, fp]
 800d9e8:	b92b      	cbnz	r3, 800d9f6 <quorem+0x9e>
 800d9ea:	9b01      	ldr	r3, [sp, #4]
 800d9ec:	3b04      	subs	r3, #4
 800d9ee:	429d      	cmp	r5, r3
 800d9f0:	461a      	mov	r2, r3
 800d9f2:	d32e      	bcc.n	800da52 <quorem+0xfa>
 800d9f4:	613c      	str	r4, [r7, #16]
 800d9f6:	4638      	mov	r0, r7
 800d9f8:	f001 f9fc 	bl	800edf4 <__mcmp>
 800d9fc:	2800      	cmp	r0, #0
 800d9fe:	db24      	blt.n	800da4a <quorem+0xf2>
 800da00:	3601      	adds	r6, #1
 800da02:	4628      	mov	r0, r5
 800da04:	f04f 0c00 	mov.w	ip, #0
 800da08:	f858 2b04 	ldr.w	r2, [r8], #4
 800da0c:	f8d0 e000 	ldr.w	lr, [r0]
 800da10:	b293      	uxth	r3, r2
 800da12:	ebac 0303 	sub.w	r3, ip, r3
 800da16:	0c12      	lsrs	r2, r2, #16
 800da18:	fa13 f38e 	uxtah	r3, r3, lr
 800da1c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800da20:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800da24:	b29b      	uxth	r3, r3
 800da26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800da2a:	45c1      	cmp	r9, r8
 800da2c:	f840 3b04 	str.w	r3, [r0], #4
 800da30:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800da34:	d2e8      	bcs.n	800da08 <quorem+0xb0>
 800da36:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800da3a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800da3e:	b922      	cbnz	r2, 800da4a <quorem+0xf2>
 800da40:	3b04      	subs	r3, #4
 800da42:	429d      	cmp	r5, r3
 800da44:	461a      	mov	r2, r3
 800da46:	d30a      	bcc.n	800da5e <quorem+0x106>
 800da48:	613c      	str	r4, [r7, #16]
 800da4a:	4630      	mov	r0, r6
 800da4c:	b003      	add	sp, #12
 800da4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da52:	6812      	ldr	r2, [r2, #0]
 800da54:	3b04      	subs	r3, #4
 800da56:	2a00      	cmp	r2, #0
 800da58:	d1cc      	bne.n	800d9f4 <quorem+0x9c>
 800da5a:	3c01      	subs	r4, #1
 800da5c:	e7c7      	b.n	800d9ee <quorem+0x96>
 800da5e:	6812      	ldr	r2, [r2, #0]
 800da60:	3b04      	subs	r3, #4
 800da62:	2a00      	cmp	r2, #0
 800da64:	d1f0      	bne.n	800da48 <quorem+0xf0>
 800da66:	3c01      	subs	r4, #1
 800da68:	e7eb      	b.n	800da42 <quorem+0xea>
 800da6a:	2000      	movs	r0, #0
 800da6c:	e7ee      	b.n	800da4c <quorem+0xf4>
	...

0800da70 <_dtoa_r>:
 800da70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da74:	ed2d 8b04 	vpush	{d8-d9}
 800da78:	ec57 6b10 	vmov	r6, r7, d0
 800da7c:	b093      	sub	sp, #76	; 0x4c
 800da7e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800da80:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800da84:	9106      	str	r1, [sp, #24]
 800da86:	ee10 aa10 	vmov	sl, s0
 800da8a:	4604      	mov	r4, r0
 800da8c:	9209      	str	r2, [sp, #36]	; 0x24
 800da8e:	930c      	str	r3, [sp, #48]	; 0x30
 800da90:	46bb      	mov	fp, r7
 800da92:	b975      	cbnz	r5, 800dab2 <_dtoa_r+0x42>
 800da94:	2010      	movs	r0, #16
 800da96:	f000 ff17 	bl	800e8c8 <malloc>
 800da9a:	4602      	mov	r2, r0
 800da9c:	6260      	str	r0, [r4, #36]	; 0x24
 800da9e:	b920      	cbnz	r0, 800daaa <_dtoa_r+0x3a>
 800daa0:	4ba7      	ldr	r3, [pc, #668]	; (800dd40 <_dtoa_r+0x2d0>)
 800daa2:	21ea      	movs	r1, #234	; 0xea
 800daa4:	48a7      	ldr	r0, [pc, #668]	; (800dd44 <_dtoa_r+0x2d4>)
 800daa6:	f001 fc75 	bl	800f394 <__assert_func>
 800daaa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800daae:	6005      	str	r5, [r0, #0]
 800dab0:	60c5      	str	r5, [r0, #12]
 800dab2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dab4:	6819      	ldr	r1, [r3, #0]
 800dab6:	b151      	cbz	r1, 800dace <_dtoa_r+0x5e>
 800dab8:	685a      	ldr	r2, [r3, #4]
 800daba:	604a      	str	r2, [r1, #4]
 800dabc:	2301      	movs	r3, #1
 800dabe:	4093      	lsls	r3, r2
 800dac0:	608b      	str	r3, [r1, #8]
 800dac2:	4620      	mov	r0, r4
 800dac4:	f000 ff54 	bl	800e970 <_Bfree>
 800dac8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800daca:	2200      	movs	r2, #0
 800dacc:	601a      	str	r2, [r3, #0]
 800dace:	1e3b      	subs	r3, r7, #0
 800dad0:	bfaa      	itet	ge
 800dad2:	2300      	movge	r3, #0
 800dad4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800dad8:	f8c8 3000 	strge.w	r3, [r8]
 800dadc:	4b9a      	ldr	r3, [pc, #616]	; (800dd48 <_dtoa_r+0x2d8>)
 800dade:	bfbc      	itt	lt
 800dae0:	2201      	movlt	r2, #1
 800dae2:	f8c8 2000 	strlt.w	r2, [r8]
 800dae6:	ea33 030b 	bics.w	r3, r3, fp
 800daea:	d11b      	bne.n	800db24 <_dtoa_r+0xb4>
 800daec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800daee:	f242 730f 	movw	r3, #9999	; 0x270f
 800daf2:	6013      	str	r3, [r2, #0]
 800daf4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800daf8:	4333      	orrs	r3, r6
 800dafa:	f000 8592 	beq.w	800e622 <_dtoa_r+0xbb2>
 800dafe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800db00:	b963      	cbnz	r3, 800db1c <_dtoa_r+0xac>
 800db02:	4b92      	ldr	r3, [pc, #584]	; (800dd4c <_dtoa_r+0x2dc>)
 800db04:	e022      	b.n	800db4c <_dtoa_r+0xdc>
 800db06:	4b92      	ldr	r3, [pc, #584]	; (800dd50 <_dtoa_r+0x2e0>)
 800db08:	9301      	str	r3, [sp, #4]
 800db0a:	3308      	adds	r3, #8
 800db0c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800db0e:	6013      	str	r3, [r2, #0]
 800db10:	9801      	ldr	r0, [sp, #4]
 800db12:	b013      	add	sp, #76	; 0x4c
 800db14:	ecbd 8b04 	vpop	{d8-d9}
 800db18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db1c:	4b8b      	ldr	r3, [pc, #556]	; (800dd4c <_dtoa_r+0x2dc>)
 800db1e:	9301      	str	r3, [sp, #4]
 800db20:	3303      	adds	r3, #3
 800db22:	e7f3      	b.n	800db0c <_dtoa_r+0x9c>
 800db24:	2200      	movs	r2, #0
 800db26:	2300      	movs	r3, #0
 800db28:	4650      	mov	r0, sl
 800db2a:	4659      	mov	r1, fp
 800db2c:	f7f2 ffcc 	bl	8000ac8 <__aeabi_dcmpeq>
 800db30:	ec4b ab19 	vmov	d9, sl, fp
 800db34:	4680      	mov	r8, r0
 800db36:	b158      	cbz	r0, 800db50 <_dtoa_r+0xe0>
 800db38:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800db3a:	2301      	movs	r3, #1
 800db3c:	6013      	str	r3, [r2, #0]
 800db3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800db40:	2b00      	cmp	r3, #0
 800db42:	f000 856b 	beq.w	800e61c <_dtoa_r+0xbac>
 800db46:	4883      	ldr	r0, [pc, #524]	; (800dd54 <_dtoa_r+0x2e4>)
 800db48:	6018      	str	r0, [r3, #0]
 800db4a:	1e43      	subs	r3, r0, #1
 800db4c:	9301      	str	r3, [sp, #4]
 800db4e:	e7df      	b.n	800db10 <_dtoa_r+0xa0>
 800db50:	ec4b ab10 	vmov	d0, sl, fp
 800db54:	aa10      	add	r2, sp, #64	; 0x40
 800db56:	a911      	add	r1, sp, #68	; 0x44
 800db58:	4620      	mov	r0, r4
 800db5a:	f001 f9f1 	bl	800ef40 <__d2b>
 800db5e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800db62:	ee08 0a10 	vmov	s16, r0
 800db66:	2d00      	cmp	r5, #0
 800db68:	f000 8084 	beq.w	800dc74 <_dtoa_r+0x204>
 800db6c:	ee19 3a90 	vmov	r3, s19
 800db70:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800db74:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800db78:	4656      	mov	r6, sl
 800db7a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800db7e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800db82:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800db86:	4b74      	ldr	r3, [pc, #464]	; (800dd58 <_dtoa_r+0x2e8>)
 800db88:	2200      	movs	r2, #0
 800db8a:	4630      	mov	r0, r6
 800db8c:	4639      	mov	r1, r7
 800db8e:	f7f2 fb7b 	bl	8000288 <__aeabi_dsub>
 800db92:	a365      	add	r3, pc, #404	; (adr r3, 800dd28 <_dtoa_r+0x2b8>)
 800db94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db98:	f7f2 fd2e 	bl	80005f8 <__aeabi_dmul>
 800db9c:	a364      	add	r3, pc, #400	; (adr r3, 800dd30 <_dtoa_r+0x2c0>)
 800db9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dba2:	f7f2 fb73 	bl	800028c <__adddf3>
 800dba6:	4606      	mov	r6, r0
 800dba8:	4628      	mov	r0, r5
 800dbaa:	460f      	mov	r7, r1
 800dbac:	f7f2 fcba 	bl	8000524 <__aeabi_i2d>
 800dbb0:	a361      	add	r3, pc, #388	; (adr r3, 800dd38 <_dtoa_r+0x2c8>)
 800dbb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbb6:	f7f2 fd1f 	bl	80005f8 <__aeabi_dmul>
 800dbba:	4602      	mov	r2, r0
 800dbbc:	460b      	mov	r3, r1
 800dbbe:	4630      	mov	r0, r6
 800dbc0:	4639      	mov	r1, r7
 800dbc2:	f7f2 fb63 	bl	800028c <__adddf3>
 800dbc6:	4606      	mov	r6, r0
 800dbc8:	460f      	mov	r7, r1
 800dbca:	f7f2 ffc5 	bl	8000b58 <__aeabi_d2iz>
 800dbce:	2200      	movs	r2, #0
 800dbd0:	9000      	str	r0, [sp, #0]
 800dbd2:	2300      	movs	r3, #0
 800dbd4:	4630      	mov	r0, r6
 800dbd6:	4639      	mov	r1, r7
 800dbd8:	f7f2 ff80 	bl	8000adc <__aeabi_dcmplt>
 800dbdc:	b150      	cbz	r0, 800dbf4 <_dtoa_r+0x184>
 800dbde:	9800      	ldr	r0, [sp, #0]
 800dbe0:	f7f2 fca0 	bl	8000524 <__aeabi_i2d>
 800dbe4:	4632      	mov	r2, r6
 800dbe6:	463b      	mov	r3, r7
 800dbe8:	f7f2 ff6e 	bl	8000ac8 <__aeabi_dcmpeq>
 800dbec:	b910      	cbnz	r0, 800dbf4 <_dtoa_r+0x184>
 800dbee:	9b00      	ldr	r3, [sp, #0]
 800dbf0:	3b01      	subs	r3, #1
 800dbf2:	9300      	str	r3, [sp, #0]
 800dbf4:	9b00      	ldr	r3, [sp, #0]
 800dbf6:	2b16      	cmp	r3, #22
 800dbf8:	d85a      	bhi.n	800dcb0 <_dtoa_r+0x240>
 800dbfa:	9a00      	ldr	r2, [sp, #0]
 800dbfc:	4b57      	ldr	r3, [pc, #348]	; (800dd5c <_dtoa_r+0x2ec>)
 800dbfe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dc02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc06:	ec51 0b19 	vmov	r0, r1, d9
 800dc0a:	f7f2 ff67 	bl	8000adc <__aeabi_dcmplt>
 800dc0e:	2800      	cmp	r0, #0
 800dc10:	d050      	beq.n	800dcb4 <_dtoa_r+0x244>
 800dc12:	9b00      	ldr	r3, [sp, #0]
 800dc14:	3b01      	subs	r3, #1
 800dc16:	9300      	str	r3, [sp, #0]
 800dc18:	2300      	movs	r3, #0
 800dc1a:	930b      	str	r3, [sp, #44]	; 0x2c
 800dc1c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dc1e:	1b5d      	subs	r5, r3, r5
 800dc20:	1e6b      	subs	r3, r5, #1
 800dc22:	9305      	str	r3, [sp, #20]
 800dc24:	bf45      	ittet	mi
 800dc26:	f1c5 0301 	rsbmi	r3, r5, #1
 800dc2a:	9304      	strmi	r3, [sp, #16]
 800dc2c:	2300      	movpl	r3, #0
 800dc2e:	2300      	movmi	r3, #0
 800dc30:	bf4c      	ite	mi
 800dc32:	9305      	strmi	r3, [sp, #20]
 800dc34:	9304      	strpl	r3, [sp, #16]
 800dc36:	9b00      	ldr	r3, [sp, #0]
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	db3d      	blt.n	800dcb8 <_dtoa_r+0x248>
 800dc3c:	9b05      	ldr	r3, [sp, #20]
 800dc3e:	9a00      	ldr	r2, [sp, #0]
 800dc40:	920a      	str	r2, [sp, #40]	; 0x28
 800dc42:	4413      	add	r3, r2
 800dc44:	9305      	str	r3, [sp, #20]
 800dc46:	2300      	movs	r3, #0
 800dc48:	9307      	str	r3, [sp, #28]
 800dc4a:	9b06      	ldr	r3, [sp, #24]
 800dc4c:	2b09      	cmp	r3, #9
 800dc4e:	f200 8089 	bhi.w	800dd64 <_dtoa_r+0x2f4>
 800dc52:	2b05      	cmp	r3, #5
 800dc54:	bfc4      	itt	gt
 800dc56:	3b04      	subgt	r3, #4
 800dc58:	9306      	strgt	r3, [sp, #24]
 800dc5a:	9b06      	ldr	r3, [sp, #24]
 800dc5c:	f1a3 0302 	sub.w	r3, r3, #2
 800dc60:	bfcc      	ite	gt
 800dc62:	2500      	movgt	r5, #0
 800dc64:	2501      	movle	r5, #1
 800dc66:	2b03      	cmp	r3, #3
 800dc68:	f200 8087 	bhi.w	800dd7a <_dtoa_r+0x30a>
 800dc6c:	e8df f003 	tbb	[pc, r3]
 800dc70:	59383a2d 	.word	0x59383a2d
 800dc74:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800dc78:	441d      	add	r5, r3
 800dc7a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800dc7e:	2b20      	cmp	r3, #32
 800dc80:	bfc1      	itttt	gt
 800dc82:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800dc86:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800dc8a:	fa0b f303 	lslgt.w	r3, fp, r3
 800dc8e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800dc92:	bfda      	itte	le
 800dc94:	f1c3 0320 	rsble	r3, r3, #32
 800dc98:	fa06 f003 	lslle.w	r0, r6, r3
 800dc9c:	4318      	orrgt	r0, r3
 800dc9e:	f7f2 fc31 	bl	8000504 <__aeabi_ui2d>
 800dca2:	2301      	movs	r3, #1
 800dca4:	4606      	mov	r6, r0
 800dca6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800dcaa:	3d01      	subs	r5, #1
 800dcac:	930e      	str	r3, [sp, #56]	; 0x38
 800dcae:	e76a      	b.n	800db86 <_dtoa_r+0x116>
 800dcb0:	2301      	movs	r3, #1
 800dcb2:	e7b2      	b.n	800dc1a <_dtoa_r+0x1aa>
 800dcb4:	900b      	str	r0, [sp, #44]	; 0x2c
 800dcb6:	e7b1      	b.n	800dc1c <_dtoa_r+0x1ac>
 800dcb8:	9b04      	ldr	r3, [sp, #16]
 800dcba:	9a00      	ldr	r2, [sp, #0]
 800dcbc:	1a9b      	subs	r3, r3, r2
 800dcbe:	9304      	str	r3, [sp, #16]
 800dcc0:	4253      	negs	r3, r2
 800dcc2:	9307      	str	r3, [sp, #28]
 800dcc4:	2300      	movs	r3, #0
 800dcc6:	930a      	str	r3, [sp, #40]	; 0x28
 800dcc8:	e7bf      	b.n	800dc4a <_dtoa_r+0x1da>
 800dcca:	2300      	movs	r3, #0
 800dccc:	9308      	str	r3, [sp, #32]
 800dcce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	dc55      	bgt.n	800dd80 <_dtoa_r+0x310>
 800dcd4:	2301      	movs	r3, #1
 800dcd6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800dcda:	461a      	mov	r2, r3
 800dcdc:	9209      	str	r2, [sp, #36]	; 0x24
 800dcde:	e00c      	b.n	800dcfa <_dtoa_r+0x28a>
 800dce0:	2301      	movs	r3, #1
 800dce2:	e7f3      	b.n	800dccc <_dtoa_r+0x25c>
 800dce4:	2300      	movs	r3, #0
 800dce6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dce8:	9308      	str	r3, [sp, #32]
 800dcea:	9b00      	ldr	r3, [sp, #0]
 800dcec:	4413      	add	r3, r2
 800dcee:	9302      	str	r3, [sp, #8]
 800dcf0:	3301      	adds	r3, #1
 800dcf2:	2b01      	cmp	r3, #1
 800dcf4:	9303      	str	r3, [sp, #12]
 800dcf6:	bfb8      	it	lt
 800dcf8:	2301      	movlt	r3, #1
 800dcfa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800dcfc:	2200      	movs	r2, #0
 800dcfe:	6042      	str	r2, [r0, #4]
 800dd00:	2204      	movs	r2, #4
 800dd02:	f102 0614 	add.w	r6, r2, #20
 800dd06:	429e      	cmp	r6, r3
 800dd08:	6841      	ldr	r1, [r0, #4]
 800dd0a:	d93d      	bls.n	800dd88 <_dtoa_r+0x318>
 800dd0c:	4620      	mov	r0, r4
 800dd0e:	f000 fdef 	bl	800e8f0 <_Balloc>
 800dd12:	9001      	str	r0, [sp, #4]
 800dd14:	2800      	cmp	r0, #0
 800dd16:	d13b      	bne.n	800dd90 <_dtoa_r+0x320>
 800dd18:	4b11      	ldr	r3, [pc, #68]	; (800dd60 <_dtoa_r+0x2f0>)
 800dd1a:	4602      	mov	r2, r0
 800dd1c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800dd20:	e6c0      	b.n	800daa4 <_dtoa_r+0x34>
 800dd22:	2301      	movs	r3, #1
 800dd24:	e7df      	b.n	800dce6 <_dtoa_r+0x276>
 800dd26:	bf00      	nop
 800dd28:	636f4361 	.word	0x636f4361
 800dd2c:	3fd287a7 	.word	0x3fd287a7
 800dd30:	8b60c8b3 	.word	0x8b60c8b3
 800dd34:	3fc68a28 	.word	0x3fc68a28
 800dd38:	509f79fb 	.word	0x509f79fb
 800dd3c:	3fd34413 	.word	0x3fd34413
 800dd40:	0801105d 	.word	0x0801105d
 800dd44:	08011074 	.word	0x08011074
 800dd48:	7ff00000 	.word	0x7ff00000
 800dd4c:	08011059 	.word	0x08011059
 800dd50:	08011050 	.word	0x08011050
 800dd54:	0801102d 	.word	0x0801102d
 800dd58:	3ff80000 	.word	0x3ff80000
 800dd5c:	08011168 	.word	0x08011168
 800dd60:	080110cf 	.word	0x080110cf
 800dd64:	2501      	movs	r5, #1
 800dd66:	2300      	movs	r3, #0
 800dd68:	9306      	str	r3, [sp, #24]
 800dd6a:	9508      	str	r5, [sp, #32]
 800dd6c:	f04f 33ff 	mov.w	r3, #4294967295
 800dd70:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800dd74:	2200      	movs	r2, #0
 800dd76:	2312      	movs	r3, #18
 800dd78:	e7b0      	b.n	800dcdc <_dtoa_r+0x26c>
 800dd7a:	2301      	movs	r3, #1
 800dd7c:	9308      	str	r3, [sp, #32]
 800dd7e:	e7f5      	b.n	800dd6c <_dtoa_r+0x2fc>
 800dd80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dd82:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800dd86:	e7b8      	b.n	800dcfa <_dtoa_r+0x28a>
 800dd88:	3101      	adds	r1, #1
 800dd8a:	6041      	str	r1, [r0, #4]
 800dd8c:	0052      	lsls	r2, r2, #1
 800dd8e:	e7b8      	b.n	800dd02 <_dtoa_r+0x292>
 800dd90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dd92:	9a01      	ldr	r2, [sp, #4]
 800dd94:	601a      	str	r2, [r3, #0]
 800dd96:	9b03      	ldr	r3, [sp, #12]
 800dd98:	2b0e      	cmp	r3, #14
 800dd9a:	f200 809d 	bhi.w	800ded8 <_dtoa_r+0x468>
 800dd9e:	2d00      	cmp	r5, #0
 800dda0:	f000 809a 	beq.w	800ded8 <_dtoa_r+0x468>
 800dda4:	9b00      	ldr	r3, [sp, #0]
 800dda6:	2b00      	cmp	r3, #0
 800dda8:	dd32      	ble.n	800de10 <_dtoa_r+0x3a0>
 800ddaa:	4ab7      	ldr	r2, [pc, #732]	; (800e088 <_dtoa_r+0x618>)
 800ddac:	f003 030f 	and.w	r3, r3, #15
 800ddb0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ddb4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ddb8:	9b00      	ldr	r3, [sp, #0]
 800ddba:	05d8      	lsls	r0, r3, #23
 800ddbc:	ea4f 1723 	mov.w	r7, r3, asr #4
 800ddc0:	d516      	bpl.n	800ddf0 <_dtoa_r+0x380>
 800ddc2:	4bb2      	ldr	r3, [pc, #712]	; (800e08c <_dtoa_r+0x61c>)
 800ddc4:	ec51 0b19 	vmov	r0, r1, d9
 800ddc8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ddcc:	f7f2 fd3e 	bl	800084c <__aeabi_ddiv>
 800ddd0:	f007 070f 	and.w	r7, r7, #15
 800ddd4:	4682      	mov	sl, r0
 800ddd6:	468b      	mov	fp, r1
 800ddd8:	2503      	movs	r5, #3
 800ddda:	4eac      	ldr	r6, [pc, #688]	; (800e08c <_dtoa_r+0x61c>)
 800dddc:	b957      	cbnz	r7, 800ddf4 <_dtoa_r+0x384>
 800ddde:	4642      	mov	r2, r8
 800dde0:	464b      	mov	r3, r9
 800dde2:	4650      	mov	r0, sl
 800dde4:	4659      	mov	r1, fp
 800dde6:	f7f2 fd31 	bl	800084c <__aeabi_ddiv>
 800ddea:	4682      	mov	sl, r0
 800ddec:	468b      	mov	fp, r1
 800ddee:	e028      	b.n	800de42 <_dtoa_r+0x3d2>
 800ddf0:	2502      	movs	r5, #2
 800ddf2:	e7f2      	b.n	800ddda <_dtoa_r+0x36a>
 800ddf4:	07f9      	lsls	r1, r7, #31
 800ddf6:	d508      	bpl.n	800de0a <_dtoa_r+0x39a>
 800ddf8:	4640      	mov	r0, r8
 800ddfa:	4649      	mov	r1, r9
 800ddfc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800de00:	f7f2 fbfa 	bl	80005f8 <__aeabi_dmul>
 800de04:	3501      	adds	r5, #1
 800de06:	4680      	mov	r8, r0
 800de08:	4689      	mov	r9, r1
 800de0a:	107f      	asrs	r7, r7, #1
 800de0c:	3608      	adds	r6, #8
 800de0e:	e7e5      	b.n	800dddc <_dtoa_r+0x36c>
 800de10:	f000 809b 	beq.w	800df4a <_dtoa_r+0x4da>
 800de14:	9b00      	ldr	r3, [sp, #0]
 800de16:	4f9d      	ldr	r7, [pc, #628]	; (800e08c <_dtoa_r+0x61c>)
 800de18:	425e      	negs	r6, r3
 800de1a:	4b9b      	ldr	r3, [pc, #620]	; (800e088 <_dtoa_r+0x618>)
 800de1c:	f006 020f 	and.w	r2, r6, #15
 800de20:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800de24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de28:	ec51 0b19 	vmov	r0, r1, d9
 800de2c:	f7f2 fbe4 	bl	80005f8 <__aeabi_dmul>
 800de30:	1136      	asrs	r6, r6, #4
 800de32:	4682      	mov	sl, r0
 800de34:	468b      	mov	fp, r1
 800de36:	2300      	movs	r3, #0
 800de38:	2502      	movs	r5, #2
 800de3a:	2e00      	cmp	r6, #0
 800de3c:	d17a      	bne.n	800df34 <_dtoa_r+0x4c4>
 800de3e:	2b00      	cmp	r3, #0
 800de40:	d1d3      	bne.n	800ddea <_dtoa_r+0x37a>
 800de42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800de44:	2b00      	cmp	r3, #0
 800de46:	f000 8082 	beq.w	800df4e <_dtoa_r+0x4de>
 800de4a:	4b91      	ldr	r3, [pc, #580]	; (800e090 <_dtoa_r+0x620>)
 800de4c:	2200      	movs	r2, #0
 800de4e:	4650      	mov	r0, sl
 800de50:	4659      	mov	r1, fp
 800de52:	f7f2 fe43 	bl	8000adc <__aeabi_dcmplt>
 800de56:	2800      	cmp	r0, #0
 800de58:	d079      	beq.n	800df4e <_dtoa_r+0x4de>
 800de5a:	9b03      	ldr	r3, [sp, #12]
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d076      	beq.n	800df4e <_dtoa_r+0x4de>
 800de60:	9b02      	ldr	r3, [sp, #8]
 800de62:	2b00      	cmp	r3, #0
 800de64:	dd36      	ble.n	800ded4 <_dtoa_r+0x464>
 800de66:	9b00      	ldr	r3, [sp, #0]
 800de68:	4650      	mov	r0, sl
 800de6a:	4659      	mov	r1, fp
 800de6c:	1e5f      	subs	r7, r3, #1
 800de6e:	2200      	movs	r2, #0
 800de70:	4b88      	ldr	r3, [pc, #544]	; (800e094 <_dtoa_r+0x624>)
 800de72:	f7f2 fbc1 	bl	80005f8 <__aeabi_dmul>
 800de76:	9e02      	ldr	r6, [sp, #8]
 800de78:	4682      	mov	sl, r0
 800de7a:	468b      	mov	fp, r1
 800de7c:	3501      	adds	r5, #1
 800de7e:	4628      	mov	r0, r5
 800de80:	f7f2 fb50 	bl	8000524 <__aeabi_i2d>
 800de84:	4652      	mov	r2, sl
 800de86:	465b      	mov	r3, fp
 800de88:	f7f2 fbb6 	bl	80005f8 <__aeabi_dmul>
 800de8c:	4b82      	ldr	r3, [pc, #520]	; (800e098 <_dtoa_r+0x628>)
 800de8e:	2200      	movs	r2, #0
 800de90:	f7f2 f9fc 	bl	800028c <__adddf3>
 800de94:	46d0      	mov	r8, sl
 800de96:	46d9      	mov	r9, fp
 800de98:	4682      	mov	sl, r0
 800de9a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800de9e:	2e00      	cmp	r6, #0
 800dea0:	d158      	bne.n	800df54 <_dtoa_r+0x4e4>
 800dea2:	4b7e      	ldr	r3, [pc, #504]	; (800e09c <_dtoa_r+0x62c>)
 800dea4:	2200      	movs	r2, #0
 800dea6:	4640      	mov	r0, r8
 800dea8:	4649      	mov	r1, r9
 800deaa:	f7f2 f9ed 	bl	8000288 <__aeabi_dsub>
 800deae:	4652      	mov	r2, sl
 800deb0:	465b      	mov	r3, fp
 800deb2:	4680      	mov	r8, r0
 800deb4:	4689      	mov	r9, r1
 800deb6:	f7f2 fe2f 	bl	8000b18 <__aeabi_dcmpgt>
 800deba:	2800      	cmp	r0, #0
 800debc:	f040 8295 	bne.w	800e3ea <_dtoa_r+0x97a>
 800dec0:	4652      	mov	r2, sl
 800dec2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800dec6:	4640      	mov	r0, r8
 800dec8:	4649      	mov	r1, r9
 800deca:	f7f2 fe07 	bl	8000adc <__aeabi_dcmplt>
 800dece:	2800      	cmp	r0, #0
 800ded0:	f040 8289 	bne.w	800e3e6 <_dtoa_r+0x976>
 800ded4:	ec5b ab19 	vmov	sl, fp, d9
 800ded8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800deda:	2b00      	cmp	r3, #0
 800dedc:	f2c0 8148 	blt.w	800e170 <_dtoa_r+0x700>
 800dee0:	9a00      	ldr	r2, [sp, #0]
 800dee2:	2a0e      	cmp	r2, #14
 800dee4:	f300 8144 	bgt.w	800e170 <_dtoa_r+0x700>
 800dee8:	4b67      	ldr	r3, [pc, #412]	; (800e088 <_dtoa_r+0x618>)
 800deea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800deee:	e9d3 8900 	ldrd	r8, r9, [r3]
 800def2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800def4:	2b00      	cmp	r3, #0
 800def6:	f280 80d5 	bge.w	800e0a4 <_dtoa_r+0x634>
 800defa:	9b03      	ldr	r3, [sp, #12]
 800defc:	2b00      	cmp	r3, #0
 800defe:	f300 80d1 	bgt.w	800e0a4 <_dtoa_r+0x634>
 800df02:	f040 826f 	bne.w	800e3e4 <_dtoa_r+0x974>
 800df06:	4b65      	ldr	r3, [pc, #404]	; (800e09c <_dtoa_r+0x62c>)
 800df08:	2200      	movs	r2, #0
 800df0a:	4640      	mov	r0, r8
 800df0c:	4649      	mov	r1, r9
 800df0e:	f7f2 fb73 	bl	80005f8 <__aeabi_dmul>
 800df12:	4652      	mov	r2, sl
 800df14:	465b      	mov	r3, fp
 800df16:	f7f2 fdf5 	bl	8000b04 <__aeabi_dcmpge>
 800df1a:	9e03      	ldr	r6, [sp, #12]
 800df1c:	4637      	mov	r7, r6
 800df1e:	2800      	cmp	r0, #0
 800df20:	f040 8245 	bne.w	800e3ae <_dtoa_r+0x93e>
 800df24:	9d01      	ldr	r5, [sp, #4]
 800df26:	2331      	movs	r3, #49	; 0x31
 800df28:	f805 3b01 	strb.w	r3, [r5], #1
 800df2c:	9b00      	ldr	r3, [sp, #0]
 800df2e:	3301      	adds	r3, #1
 800df30:	9300      	str	r3, [sp, #0]
 800df32:	e240      	b.n	800e3b6 <_dtoa_r+0x946>
 800df34:	07f2      	lsls	r2, r6, #31
 800df36:	d505      	bpl.n	800df44 <_dtoa_r+0x4d4>
 800df38:	e9d7 2300 	ldrd	r2, r3, [r7]
 800df3c:	f7f2 fb5c 	bl	80005f8 <__aeabi_dmul>
 800df40:	3501      	adds	r5, #1
 800df42:	2301      	movs	r3, #1
 800df44:	1076      	asrs	r6, r6, #1
 800df46:	3708      	adds	r7, #8
 800df48:	e777      	b.n	800de3a <_dtoa_r+0x3ca>
 800df4a:	2502      	movs	r5, #2
 800df4c:	e779      	b.n	800de42 <_dtoa_r+0x3d2>
 800df4e:	9f00      	ldr	r7, [sp, #0]
 800df50:	9e03      	ldr	r6, [sp, #12]
 800df52:	e794      	b.n	800de7e <_dtoa_r+0x40e>
 800df54:	9901      	ldr	r1, [sp, #4]
 800df56:	4b4c      	ldr	r3, [pc, #304]	; (800e088 <_dtoa_r+0x618>)
 800df58:	4431      	add	r1, r6
 800df5a:	910d      	str	r1, [sp, #52]	; 0x34
 800df5c:	9908      	ldr	r1, [sp, #32]
 800df5e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800df62:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800df66:	2900      	cmp	r1, #0
 800df68:	d043      	beq.n	800dff2 <_dtoa_r+0x582>
 800df6a:	494d      	ldr	r1, [pc, #308]	; (800e0a0 <_dtoa_r+0x630>)
 800df6c:	2000      	movs	r0, #0
 800df6e:	f7f2 fc6d 	bl	800084c <__aeabi_ddiv>
 800df72:	4652      	mov	r2, sl
 800df74:	465b      	mov	r3, fp
 800df76:	f7f2 f987 	bl	8000288 <__aeabi_dsub>
 800df7a:	9d01      	ldr	r5, [sp, #4]
 800df7c:	4682      	mov	sl, r0
 800df7e:	468b      	mov	fp, r1
 800df80:	4649      	mov	r1, r9
 800df82:	4640      	mov	r0, r8
 800df84:	f7f2 fde8 	bl	8000b58 <__aeabi_d2iz>
 800df88:	4606      	mov	r6, r0
 800df8a:	f7f2 facb 	bl	8000524 <__aeabi_i2d>
 800df8e:	4602      	mov	r2, r0
 800df90:	460b      	mov	r3, r1
 800df92:	4640      	mov	r0, r8
 800df94:	4649      	mov	r1, r9
 800df96:	f7f2 f977 	bl	8000288 <__aeabi_dsub>
 800df9a:	3630      	adds	r6, #48	; 0x30
 800df9c:	f805 6b01 	strb.w	r6, [r5], #1
 800dfa0:	4652      	mov	r2, sl
 800dfa2:	465b      	mov	r3, fp
 800dfa4:	4680      	mov	r8, r0
 800dfa6:	4689      	mov	r9, r1
 800dfa8:	f7f2 fd98 	bl	8000adc <__aeabi_dcmplt>
 800dfac:	2800      	cmp	r0, #0
 800dfae:	d163      	bne.n	800e078 <_dtoa_r+0x608>
 800dfb0:	4642      	mov	r2, r8
 800dfb2:	464b      	mov	r3, r9
 800dfb4:	4936      	ldr	r1, [pc, #216]	; (800e090 <_dtoa_r+0x620>)
 800dfb6:	2000      	movs	r0, #0
 800dfb8:	f7f2 f966 	bl	8000288 <__aeabi_dsub>
 800dfbc:	4652      	mov	r2, sl
 800dfbe:	465b      	mov	r3, fp
 800dfc0:	f7f2 fd8c 	bl	8000adc <__aeabi_dcmplt>
 800dfc4:	2800      	cmp	r0, #0
 800dfc6:	f040 80b5 	bne.w	800e134 <_dtoa_r+0x6c4>
 800dfca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dfcc:	429d      	cmp	r5, r3
 800dfce:	d081      	beq.n	800ded4 <_dtoa_r+0x464>
 800dfd0:	4b30      	ldr	r3, [pc, #192]	; (800e094 <_dtoa_r+0x624>)
 800dfd2:	2200      	movs	r2, #0
 800dfd4:	4650      	mov	r0, sl
 800dfd6:	4659      	mov	r1, fp
 800dfd8:	f7f2 fb0e 	bl	80005f8 <__aeabi_dmul>
 800dfdc:	4b2d      	ldr	r3, [pc, #180]	; (800e094 <_dtoa_r+0x624>)
 800dfde:	4682      	mov	sl, r0
 800dfe0:	468b      	mov	fp, r1
 800dfe2:	4640      	mov	r0, r8
 800dfe4:	4649      	mov	r1, r9
 800dfe6:	2200      	movs	r2, #0
 800dfe8:	f7f2 fb06 	bl	80005f8 <__aeabi_dmul>
 800dfec:	4680      	mov	r8, r0
 800dfee:	4689      	mov	r9, r1
 800dff0:	e7c6      	b.n	800df80 <_dtoa_r+0x510>
 800dff2:	4650      	mov	r0, sl
 800dff4:	4659      	mov	r1, fp
 800dff6:	f7f2 faff 	bl	80005f8 <__aeabi_dmul>
 800dffa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dffc:	9d01      	ldr	r5, [sp, #4]
 800dffe:	930f      	str	r3, [sp, #60]	; 0x3c
 800e000:	4682      	mov	sl, r0
 800e002:	468b      	mov	fp, r1
 800e004:	4649      	mov	r1, r9
 800e006:	4640      	mov	r0, r8
 800e008:	f7f2 fda6 	bl	8000b58 <__aeabi_d2iz>
 800e00c:	4606      	mov	r6, r0
 800e00e:	f7f2 fa89 	bl	8000524 <__aeabi_i2d>
 800e012:	3630      	adds	r6, #48	; 0x30
 800e014:	4602      	mov	r2, r0
 800e016:	460b      	mov	r3, r1
 800e018:	4640      	mov	r0, r8
 800e01a:	4649      	mov	r1, r9
 800e01c:	f7f2 f934 	bl	8000288 <__aeabi_dsub>
 800e020:	f805 6b01 	strb.w	r6, [r5], #1
 800e024:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e026:	429d      	cmp	r5, r3
 800e028:	4680      	mov	r8, r0
 800e02a:	4689      	mov	r9, r1
 800e02c:	f04f 0200 	mov.w	r2, #0
 800e030:	d124      	bne.n	800e07c <_dtoa_r+0x60c>
 800e032:	4b1b      	ldr	r3, [pc, #108]	; (800e0a0 <_dtoa_r+0x630>)
 800e034:	4650      	mov	r0, sl
 800e036:	4659      	mov	r1, fp
 800e038:	f7f2 f928 	bl	800028c <__adddf3>
 800e03c:	4602      	mov	r2, r0
 800e03e:	460b      	mov	r3, r1
 800e040:	4640      	mov	r0, r8
 800e042:	4649      	mov	r1, r9
 800e044:	f7f2 fd68 	bl	8000b18 <__aeabi_dcmpgt>
 800e048:	2800      	cmp	r0, #0
 800e04a:	d173      	bne.n	800e134 <_dtoa_r+0x6c4>
 800e04c:	4652      	mov	r2, sl
 800e04e:	465b      	mov	r3, fp
 800e050:	4913      	ldr	r1, [pc, #76]	; (800e0a0 <_dtoa_r+0x630>)
 800e052:	2000      	movs	r0, #0
 800e054:	f7f2 f918 	bl	8000288 <__aeabi_dsub>
 800e058:	4602      	mov	r2, r0
 800e05a:	460b      	mov	r3, r1
 800e05c:	4640      	mov	r0, r8
 800e05e:	4649      	mov	r1, r9
 800e060:	f7f2 fd3c 	bl	8000adc <__aeabi_dcmplt>
 800e064:	2800      	cmp	r0, #0
 800e066:	f43f af35 	beq.w	800ded4 <_dtoa_r+0x464>
 800e06a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800e06c:	1e6b      	subs	r3, r5, #1
 800e06e:	930f      	str	r3, [sp, #60]	; 0x3c
 800e070:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e074:	2b30      	cmp	r3, #48	; 0x30
 800e076:	d0f8      	beq.n	800e06a <_dtoa_r+0x5fa>
 800e078:	9700      	str	r7, [sp, #0]
 800e07a:	e049      	b.n	800e110 <_dtoa_r+0x6a0>
 800e07c:	4b05      	ldr	r3, [pc, #20]	; (800e094 <_dtoa_r+0x624>)
 800e07e:	f7f2 fabb 	bl	80005f8 <__aeabi_dmul>
 800e082:	4680      	mov	r8, r0
 800e084:	4689      	mov	r9, r1
 800e086:	e7bd      	b.n	800e004 <_dtoa_r+0x594>
 800e088:	08011168 	.word	0x08011168
 800e08c:	08011140 	.word	0x08011140
 800e090:	3ff00000 	.word	0x3ff00000
 800e094:	40240000 	.word	0x40240000
 800e098:	401c0000 	.word	0x401c0000
 800e09c:	40140000 	.word	0x40140000
 800e0a0:	3fe00000 	.word	0x3fe00000
 800e0a4:	9d01      	ldr	r5, [sp, #4]
 800e0a6:	4656      	mov	r6, sl
 800e0a8:	465f      	mov	r7, fp
 800e0aa:	4642      	mov	r2, r8
 800e0ac:	464b      	mov	r3, r9
 800e0ae:	4630      	mov	r0, r6
 800e0b0:	4639      	mov	r1, r7
 800e0b2:	f7f2 fbcb 	bl	800084c <__aeabi_ddiv>
 800e0b6:	f7f2 fd4f 	bl	8000b58 <__aeabi_d2iz>
 800e0ba:	4682      	mov	sl, r0
 800e0bc:	f7f2 fa32 	bl	8000524 <__aeabi_i2d>
 800e0c0:	4642      	mov	r2, r8
 800e0c2:	464b      	mov	r3, r9
 800e0c4:	f7f2 fa98 	bl	80005f8 <__aeabi_dmul>
 800e0c8:	4602      	mov	r2, r0
 800e0ca:	460b      	mov	r3, r1
 800e0cc:	4630      	mov	r0, r6
 800e0ce:	4639      	mov	r1, r7
 800e0d0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800e0d4:	f7f2 f8d8 	bl	8000288 <__aeabi_dsub>
 800e0d8:	f805 6b01 	strb.w	r6, [r5], #1
 800e0dc:	9e01      	ldr	r6, [sp, #4]
 800e0de:	9f03      	ldr	r7, [sp, #12]
 800e0e0:	1bae      	subs	r6, r5, r6
 800e0e2:	42b7      	cmp	r7, r6
 800e0e4:	4602      	mov	r2, r0
 800e0e6:	460b      	mov	r3, r1
 800e0e8:	d135      	bne.n	800e156 <_dtoa_r+0x6e6>
 800e0ea:	f7f2 f8cf 	bl	800028c <__adddf3>
 800e0ee:	4642      	mov	r2, r8
 800e0f0:	464b      	mov	r3, r9
 800e0f2:	4606      	mov	r6, r0
 800e0f4:	460f      	mov	r7, r1
 800e0f6:	f7f2 fd0f 	bl	8000b18 <__aeabi_dcmpgt>
 800e0fa:	b9d0      	cbnz	r0, 800e132 <_dtoa_r+0x6c2>
 800e0fc:	4642      	mov	r2, r8
 800e0fe:	464b      	mov	r3, r9
 800e100:	4630      	mov	r0, r6
 800e102:	4639      	mov	r1, r7
 800e104:	f7f2 fce0 	bl	8000ac8 <__aeabi_dcmpeq>
 800e108:	b110      	cbz	r0, 800e110 <_dtoa_r+0x6a0>
 800e10a:	f01a 0f01 	tst.w	sl, #1
 800e10e:	d110      	bne.n	800e132 <_dtoa_r+0x6c2>
 800e110:	4620      	mov	r0, r4
 800e112:	ee18 1a10 	vmov	r1, s16
 800e116:	f000 fc2b 	bl	800e970 <_Bfree>
 800e11a:	2300      	movs	r3, #0
 800e11c:	9800      	ldr	r0, [sp, #0]
 800e11e:	702b      	strb	r3, [r5, #0]
 800e120:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e122:	3001      	adds	r0, #1
 800e124:	6018      	str	r0, [r3, #0]
 800e126:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e128:	2b00      	cmp	r3, #0
 800e12a:	f43f acf1 	beq.w	800db10 <_dtoa_r+0xa0>
 800e12e:	601d      	str	r5, [r3, #0]
 800e130:	e4ee      	b.n	800db10 <_dtoa_r+0xa0>
 800e132:	9f00      	ldr	r7, [sp, #0]
 800e134:	462b      	mov	r3, r5
 800e136:	461d      	mov	r5, r3
 800e138:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e13c:	2a39      	cmp	r2, #57	; 0x39
 800e13e:	d106      	bne.n	800e14e <_dtoa_r+0x6de>
 800e140:	9a01      	ldr	r2, [sp, #4]
 800e142:	429a      	cmp	r2, r3
 800e144:	d1f7      	bne.n	800e136 <_dtoa_r+0x6c6>
 800e146:	9901      	ldr	r1, [sp, #4]
 800e148:	2230      	movs	r2, #48	; 0x30
 800e14a:	3701      	adds	r7, #1
 800e14c:	700a      	strb	r2, [r1, #0]
 800e14e:	781a      	ldrb	r2, [r3, #0]
 800e150:	3201      	adds	r2, #1
 800e152:	701a      	strb	r2, [r3, #0]
 800e154:	e790      	b.n	800e078 <_dtoa_r+0x608>
 800e156:	4ba6      	ldr	r3, [pc, #664]	; (800e3f0 <_dtoa_r+0x980>)
 800e158:	2200      	movs	r2, #0
 800e15a:	f7f2 fa4d 	bl	80005f8 <__aeabi_dmul>
 800e15e:	2200      	movs	r2, #0
 800e160:	2300      	movs	r3, #0
 800e162:	4606      	mov	r6, r0
 800e164:	460f      	mov	r7, r1
 800e166:	f7f2 fcaf 	bl	8000ac8 <__aeabi_dcmpeq>
 800e16a:	2800      	cmp	r0, #0
 800e16c:	d09d      	beq.n	800e0aa <_dtoa_r+0x63a>
 800e16e:	e7cf      	b.n	800e110 <_dtoa_r+0x6a0>
 800e170:	9a08      	ldr	r2, [sp, #32]
 800e172:	2a00      	cmp	r2, #0
 800e174:	f000 80d7 	beq.w	800e326 <_dtoa_r+0x8b6>
 800e178:	9a06      	ldr	r2, [sp, #24]
 800e17a:	2a01      	cmp	r2, #1
 800e17c:	f300 80ba 	bgt.w	800e2f4 <_dtoa_r+0x884>
 800e180:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e182:	2a00      	cmp	r2, #0
 800e184:	f000 80b2 	beq.w	800e2ec <_dtoa_r+0x87c>
 800e188:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e18c:	9e07      	ldr	r6, [sp, #28]
 800e18e:	9d04      	ldr	r5, [sp, #16]
 800e190:	9a04      	ldr	r2, [sp, #16]
 800e192:	441a      	add	r2, r3
 800e194:	9204      	str	r2, [sp, #16]
 800e196:	9a05      	ldr	r2, [sp, #20]
 800e198:	2101      	movs	r1, #1
 800e19a:	441a      	add	r2, r3
 800e19c:	4620      	mov	r0, r4
 800e19e:	9205      	str	r2, [sp, #20]
 800e1a0:	f000 fc9e 	bl	800eae0 <__i2b>
 800e1a4:	4607      	mov	r7, r0
 800e1a6:	2d00      	cmp	r5, #0
 800e1a8:	dd0c      	ble.n	800e1c4 <_dtoa_r+0x754>
 800e1aa:	9b05      	ldr	r3, [sp, #20]
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	dd09      	ble.n	800e1c4 <_dtoa_r+0x754>
 800e1b0:	42ab      	cmp	r3, r5
 800e1b2:	9a04      	ldr	r2, [sp, #16]
 800e1b4:	bfa8      	it	ge
 800e1b6:	462b      	movge	r3, r5
 800e1b8:	1ad2      	subs	r2, r2, r3
 800e1ba:	9204      	str	r2, [sp, #16]
 800e1bc:	9a05      	ldr	r2, [sp, #20]
 800e1be:	1aed      	subs	r5, r5, r3
 800e1c0:	1ad3      	subs	r3, r2, r3
 800e1c2:	9305      	str	r3, [sp, #20]
 800e1c4:	9b07      	ldr	r3, [sp, #28]
 800e1c6:	b31b      	cbz	r3, 800e210 <_dtoa_r+0x7a0>
 800e1c8:	9b08      	ldr	r3, [sp, #32]
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	f000 80af 	beq.w	800e32e <_dtoa_r+0x8be>
 800e1d0:	2e00      	cmp	r6, #0
 800e1d2:	dd13      	ble.n	800e1fc <_dtoa_r+0x78c>
 800e1d4:	4639      	mov	r1, r7
 800e1d6:	4632      	mov	r2, r6
 800e1d8:	4620      	mov	r0, r4
 800e1da:	f000 fd41 	bl	800ec60 <__pow5mult>
 800e1de:	ee18 2a10 	vmov	r2, s16
 800e1e2:	4601      	mov	r1, r0
 800e1e4:	4607      	mov	r7, r0
 800e1e6:	4620      	mov	r0, r4
 800e1e8:	f000 fc90 	bl	800eb0c <__multiply>
 800e1ec:	ee18 1a10 	vmov	r1, s16
 800e1f0:	4680      	mov	r8, r0
 800e1f2:	4620      	mov	r0, r4
 800e1f4:	f000 fbbc 	bl	800e970 <_Bfree>
 800e1f8:	ee08 8a10 	vmov	s16, r8
 800e1fc:	9b07      	ldr	r3, [sp, #28]
 800e1fe:	1b9a      	subs	r2, r3, r6
 800e200:	d006      	beq.n	800e210 <_dtoa_r+0x7a0>
 800e202:	ee18 1a10 	vmov	r1, s16
 800e206:	4620      	mov	r0, r4
 800e208:	f000 fd2a 	bl	800ec60 <__pow5mult>
 800e20c:	ee08 0a10 	vmov	s16, r0
 800e210:	2101      	movs	r1, #1
 800e212:	4620      	mov	r0, r4
 800e214:	f000 fc64 	bl	800eae0 <__i2b>
 800e218:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	4606      	mov	r6, r0
 800e21e:	f340 8088 	ble.w	800e332 <_dtoa_r+0x8c2>
 800e222:	461a      	mov	r2, r3
 800e224:	4601      	mov	r1, r0
 800e226:	4620      	mov	r0, r4
 800e228:	f000 fd1a 	bl	800ec60 <__pow5mult>
 800e22c:	9b06      	ldr	r3, [sp, #24]
 800e22e:	2b01      	cmp	r3, #1
 800e230:	4606      	mov	r6, r0
 800e232:	f340 8081 	ble.w	800e338 <_dtoa_r+0x8c8>
 800e236:	f04f 0800 	mov.w	r8, #0
 800e23a:	6933      	ldr	r3, [r6, #16]
 800e23c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800e240:	6918      	ldr	r0, [r3, #16]
 800e242:	f000 fbfd 	bl	800ea40 <__hi0bits>
 800e246:	f1c0 0020 	rsb	r0, r0, #32
 800e24a:	9b05      	ldr	r3, [sp, #20]
 800e24c:	4418      	add	r0, r3
 800e24e:	f010 001f 	ands.w	r0, r0, #31
 800e252:	f000 8092 	beq.w	800e37a <_dtoa_r+0x90a>
 800e256:	f1c0 0320 	rsb	r3, r0, #32
 800e25a:	2b04      	cmp	r3, #4
 800e25c:	f340 808a 	ble.w	800e374 <_dtoa_r+0x904>
 800e260:	f1c0 001c 	rsb	r0, r0, #28
 800e264:	9b04      	ldr	r3, [sp, #16]
 800e266:	4403      	add	r3, r0
 800e268:	9304      	str	r3, [sp, #16]
 800e26a:	9b05      	ldr	r3, [sp, #20]
 800e26c:	4403      	add	r3, r0
 800e26e:	4405      	add	r5, r0
 800e270:	9305      	str	r3, [sp, #20]
 800e272:	9b04      	ldr	r3, [sp, #16]
 800e274:	2b00      	cmp	r3, #0
 800e276:	dd07      	ble.n	800e288 <_dtoa_r+0x818>
 800e278:	ee18 1a10 	vmov	r1, s16
 800e27c:	461a      	mov	r2, r3
 800e27e:	4620      	mov	r0, r4
 800e280:	f000 fd48 	bl	800ed14 <__lshift>
 800e284:	ee08 0a10 	vmov	s16, r0
 800e288:	9b05      	ldr	r3, [sp, #20]
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	dd05      	ble.n	800e29a <_dtoa_r+0x82a>
 800e28e:	4631      	mov	r1, r6
 800e290:	461a      	mov	r2, r3
 800e292:	4620      	mov	r0, r4
 800e294:	f000 fd3e 	bl	800ed14 <__lshift>
 800e298:	4606      	mov	r6, r0
 800e29a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	d06e      	beq.n	800e37e <_dtoa_r+0x90e>
 800e2a0:	ee18 0a10 	vmov	r0, s16
 800e2a4:	4631      	mov	r1, r6
 800e2a6:	f000 fda5 	bl	800edf4 <__mcmp>
 800e2aa:	2800      	cmp	r0, #0
 800e2ac:	da67      	bge.n	800e37e <_dtoa_r+0x90e>
 800e2ae:	9b00      	ldr	r3, [sp, #0]
 800e2b0:	3b01      	subs	r3, #1
 800e2b2:	ee18 1a10 	vmov	r1, s16
 800e2b6:	9300      	str	r3, [sp, #0]
 800e2b8:	220a      	movs	r2, #10
 800e2ba:	2300      	movs	r3, #0
 800e2bc:	4620      	mov	r0, r4
 800e2be:	f000 fb79 	bl	800e9b4 <__multadd>
 800e2c2:	9b08      	ldr	r3, [sp, #32]
 800e2c4:	ee08 0a10 	vmov	s16, r0
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	f000 81b1 	beq.w	800e630 <_dtoa_r+0xbc0>
 800e2ce:	2300      	movs	r3, #0
 800e2d0:	4639      	mov	r1, r7
 800e2d2:	220a      	movs	r2, #10
 800e2d4:	4620      	mov	r0, r4
 800e2d6:	f000 fb6d 	bl	800e9b4 <__multadd>
 800e2da:	9b02      	ldr	r3, [sp, #8]
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	4607      	mov	r7, r0
 800e2e0:	f300 808e 	bgt.w	800e400 <_dtoa_r+0x990>
 800e2e4:	9b06      	ldr	r3, [sp, #24]
 800e2e6:	2b02      	cmp	r3, #2
 800e2e8:	dc51      	bgt.n	800e38e <_dtoa_r+0x91e>
 800e2ea:	e089      	b.n	800e400 <_dtoa_r+0x990>
 800e2ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e2ee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e2f2:	e74b      	b.n	800e18c <_dtoa_r+0x71c>
 800e2f4:	9b03      	ldr	r3, [sp, #12]
 800e2f6:	1e5e      	subs	r6, r3, #1
 800e2f8:	9b07      	ldr	r3, [sp, #28]
 800e2fa:	42b3      	cmp	r3, r6
 800e2fc:	bfbf      	itttt	lt
 800e2fe:	9b07      	ldrlt	r3, [sp, #28]
 800e300:	9607      	strlt	r6, [sp, #28]
 800e302:	1af2      	sublt	r2, r6, r3
 800e304:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800e306:	bfb6      	itet	lt
 800e308:	189b      	addlt	r3, r3, r2
 800e30a:	1b9e      	subge	r6, r3, r6
 800e30c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800e30e:	9b03      	ldr	r3, [sp, #12]
 800e310:	bfb8      	it	lt
 800e312:	2600      	movlt	r6, #0
 800e314:	2b00      	cmp	r3, #0
 800e316:	bfb7      	itett	lt
 800e318:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800e31c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800e320:	1a9d      	sublt	r5, r3, r2
 800e322:	2300      	movlt	r3, #0
 800e324:	e734      	b.n	800e190 <_dtoa_r+0x720>
 800e326:	9e07      	ldr	r6, [sp, #28]
 800e328:	9d04      	ldr	r5, [sp, #16]
 800e32a:	9f08      	ldr	r7, [sp, #32]
 800e32c:	e73b      	b.n	800e1a6 <_dtoa_r+0x736>
 800e32e:	9a07      	ldr	r2, [sp, #28]
 800e330:	e767      	b.n	800e202 <_dtoa_r+0x792>
 800e332:	9b06      	ldr	r3, [sp, #24]
 800e334:	2b01      	cmp	r3, #1
 800e336:	dc18      	bgt.n	800e36a <_dtoa_r+0x8fa>
 800e338:	f1ba 0f00 	cmp.w	sl, #0
 800e33c:	d115      	bne.n	800e36a <_dtoa_r+0x8fa>
 800e33e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e342:	b993      	cbnz	r3, 800e36a <_dtoa_r+0x8fa>
 800e344:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e348:	0d1b      	lsrs	r3, r3, #20
 800e34a:	051b      	lsls	r3, r3, #20
 800e34c:	b183      	cbz	r3, 800e370 <_dtoa_r+0x900>
 800e34e:	9b04      	ldr	r3, [sp, #16]
 800e350:	3301      	adds	r3, #1
 800e352:	9304      	str	r3, [sp, #16]
 800e354:	9b05      	ldr	r3, [sp, #20]
 800e356:	3301      	adds	r3, #1
 800e358:	9305      	str	r3, [sp, #20]
 800e35a:	f04f 0801 	mov.w	r8, #1
 800e35e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e360:	2b00      	cmp	r3, #0
 800e362:	f47f af6a 	bne.w	800e23a <_dtoa_r+0x7ca>
 800e366:	2001      	movs	r0, #1
 800e368:	e76f      	b.n	800e24a <_dtoa_r+0x7da>
 800e36a:	f04f 0800 	mov.w	r8, #0
 800e36e:	e7f6      	b.n	800e35e <_dtoa_r+0x8ee>
 800e370:	4698      	mov	r8, r3
 800e372:	e7f4      	b.n	800e35e <_dtoa_r+0x8ee>
 800e374:	f43f af7d 	beq.w	800e272 <_dtoa_r+0x802>
 800e378:	4618      	mov	r0, r3
 800e37a:	301c      	adds	r0, #28
 800e37c:	e772      	b.n	800e264 <_dtoa_r+0x7f4>
 800e37e:	9b03      	ldr	r3, [sp, #12]
 800e380:	2b00      	cmp	r3, #0
 800e382:	dc37      	bgt.n	800e3f4 <_dtoa_r+0x984>
 800e384:	9b06      	ldr	r3, [sp, #24]
 800e386:	2b02      	cmp	r3, #2
 800e388:	dd34      	ble.n	800e3f4 <_dtoa_r+0x984>
 800e38a:	9b03      	ldr	r3, [sp, #12]
 800e38c:	9302      	str	r3, [sp, #8]
 800e38e:	9b02      	ldr	r3, [sp, #8]
 800e390:	b96b      	cbnz	r3, 800e3ae <_dtoa_r+0x93e>
 800e392:	4631      	mov	r1, r6
 800e394:	2205      	movs	r2, #5
 800e396:	4620      	mov	r0, r4
 800e398:	f000 fb0c 	bl	800e9b4 <__multadd>
 800e39c:	4601      	mov	r1, r0
 800e39e:	4606      	mov	r6, r0
 800e3a0:	ee18 0a10 	vmov	r0, s16
 800e3a4:	f000 fd26 	bl	800edf4 <__mcmp>
 800e3a8:	2800      	cmp	r0, #0
 800e3aa:	f73f adbb 	bgt.w	800df24 <_dtoa_r+0x4b4>
 800e3ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e3b0:	9d01      	ldr	r5, [sp, #4]
 800e3b2:	43db      	mvns	r3, r3
 800e3b4:	9300      	str	r3, [sp, #0]
 800e3b6:	f04f 0800 	mov.w	r8, #0
 800e3ba:	4631      	mov	r1, r6
 800e3bc:	4620      	mov	r0, r4
 800e3be:	f000 fad7 	bl	800e970 <_Bfree>
 800e3c2:	2f00      	cmp	r7, #0
 800e3c4:	f43f aea4 	beq.w	800e110 <_dtoa_r+0x6a0>
 800e3c8:	f1b8 0f00 	cmp.w	r8, #0
 800e3cc:	d005      	beq.n	800e3da <_dtoa_r+0x96a>
 800e3ce:	45b8      	cmp	r8, r7
 800e3d0:	d003      	beq.n	800e3da <_dtoa_r+0x96a>
 800e3d2:	4641      	mov	r1, r8
 800e3d4:	4620      	mov	r0, r4
 800e3d6:	f000 facb 	bl	800e970 <_Bfree>
 800e3da:	4639      	mov	r1, r7
 800e3dc:	4620      	mov	r0, r4
 800e3de:	f000 fac7 	bl	800e970 <_Bfree>
 800e3e2:	e695      	b.n	800e110 <_dtoa_r+0x6a0>
 800e3e4:	2600      	movs	r6, #0
 800e3e6:	4637      	mov	r7, r6
 800e3e8:	e7e1      	b.n	800e3ae <_dtoa_r+0x93e>
 800e3ea:	9700      	str	r7, [sp, #0]
 800e3ec:	4637      	mov	r7, r6
 800e3ee:	e599      	b.n	800df24 <_dtoa_r+0x4b4>
 800e3f0:	40240000 	.word	0x40240000
 800e3f4:	9b08      	ldr	r3, [sp, #32]
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	f000 80ca 	beq.w	800e590 <_dtoa_r+0xb20>
 800e3fc:	9b03      	ldr	r3, [sp, #12]
 800e3fe:	9302      	str	r3, [sp, #8]
 800e400:	2d00      	cmp	r5, #0
 800e402:	dd05      	ble.n	800e410 <_dtoa_r+0x9a0>
 800e404:	4639      	mov	r1, r7
 800e406:	462a      	mov	r2, r5
 800e408:	4620      	mov	r0, r4
 800e40a:	f000 fc83 	bl	800ed14 <__lshift>
 800e40e:	4607      	mov	r7, r0
 800e410:	f1b8 0f00 	cmp.w	r8, #0
 800e414:	d05b      	beq.n	800e4ce <_dtoa_r+0xa5e>
 800e416:	6879      	ldr	r1, [r7, #4]
 800e418:	4620      	mov	r0, r4
 800e41a:	f000 fa69 	bl	800e8f0 <_Balloc>
 800e41e:	4605      	mov	r5, r0
 800e420:	b928      	cbnz	r0, 800e42e <_dtoa_r+0x9be>
 800e422:	4b87      	ldr	r3, [pc, #540]	; (800e640 <_dtoa_r+0xbd0>)
 800e424:	4602      	mov	r2, r0
 800e426:	f240 21ea 	movw	r1, #746	; 0x2ea
 800e42a:	f7ff bb3b 	b.w	800daa4 <_dtoa_r+0x34>
 800e42e:	693a      	ldr	r2, [r7, #16]
 800e430:	3202      	adds	r2, #2
 800e432:	0092      	lsls	r2, r2, #2
 800e434:	f107 010c 	add.w	r1, r7, #12
 800e438:	300c      	adds	r0, #12
 800e43a:	f7fe fb4a 	bl	800cad2 <memcpy>
 800e43e:	2201      	movs	r2, #1
 800e440:	4629      	mov	r1, r5
 800e442:	4620      	mov	r0, r4
 800e444:	f000 fc66 	bl	800ed14 <__lshift>
 800e448:	9b01      	ldr	r3, [sp, #4]
 800e44a:	f103 0901 	add.w	r9, r3, #1
 800e44e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800e452:	4413      	add	r3, r2
 800e454:	9305      	str	r3, [sp, #20]
 800e456:	f00a 0301 	and.w	r3, sl, #1
 800e45a:	46b8      	mov	r8, r7
 800e45c:	9304      	str	r3, [sp, #16]
 800e45e:	4607      	mov	r7, r0
 800e460:	4631      	mov	r1, r6
 800e462:	ee18 0a10 	vmov	r0, s16
 800e466:	f7ff fa77 	bl	800d958 <quorem>
 800e46a:	4641      	mov	r1, r8
 800e46c:	9002      	str	r0, [sp, #8]
 800e46e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e472:	ee18 0a10 	vmov	r0, s16
 800e476:	f000 fcbd 	bl	800edf4 <__mcmp>
 800e47a:	463a      	mov	r2, r7
 800e47c:	9003      	str	r0, [sp, #12]
 800e47e:	4631      	mov	r1, r6
 800e480:	4620      	mov	r0, r4
 800e482:	f000 fcd3 	bl	800ee2c <__mdiff>
 800e486:	68c2      	ldr	r2, [r0, #12]
 800e488:	f109 3bff 	add.w	fp, r9, #4294967295
 800e48c:	4605      	mov	r5, r0
 800e48e:	bb02      	cbnz	r2, 800e4d2 <_dtoa_r+0xa62>
 800e490:	4601      	mov	r1, r0
 800e492:	ee18 0a10 	vmov	r0, s16
 800e496:	f000 fcad 	bl	800edf4 <__mcmp>
 800e49a:	4602      	mov	r2, r0
 800e49c:	4629      	mov	r1, r5
 800e49e:	4620      	mov	r0, r4
 800e4a0:	9207      	str	r2, [sp, #28]
 800e4a2:	f000 fa65 	bl	800e970 <_Bfree>
 800e4a6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800e4aa:	ea43 0102 	orr.w	r1, r3, r2
 800e4ae:	9b04      	ldr	r3, [sp, #16]
 800e4b0:	430b      	orrs	r3, r1
 800e4b2:	464d      	mov	r5, r9
 800e4b4:	d10f      	bne.n	800e4d6 <_dtoa_r+0xa66>
 800e4b6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e4ba:	d02a      	beq.n	800e512 <_dtoa_r+0xaa2>
 800e4bc:	9b03      	ldr	r3, [sp, #12]
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	dd02      	ble.n	800e4c8 <_dtoa_r+0xa58>
 800e4c2:	9b02      	ldr	r3, [sp, #8]
 800e4c4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800e4c8:	f88b a000 	strb.w	sl, [fp]
 800e4cc:	e775      	b.n	800e3ba <_dtoa_r+0x94a>
 800e4ce:	4638      	mov	r0, r7
 800e4d0:	e7ba      	b.n	800e448 <_dtoa_r+0x9d8>
 800e4d2:	2201      	movs	r2, #1
 800e4d4:	e7e2      	b.n	800e49c <_dtoa_r+0xa2c>
 800e4d6:	9b03      	ldr	r3, [sp, #12]
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	db04      	blt.n	800e4e6 <_dtoa_r+0xa76>
 800e4dc:	9906      	ldr	r1, [sp, #24]
 800e4de:	430b      	orrs	r3, r1
 800e4e0:	9904      	ldr	r1, [sp, #16]
 800e4e2:	430b      	orrs	r3, r1
 800e4e4:	d122      	bne.n	800e52c <_dtoa_r+0xabc>
 800e4e6:	2a00      	cmp	r2, #0
 800e4e8:	ddee      	ble.n	800e4c8 <_dtoa_r+0xa58>
 800e4ea:	ee18 1a10 	vmov	r1, s16
 800e4ee:	2201      	movs	r2, #1
 800e4f0:	4620      	mov	r0, r4
 800e4f2:	f000 fc0f 	bl	800ed14 <__lshift>
 800e4f6:	4631      	mov	r1, r6
 800e4f8:	ee08 0a10 	vmov	s16, r0
 800e4fc:	f000 fc7a 	bl	800edf4 <__mcmp>
 800e500:	2800      	cmp	r0, #0
 800e502:	dc03      	bgt.n	800e50c <_dtoa_r+0xa9c>
 800e504:	d1e0      	bne.n	800e4c8 <_dtoa_r+0xa58>
 800e506:	f01a 0f01 	tst.w	sl, #1
 800e50a:	d0dd      	beq.n	800e4c8 <_dtoa_r+0xa58>
 800e50c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e510:	d1d7      	bne.n	800e4c2 <_dtoa_r+0xa52>
 800e512:	2339      	movs	r3, #57	; 0x39
 800e514:	f88b 3000 	strb.w	r3, [fp]
 800e518:	462b      	mov	r3, r5
 800e51a:	461d      	mov	r5, r3
 800e51c:	3b01      	subs	r3, #1
 800e51e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e522:	2a39      	cmp	r2, #57	; 0x39
 800e524:	d071      	beq.n	800e60a <_dtoa_r+0xb9a>
 800e526:	3201      	adds	r2, #1
 800e528:	701a      	strb	r2, [r3, #0]
 800e52a:	e746      	b.n	800e3ba <_dtoa_r+0x94a>
 800e52c:	2a00      	cmp	r2, #0
 800e52e:	dd07      	ble.n	800e540 <_dtoa_r+0xad0>
 800e530:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e534:	d0ed      	beq.n	800e512 <_dtoa_r+0xaa2>
 800e536:	f10a 0301 	add.w	r3, sl, #1
 800e53a:	f88b 3000 	strb.w	r3, [fp]
 800e53e:	e73c      	b.n	800e3ba <_dtoa_r+0x94a>
 800e540:	9b05      	ldr	r3, [sp, #20]
 800e542:	f809 ac01 	strb.w	sl, [r9, #-1]
 800e546:	4599      	cmp	r9, r3
 800e548:	d047      	beq.n	800e5da <_dtoa_r+0xb6a>
 800e54a:	ee18 1a10 	vmov	r1, s16
 800e54e:	2300      	movs	r3, #0
 800e550:	220a      	movs	r2, #10
 800e552:	4620      	mov	r0, r4
 800e554:	f000 fa2e 	bl	800e9b4 <__multadd>
 800e558:	45b8      	cmp	r8, r7
 800e55a:	ee08 0a10 	vmov	s16, r0
 800e55e:	f04f 0300 	mov.w	r3, #0
 800e562:	f04f 020a 	mov.w	r2, #10
 800e566:	4641      	mov	r1, r8
 800e568:	4620      	mov	r0, r4
 800e56a:	d106      	bne.n	800e57a <_dtoa_r+0xb0a>
 800e56c:	f000 fa22 	bl	800e9b4 <__multadd>
 800e570:	4680      	mov	r8, r0
 800e572:	4607      	mov	r7, r0
 800e574:	f109 0901 	add.w	r9, r9, #1
 800e578:	e772      	b.n	800e460 <_dtoa_r+0x9f0>
 800e57a:	f000 fa1b 	bl	800e9b4 <__multadd>
 800e57e:	4639      	mov	r1, r7
 800e580:	4680      	mov	r8, r0
 800e582:	2300      	movs	r3, #0
 800e584:	220a      	movs	r2, #10
 800e586:	4620      	mov	r0, r4
 800e588:	f000 fa14 	bl	800e9b4 <__multadd>
 800e58c:	4607      	mov	r7, r0
 800e58e:	e7f1      	b.n	800e574 <_dtoa_r+0xb04>
 800e590:	9b03      	ldr	r3, [sp, #12]
 800e592:	9302      	str	r3, [sp, #8]
 800e594:	9d01      	ldr	r5, [sp, #4]
 800e596:	ee18 0a10 	vmov	r0, s16
 800e59a:	4631      	mov	r1, r6
 800e59c:	f7ff f9dc 	bl	800d958 <quorem>
 800e5a0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e5a4:	9b01      	ldr	r3, [sp, #4]
 800e5a6:	f805 ab01 	strb.w	sl, [r5], #1
 800e5aa:	1aea      	subs	r2, r5, r3
 800e5ac:	9b02      	ldr	r3, [sp, #8]
 800e5ae:	4293      	cmp	r3, r2
 800e5b0:	dd09      	ble.n	800e5c6 <_dtoa_r+0xb56>
 800e5b2:	ee18 1a10 	vmov	r1, s16
 800e5b6:	2300      	movs	r3, #0
 800e5b8:	220a      	movs	r2, #10
 800e5ba:	4620      	mov	r0, r4
 800e5bc:	f000 f9fa 	bl	800e9b4 <__multadd>
 800e5c0:	ee08 0a10 	vmov	s16, r0
 800e5c4:	e7e7      	b.n	800e596 <_dtoa_r+0xb26>
 800e5c6:	9b02      	ldr	r3, [sp, #8]
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	bfc8      	it	gt
 800e5cc:	461d      	movgt	r5, r3
 800e5ce:	9b01      	ldr	r3, [sp, #4]
 800e5d0:	bfd8      	it	le
 800e5d2:	2501      	movle	r5, #1
 800e5d4:	441d      	add	r5, r3
 800e5d6:	f04f 0800 	mov.w	r8, #0
 800e5da:	ee18 1a10 	vmov	r1, s16
 800e5de:	2201      	movs	r2, #1
 800e5e0:	4620      	mov	r0, r4
 800e5e2:	f000 fb97 	bl	800ed14 <__lshift>
 800e5e6:	4631      	mov	r1, r6
 800e5e8:	ee08 0a10 	vmov	s16, r0
 800e5ec:	f000 fc02 	bl	800edf4 <__mcmp>
 800e5f0:	2800      	cmp	r0, #0
 800e5f2:	dc91      	bgt.n	800e518 <_dtoa_r+0xaa8>
 800e5f4:	d102      	bne.n	800e5fc <_dtoa_r+0xb8c>
 800e5f6:	f01a 0f01 	tst.w	sl, #1
 800e5fa:	d18d      	bne.n	800e518 <_dtoa_r+0xaa8>
 800e5fc:	462b      	mov	r3, r5
 800e5fe:	461d      	mov	r5, r3
 800e600:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e604:	2a30      	cmp	r2, #48	; 0x30
 800e606:	d0fa      	beq.n	800e5fe <_dtoa_r+0xb8e>
 800e608:	e6d7      	b.n	800e3ba <_dtoa_r+0x94a>
 800e60a:	9a01      	ldr	r2, [sp, #4]
 800e60c:	429a      	cmp	r2, r3
 800e60e:	d184      	bne.n	800e51a <_dtoa_r+0xaaa>
 800e610:	9b00      	ldr	r3, [sp, #0]
 800e612:	3301      	adds	r3, #1
 800e614:	9300      	str	r3, [sp, #0]
 800e616:	2331      	movs	r3, #49	; 0x31
 800e618:	7013      	strb	r3, [r2, #0]
 800e61a:	e6ce      	b.n	800e3ba <_dtoa_r+0x94a>
 800e61c:	4b09      	ldr	r3, [pc, #36]	; (800e644 <_dtoa_r+0xbd4>)
 800e61e:	f7ff ba95 	b.w	800db4c <_dtoa_r+0xdc>
 800e622:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e624:	2b00      	cmp	r3, #0
 800e626:	f47f aa6e 	bne.w	800db06 <_dtoa_r+0x96>
 800e62a:	4b07      	ldr	r3, [pc, #28]	; (800e648 <_dtoa_r+0xbd8>)
 800e62c:	f7ff ba8e 	b.w	800db4c <_dtoa_r+0xdc>
 800e630:	9b02      	ldr	r3, [sp, #8]
 800e632:	2b00      	cmp	r3, #0
 800e634:	dcae      	bgt.n	800e594 <_dtoa_r+0xb24>
 800e636:	9b06      	ldr	r3, [sp, #24]
 800e638:	2b02      	cmp	r3, #2
 800e63a:	f73f aea8 	bgt.w	800e38e <_dtoa_r+0x91e>
 800e63e:	e7a9      	b.n	800e594 <_dtoa_r+0xb24>
 800e640:	080110cf 	.word	0x080110cf
 800e644:	0801102c 	.word	0x0801102c
 800e648:	08011050 	.word	0x08011050

0800e64c <__sflush_r>:
 800e64c:	898a      	ldrh	r2, [r1, #12]
 800e64e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e652:	4605      	mov	r5, r0
 800e654:	0710      	lsls	r0, r2, #28
 800e656:	460c      	mov	r4, r1
 800e658:	d458      	bmi.n	800e70c <__sflush_r+0xc0>
 800e65a:	684b      	ldr	r3, [r1, #4]
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	dc05      	bgt.n	800e66c <__sflush_r+0x20>
 800e660:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e662:	2b00      	cmp	r3, #0
 800e664:	dc02      	bgt.n	800e66c <__sflush_r+0x20>
 800e666:	2000      	movs	r0, #0
 800e668:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e66c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e66e:	2e00      	cmp	r6, #0
 800e670:	d0f9      	beq.n	800e666 <__sflush_r+0x1a>
 800e672:	2300      	movs	r3, #0
 800e674:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e678:	682f      	ldr	r7, [r5, #0]
 800e67a:	602b      	str	r3, [r5, #0]
 800e67c:	d032      	beq.n	800e6e4 <__sflush_r+0x98>
 800e67e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e680:	89a3      	ldrh	r3, [r4, #12]
 800e682:	075a      	lsls	r2, r3, #29
 800e684:	d505      	bpl.n	800e692 <__sflush_r+0x46>
 800e686:	6863      	ldr	r3, [r4, #4]
 800e688:	1ac0      	subs	r0, r0, r3
 800e68a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e68c:	b10b      	cbz	r3, 800e692 <__sflush_r+0x46>
 800e68e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e690:	1ac0      	subs	r0, r0, r3
 800e692:	2300      	movs	r3, #0
 800e694:	4602      	mov	r2, r0
 800e696:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e698:	6a21      	ldr	r1, [r4, #32]
 800e69a:	4628      	mov	r0, r5
 800e69c:	47b0      	blx	r6
 800e69e:	1c43      	adds	r3, r0, #1
 800e6a0:	89a3      	ldrh	r3, [r4, #12]
 800e6a2:	d106      	bne.n	800e6b2 <__sflush_r+0x66>
 800e6a4:	6829      	ldr	r1, [r5, #0]
 800e6a6:	291d      	cmp	r1, #29
 800e6a8:	d82c      	bhi.n	800e704 <__sflush_r+0xb8>
 800e6aa:	4a2a      	ldr	r2, [pc, #168]	; (800e754 <__sflush_r+0x108>)
 800e6ac:	40ca      	lsrs	r2, r1
 800e6ae:	07d6      	lsls	r6, r2, #31
 800e6b0:	d528      	bpl.n	800e704 <__sflush_r+0xb8>
 800e6b2:	2200      	movs	r2, #0
 800e6b4:	6062      	str	r2, [r4, #4]
 800e6b6:	04d9      	lsls	r1, r3, #19
 800e6b8:	6922      	ldr	r2, [r4, #16]
 800e6ba:	6022      	str	r2, [r4, #0]
 800e6bc:	d504      	bpl.n	800e6c8 <__sflush_r+0x7c>
 800e6be:	1c42      	adds	r2, r0, #1
 800e6c0:	d101      	bne.n	800e6c6 <__sflush_r+0x7a>
 800e6c2:	682b      	ldr	r3, [r5, #0]
 800e6c4:	b903      	cbnz	r3, 800e6c8 <__sflush_r+0x7c>
 800e6c6:	6560      	str	r0, [r4, #84]	; 0x54
 800e6c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e6ca:	602f      	str	r7, [r5, #0]
 800e6cc:	2900      	cmp	r1, #0
 800e6ce:	d0ca      	beq.n	800e666 <__sflush_r+0x1a>
 800e6d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e6d4:	4299      	cmp	r1, r3
 800e6d6:	d002      	beq.n	800e6de <__sflush_r+0x92>
 800e6d8:	4628      	mov	r0, r5
 800e6da:	f000 fca3 	bl	800f024 <_free_r>
 800e6de:	2000      	movs	r0, #0
 800e6e0:	6360      	str	r0, [r4, #52]	; 0x34
 800e6e2:	e7c1      	b.n	800e668 <__sflush_r+0x1c>
 800e6e4:	6a21      	ldr	r1, [r4, #32]
 800e6e6:	2301      	movs	r3, #1
 800e6e8:	4628      	mov	r0, r5
 800e6ea:	47b0      	blx	r6
 800e6ec:	1c41      	adds	r1, r0, #1
 800e6ee:	d1c7      	bne.n	800e680 <__sflush_r+0x34>
 800e6f0:	682b      	ldr	r3, [r5, #0]
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	d0c4      	beq.n	800e680 <__sflush_r+0x34>
 800e6f6:	2b1d      	cmp	r3, #29
 800e6f8:	d001      	beq.n	800e6fe <__sflush_r+0xb2>
 800e6fa:	2b16      	cmp	r3, #22
 800e6fc:	d101      	bne.n	800e702 <__sflush_r+0xb6>
 800e6fe:	602f      	str	r7, [r5, #0]
 800e700:	e7b1      	b.n	800e666 <__sflush_r+0x1a>
 800e702:	89a3      	ldrh	r3, [r4, #12]
 800e704:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e708:	81a3      	strh	r3, [r4, #12]
 800e70a:	e7ad      	b.n	800e668 <__sflush_r+0x1c>
 800e70c:	690f      	ldr	r7, [r1, #16]
 800e70e:	2f00      	cmp	r7, #0
 800e710:	d0a9      	beq.n	800e666 <__sflush_r+0x1a>
 800e712:	0793      	lsls	r3, r2, #30
 800e714:	680e      	ldr	r6, [r1, #0]
 800e716:	bf08      	it	eq
 800e718:	694b      	ldreq	r3, [r1, #20]
 800e71a:	600f      	str	r7, [r1, #0]
 800e71c:	bf18      	it	ne
 800e71e:	2300      	movne	r3, #0
 800e720:	eba6 0807 	sub.w	r8, r6, r7
 800e724:	608b      	str	r3, [r1, #8]
 800e726:	f1b8 0f00 	cmp.w	r8, #0
 800e72a:	dd9c      	ble.n	800e666 <__sflush_r+0x1a>
 800e72c:	6a21      	ldr	r1, [r4, #32]
 800e72e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e730:	4643      	mov	r3, r8
 800e732:	463a      	mov	r2, r7
 800e734:	4628      	mov	r0, r5
 800e736:	47b0      	blx	r6
 800e738:	2800      	cmp	r0, #0
 800e73a:	dc06      	bgt.n	800e74a <__sflush_r+0xfe>
 800e73c:	89a3      	ldrh	r3, [r4, #12]
 800e73e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e742:	81a3      	strh	r3, [r4, #12]
 800e744:	f04f 30ff 	mov.w	r0, #4294967295
 800e748:	e78e      	b.n	800e668 <__sflush_r+0x1c>
 800e74a:	4407      	add	r7, r0
 800e74c:	eba8 0800 	sub.w	r8, r8, r0
 800e750:	e7e9      	b.n	800e726 <__sflush_r+0xda>
 800e752:	bf00      	nop
 800e754:	20400001 	.word	0x20400001

0800e758 <_fflush_r>:
 800e758:	b538      	push	{r3, r4, r5, lr}
 800e75a:	690b      	ldr	r3, [r1, #16]
 800e75c:	4605      	mov	r5, r0
 800e75e:	460c      	mov	r4, r1
 800e760:	b913      	cbnz	r3, 800e768 <_fflush_r+0x10>
 800e762:	2500      	movs	r5, #0
 800e764:	4628      	mov	r0, r5
 800e766:	bd38      	pop	{r3, r4, r5, pc}
 800e768:	b118      	cbz	r0, 800e772 <_fflush_r+0x1a>
 800e76a:	6983      	ldr	r3, [r0, #24]
 800e76c:	b90b      	cbnz	r3, 800e772 <_fflush_r+0x1a>
 800e76e:	f7fe f8eb 	bl	800c948 <__sinit>
 800e772:	4b14      	ldr	r3, [pc, #80]	; (800e7c4 <_fflush_r+0x6c>)
 800e774:	429c      	cmp	r4, r3
 800e776:	d11b      	bne.n	800e7b0 <_fflush_r+0x58>
 800e778:	686c      	ldr	r4, [r5, #4]
 800e77a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d0ef      	beq.n	800e762 <_fflush_r+0xa>
 800e782:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e784:	07d0      	lsls	r0, r2, #31
 800e786:	d404      	bmi.n	800e792 <_fflush_r+0x3a>
 800e788:	0599      	lsls	r1, r3, #22
 800e78a:	d402      	bmi.n	800e792 <_fflush_r+0x3a>
 800e78c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e78e:	f7fe f99e 	bl	800cace <__retarget_lock_acquire_recursive>
 800e792:	4628      	mov	r0, r5
 800e794:	4621      	mov	r1, r4
 800e796:	f7ff ff59 	bl	800e64c <__sflush_r>
 800e79a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e79c:	07da      	lsls	r2, r3, #31
 800e79e:	4605      	mov	r5, r0
 800e7a0:	d4e0      	bmi.n	800e764 <_fflush_r+0xc>
 800e7a2:	89a3      	ldrh	r3, [r4, #12]
 800e7a4:	059b      	lsls	r3, r3, #22
 800e7a6:	d4dd      	bmi.n	800e764 <_fflush_r+0xc>
 800e7a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e7aa:	f7fe f991 	bl	800cad0 <__retarget_lock_release_recursive>
 800e7ae:	e7d9      	b.n	800e764 <_fflush_r+0xc>
 800e7b0:	4b05      	ldr	r3, [pc, #20]	; (800e7c8 <_fflush_r+0x70>)
 800e7b2:	429c      	cmp	r4, r3
 800e7b4:	d101      	bne.n	800e7ba <_fflush_r+0x62>
 800e7b6:	68ac      	ldr	r4, [r5, #8]
 800e7b8:	e7df      	b.n	800e77a <_fflush_r+0x22>
 800e7ba:	4b04      	ldr	r3, [pc, #16]	; (800e7cc <_fflush_r+0x74>)
 800e7bc:	429c      	cmp	r4, r3
 800e7be:	bf08      	it	eq
 800e7c0:	68ec      	ldreq	r4, [r5, #12]
 800e7c2:	e7da      	b.n	800e77a <_fflush_r+0x22>
 800e7c4:	08010fd8 	.word	0x08010fd8
 800e7c8:	08010ff8 	.word	0x08010ff8
 800e7cc:	08010fb8 	.word	0x08010fb8

0800e7d0 <_localeconv_r>:
 800e7d0:	4800      	ldr	r0, [pc, #0]	; (800e7d4 <_localeconv_r+0x4>)
 800e7d2:	4770      	bx	lr
 800e7d4:	200001a8 	.word	0x200001a8

0800e7d8 <_lseek_r>:
 800e7d8:	b538      	push	{r3, r4, r5, lr}
 800e7da:	4d07      	ldr	r5, [pc, #28]	; (800e7f8 <_lseek_r+0x20>)
 800e7dc:	4604      	mov	r4, r0
 800e7de:	4608      	mov	r0, r1
 800e7e0:	4611      	mov	r1, r2
 800e7e2:	2200      	movs	r2, #0
 800e7e4:	602a      	str	r2, [r5, #0]
 800e7e6:	461a      	mov	r2, r3
 800e7e8:	f7f4 fca6 	bl	8003138 <_lseek>
 800e7ec:	1c43      	adds	r3, r0, #1
 800e7ee:	d102      	bne.n	800e7f6 <_lseek_r+0x1e>
 800e7f0:	682b      	ldr	r3, [r5, #0]
 800e7f2:	b103      	cbz	r3, 800e7f6 <_lseek_r+0x1e>
 800e7f4:	6023      	str	r3, [r4, #0]
 800e7f6:	bd38      	pop	{r3, r4, r5, pc}
 800e7f8:	200054d4 	.word	0x200054d4

0800e7fc <__swhatbuf_r>:
 800e7fc:	b570      	push	{r4, r5, r6, lr}
 800e7fe:	460e      	mov	r6, r1
 800e800:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e804:	2900      	cmp	r1, #0
 800e806:	b096      	sub	sp, #88	; 0x58
 800e808:	4614      	mov	r4, r2
 800e80a:	461d      	mov	r5, r3
 800e80c:	da08      	bge.n	800e820 <__swhatbuf_r+0x24>
 800e80e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800e812:	2200      	movs	r2, #0
 800e814:	602a      	str	r2, [r5, #0]
 800e816:	061a      	lsls	r2, r3, #24
 800e818:	d410      	bmi.n	800e83c <__swhatbuf_r+0x40>
 800e81a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e81e:	e00e      	b.n	800e83e <__swhatbuf_r+0x42>
 800e820:	466a      	mov	r2, sp
 800e822:	f000 fde7 	bl	800f3f4 <_fstat_r>
 800e826:	2800      	cmp	r0, #0
 800e828:	dbf1      	blt.n	800e80e <__swhatbuf_r+0x12>
 800e82a:	9a01      	ldr	r2, [sp, #4]
 800e82c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e830:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e834:	425a      	negs	r2, r3
 800e836:	415a      	adcs	r2, r3
 800e838:	602a      	str	r2, [r5, #0]
 800e83a:	e7ee      	b.n	800e81a <__swhatbuf_r+0x1e>
 800e83c:	2340      	movs	r3, #64	; 0x40
 800e83e:	2000      	movs	r0, #0
 800e840:	6023      	str	r3, [r4, #0]
 800e842:	b016      	add	sp, #88	; 0x58
 800e844:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e848 <__smakebuf_r>:
 800e848:	898b      	ldrh	r3, [r1, #12]
 800e84a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e84c:	079d      	lsls	r5, r3, #30
 800e84e:	4606      	mov	r6, r0
 800e850:	460c      	mov	r4, r1
 800e852:	d507      	bpl.n	800e864 <__smakebuf_r+0x1c>
 800e854:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e858:	6023      	str	r3, [r4, #0]
 800e85a:	6123      	str	r3, [r4, #16]
 800e85c:	2301      	movs	r3, #1
 800e85e:	6163      	str	r3, [r4, #20]
 800e860:	b002      	add	sp, #8
 800e862:	bd70      	pop	{r4, r5, r6, pc}
 800e864:	ab01      	add	r3, sp, #4
 800e866:	466a      	mov	r2, sp
 800e868:	f7ff ffc8 	bl	800e7fc <__swhatbuf_r>
 800e86c:	9900      	ldr	r1, [sp, #0]
 800e86e:	4605      	mov	r5, r0
 800e870:	4630      	mov	r0, r6
 800e872:	f7fe f965 	bl	800cb40 <_malloc_r>
 800e876:	b948      	cbnz	r0, 800e88c <__smakebuf_r+0x44>
 800e878:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e87c:	059a      	lsls	r2, r3, #22
 800e87e:	d4ef      	bmi.n	800e860 <__smakebuf_r+0x18>
 800e880:	f023 0303 	bic.w	r3, r3, #3
 800e884:	f043 0302 	orr.w	r3, r3, #2
 800e888:	81a3      	strh	r3, [r4, #12]
 800e88a:	e7e3      	b.n	800e854 <__smakebuf_r+0xc>
 800e88c:	4b0d      	ldr	r3, [pc, #52]	; (800e8c4 <__smakebuf_r+0x7c>)
 800e88e:	62b3      	str	r3, [r6, #40]	; 0x28
 800e890:	89a3      	ldrh	r3, [r4, #12]
 800e892:	6020      	str	r0, [r4, #0]
 800e894:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e898:	81a3      	strh	r3, [r4, #12]
 800e89a:	9b00      	ldr	r3, [sp, #0]
 800e89c:	6163      	str	r3, [r4, #20]
 800e89e:	9b01      	ldr	r3, [sp, #4]
 800e8a0:	6120      	str	r0, [r4, #16]
 800e8a2:	b15b      	cbz	r3, 800e8bc <__smakebuf_r+0x74>
 800e8a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e8a8:	4630      	mov	r0, r6
 800e8aa:	f000 fdb5 	bl	800f418 <_isatty_r>
 800e8ae:	b128      	cbz	r0, 800e8bc <__smakebuf_r+0x74>
 800e8b0:	89a3      	ldrh	r3, [r4, #12]
 800e8b2:	f023 0303 	bic.w	r3, r3, #3
 800e8b6:	f043 0301 	orr.w	r3, r3, #1
 800e8ba:	81a3      	strh	r3, [r4, #12]
 800e8bc:	89a0      	ldrh	r0, [r4, #12]
 800e8be:	4305      	orrs	r5, r0
 800e8c0:	81a5      	strh	r5, [r4, #12]
 800e8c2:	e7cd      	b.n	800e860 <__smakebuf_r+0x18>
 800e8c4:	0800c8e1 	.word	0x0800c8e1

0800e8c8 <malloc>:
 800e8c8:	4b02      	ldr	r3, [pc, #8]	; (800e8d4 <malloc+0xc>)
 800e8ca:	4601      	mov	r1, r0
 800e8cc:	6818      	ldr	r0, [r3, #0]
 800e8ce:	f7fe b937 	b.w	800cb40 <_malloc_r>
 800e8d2:	bf00      	nop
 800e8d4:	20000054 	.word	0x20000054

0800e8d8 <__malloc_lock>:
 800e8d8:	4801      	ldr	r0, [pc, #4]	; (800e8e0 <__malloc_lock+0x8>)
 800e8da:	f7fe b8f8 	b.w	800cace <__retarget_lock_acquire_recursive>
 800e8de:	bf00      	nop
 800e8e0:	200054c8 	.word	0x200054c8

0800e8e4 <__malloc_unlock>:
 800e8e4:	4801      	ldr	r0, [pc, #4]	; (800e8ec <__malloc_unlock+0x8>)
 800e8e6:	f7fe b8f3 	b.w	800cad0 <__retarget_lock_release_recursive>
 800e8ea:	bf00      	nop
 800e8ec:	200054c8 	.word	0x200054c8

0800e8f0 <_Balloc>:
 800e8f0:	b570      	push	{r4, r5, r6, lr}
 800e8f2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e8f4:	4604      	mov	r4, r0
 800e8f6:	460d      	mov	r5, r1
 800e8f8:	b976      	cbnz	r6, 800e918 <_Balloc+0x28>
 800e8fa:	2010      	movs	r0, #16
 800e8fc:	f7ff ffe4 	bl	800e8c8 <malloc>
 800e900:	4602      	mov	r2, r0
 800e902:	6260      	str	r0, [r4, #36]	; 0x24
 800e904:	b920      	cbnz	r0, 800e910 <_Balloc+0x20>
 800e906:	4b18      	ldr	r3, [pc, #96]	; (800e968 <_Balloc+0x78>)
 800e908:	4818      	ldr	r0, [pc, #96]	; (800e96c <_Balloc+0x7c>)
 800e90a:	2166      	movs	r1, #102	; 0x66
 800e90c:	f000 fd42 	bl	800f394 <__assert_func>
 800e910:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e914:	6006      	str	r6, [r0, #0]
 800e916:	60c6      	str	r6, [r0, #12]
 800e918:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e91a:	68f3      	ldr	r3, [r6, #12]
 800e91c:	b183      	cbz	r3, 800e940 <_Balloc+0x50>
 800e91e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e920:	68db      	ldr	r3, [r3, #12]
 800e922:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e926:	b9b8      	cbnz	r0, 800e958 <_Balloc+0x68>
 800e928:	2101      	movs	r1, #1
 800e92a:	fa01 f605 	lsl.w	r6, r1, r5
 800e92e:	1d72      	adds	r2, r6, #5
 800e930:	0092      	lsls	r2, r2, #2
 800e932:	4620      	mov	r0, r4
 800e934:	f000 fb60 	bl	800eff8 <_calloc_r>
 800e938:	b160      	cbz	r0, 800e954 <_Balloc+0x64>
 800e93a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e93e:	e00e      	b.n	800e95e <_Balloc+0x6e>
 800e940:	2221      	movs	r2, #33	; 0x21
 800e942:	2104      	movs	r1, #4
 800e944:	4620      	mov	r0, r4
 800e946:	f000 fb57 	bl	800eff8 <_calloc_r>
 800e94a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e94c:	60f0      	str	r0, [r6, #12]
 800e94e:	68db      	ldr	r3, [r3, #12]
 800e950:	2b00      	cmp	r3, #0
 800e952:	d1e4      	bne.n	800e91e <_Balloc+0x2e>
 800e954:	2000      	movs	r0, #0
 800e956:	bd70      	pop	{r4, r5, r6, pc}
 800e958:	6802      	ldr	r2, [r0, #0]
 800e95a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e95e:	2300      	movs	r3, #0
 800e960:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e964:	e7f7      	b.n	800e956 <_Balloc+0x66>
 800e966:	bf00      	nop
 800e968:	0801105d 	.word	0x0801105d
 800e96c:	080110e0 	.word	0x080110e0

0800e970 <_Bfree>:
 800e970:	b570      	push	{r4, r5, r6, lr}
 800e972:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e974:	4605      	mov	r5, r0
 800e976:	460c      	mov	r4, r1
 800e978:	b976      	cbnz	r6, 800e998 <_Bfree+0x28>
 800e97a:	2010      	movs	r0, #16
 800e97c:	f7ff ffa4 	bl	800e8c8 <malloc>
 800e980:	4602      	mov	r2, r0
 800e982:	6268      	str	r0, [r5, #36]	; 0x24
 800e984:	b920      	cbnz	r0, 800e990 <_Bfree+0x20>
 800e986:	4b09      	ldr	r3, [pc, #36]	; (800e9ac <_Bfree+0x3c>)
 800e988:	4809      	ldr	r0, [pc, #36]	; (800e9b0 <_Bfree+0x40>)
 800e98a:	218a      	movs	r1, #138	; 0x8a
 800e98c:	f000 fd02 	bl	800f394 <__assert_func>
 800e990:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e994:	6006      	str	r6, [r0, #0]
 800e996:	60c6      	str	r6, [r0, #12]
 800e998:	b13c      	cbz	r4, 800e9aa <_Bfree+0x3a>
 800e99a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e99c:	6862      	ldr	r2, [r4, #4]
 800e99e:	68db      	ldr	r3, [r3, #12]
 800e9a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e9a4:	6021      	str	r1, [r4, #0]
 800e9a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e9aa:	bd70      	pop	{r4, r5, r6, pc}
 800e9ac:	0801105d 	.word	0x0801105d
 800e9b0:	080110e0 	.word	0x080110e0

0800e9b4 <__multadd>:
 800e9b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9b8:	690d      	ldr	r5, [r1, #16]
 800e9ba:	4607      	mov	r7, r0
 800e9bc:	460c      	mov	r4, r1
 800e9be:	461e      	mov	r6, r3
 800e9c0:	f101 0c14 	add.w	ip, r1, #20
 800e9c4:	2000      	movs	r0, #0
 800e9c6:	f8dc 3000 	ldr.w	r3, [ip]
 800e9ca:	b299      	uxth	r1, r3
 800e9cc:	fb02 6101 	mla	r1, r2, r1, r6
 800e9d0:	0c1e      	lsrs	r6, r3, #16
 800e9d2:	0c0b      	lsrs	r3, r1, #16
 800e9d4:	fb02 3306 	mla	r3, r2, r6, r3
 800e9d8:	b289      	uxth	r1, r1
 800e9da:	3001      	adds	r0, #1
 800e9dc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e9e0:	4285      	cmp	r5, r0
 800e9e2:	f84c 1b04 	str.w	r1, [ip], #4
 800e9e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e9ea:	dcec      	bgt.n	800e9c6 <__multadd+0x12>
 800e9ec:	b30e      	cbz	r6, 800ea32 <__multadd+0x7e>
 800e9ee:	68a3      	ldr	r3, [r4, #8]
 800e9f0:	42ab      	cmp	r3, r5
 800e9f2:	dc19      	bgt.n	800ea28 <__multadd+0x74>
 800e9f4:	6861      	ldr	r1, [r4, #4]
 800e9f6:	4638      	mov	r0, r7
 800e9f8:	3101      	adds	r1, #1
 800e9fa:	f7ff ff79 	bl	800e8f0 <_Balloc>
 800e9fe:	4680      	mov	r8, r0
 800ea00:	b928      	cbnz	r0, 800ea0e <__multadd+0x5a>
 800ea02:	4602      	mov	r2, r0
 800ea04:	4b0c      	ldr	r3, [pc, #48]	; (800ea38 <__multadd+0x84>)
 800ea06:	480d      	ldr	r0, [pc, #52]	; (800ea3c <__multadd+0x88>)
 800ea08:	21b5      	movs	r1, #181	; 0xb5
 800ea0a:	f000 fcc3 	bl	800f394 <__assert_func>
 800ea0e:	6922      	ldr	r2, [r4, #16]
 800ea10:	3202      	adds	r2, #2
 800ea12:	f104 010c 	add.w	r1, r4, #12
 800ea16:	0092      	lsls	r2, r2, #2
 800ea18:	300c      	adds	r0, #12
 800ea1a:	f7fe f85a 	bl	800cad2 <memcpy>
 800ea1e:	4621      	mov	r1, r4
 800ea20:	4638      	mov	r0, r7
 800ea22:	f7ff ffa5 	bl	800e970 <_Bfree>
 800ea26:	4644      	mov	r4, r8
 800ea28:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ea2c:	3501      	adds	r5, #1
 800ea2e:	615e      	str	r6, [r3, #20]
 800ea30:	6125      	str	r5, [r4, #16]
 800ea32:	4620      	mov	r0, r4
 800ea34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea38:	080110cf 	.word	0x080110cf
 800ea3c:	080110e0 	.word	0x080110e0

0800ea40 <__hi0bits>:
 800ea40:	0c03      	lsrs	r3, r0, #16
 800ea42:	041b      	lsls	r3, r3, #16
 800ea44:	b9d3      	cbnz	r3, 800ea7c <__hi0bits+0x3c>
 800ea46:	0400      	lsls	r0, r0, #16
 800ea48:	2310      	movs	r3, #16
 800ea4a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ea4e:	bf04      	itt	eq
 800ea50:	0200      	lsleq	r0, r0, #8
 800ea52:	3308      	addeq	r3, #8
 800ea54:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ea58:	bf04      	itt	eq
 800ea5a:	0100      	lsleq	r0, r0, #4
 800ea5c:	3304      	addeq	r3, #4
 800ea5e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ea62:	bf04      	itt	eq
 800ea64:	0080      	lsleq	r0, r0, #2
 800ea66:	3302      	addeq	r3, #2
 800ea68:	2800      	cmp	r0, #0
 800ea6a:	db05      	blt.n	800ea78 <__hi0bits+0x38>
 800ea6c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ea70:	f103 0301 	add.w	r3, r3, #1
 800ea74:	bf08      	it	eq
 800ea76:	2320      	moveq	r3, #32
 800ea78:	4618      	mov	r0, r3
 800ea7a:	4770      	bx	lr
 800ea7c:	2300      	movs	r3, #0
 800ea7e:	e7e4      	b.n	800ea4a <__hi0bits+0xa>

0800ea80 <__lo0bits>:
 800ea80:	6803      	ldr	r3, [r0, #0]
 800ea82:	f013 0207 	ands.w	r2, r3, #7
 800ea86:	4601      	mov	r1, r0
 800ea88:	d00b      	beq.n	800eaa2 <__lo0bits+0x22>
 800ea8a:	07da      	lsls	r2, r3, #31
 800ea8c:	d423      	bmi.n	800ead6 <__lo0bits+0x56>
 800ea8e:	0798      	lsls	r0, r3, #30
 800ea90:	bf49      	itett	mi
 800ea92:	085b      	lsrmi	r3, r3, #1
 800ea94:	089b      	lsrpl	r3, r3, #2
 800ea96:	2001      	movmi	r0, #1
 800ea98:	600b      	strmi	r3, [r1, #0]
 800ea9a:	bf5c      	itt	pl
 800ea9c:	600b      	strpl	r3, [r1, #0]
 800ea9e:	2002      	movpl	r0, #2
 800eaa0:	4770      	bx	lr
 800eaa2:	b298      	uxth	r0, r3
 800eaa4:	b9a8      	cbnz	r0, 800ead2 <__lo0bits+0x52>
 800eaa6:	0c1b      	lsrs	r3, r3, #16
 800eaa8:	2010      	movs	r0, #16
 800eaaa:	b2da      	uxtb	r2, r3
 800eaac:	b90a      	cbnz	r2, 800eab2 <__lo0bits+0x32>
 800eaae:	3008      	adds	r0, #8
 800eab0:	0a1b      	lsrs	r3, r3, #8
 800eab2:	071a      	lsls	r2, r3, #28
 800eab4:	bf04      	itt	eq
 800eab6:	091b      	lsreq	r3, r3, #4
 800eab8:	3004      	addeq	r0, #4
 800eaba:	079a      	lsls	r2, r3, #30
 800eabc:	bf04      	itt	eq
 800eabe:	089b      	lsreq	r3, r3, #2
 800eac0:	3002      	addeq	r0, #2
 800eac2:	07da      	lsls	r2, r3, #31
 800eac4:	d403      	bmi.n	800eace <__lo0bits+0x4e>
 800eac6:	085b      	lsrs	r3, r3, #1
 800eac8:	f100 0001 	add.w	r0, r0, #1
 800eacc:	d005      	beq.n	800eada <__lo0bits+0x5a>
 800eace:	600b      	str	r3, [r1, #0]
 800ead0:	4770      	bx	lr
 800ead2:	4610      	mov	r0, r2
 800ead4:	e7e9      	b.n	800eaaa <__lo0bits+0x2a>
 800ead6:	2000      	movs	r0, #0
 800ead8:	4770      	bx	lr
 800eada:	2020      	movs	r0, #32
 800eadc:	4770      	bx	lr
	...

0800eae0 <__i2b>:
 800eae0:	b510      	push	{r4, lr}
 800eae2:	460c      	mov	r4, r1
 800eae4:	2101      	movs	r1, #1
 800eae6:	f7ff ff03 	bl	800e8f0 <_Balloc>
 800eaea:	4602      	mov	r2, r0
 800eaec:	b928      	cbnz	r0, 800eafa <__i2b+0x1a>
 800eaee:	4b05      	ldr	r3, [pc, #20]	; (800eb04 <__i2b+0x24>)
 800eaf0:	4805      	ldr	r0, [pc, #20]	; (800eb08 <__i2b+0x28>)
 800eaf2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800eaf6:	f000 fc4d 	bl	800f394 <__assert_func>
 800eafa:	2301      	movs	r3, #1
 800eafc:	6144      	str	r4, [r0, #20]
 800eafe:	6103      	str	r3, [r0, #16]
 800eb00:	bd10      	pop	{r4, pc}
 800eb02:	bf00      	nop
 800eb04:	080110cf 	.word	0x080110cf
 800eb08:	080110e0 	.word	0x080110e0

0800eb0c <__multiply>:
 800eb0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb10:	4691      	mov	r9, r2
 800eb12:	690a      	ldr	r2, [r1, #16]
 800eb14:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800eb18:	429a      	cmp	r2, r3
 800eb1a:	bfb8      	it	lt
 800eb1c:	460b      	movlt	r3, r1
 800eb1e:	460c      	mov	r4, r1
 800eb20:	bfbc      	itt	lt
 800eb22:	464c      	movlt	r4, r9
 800eb24:	4699      	movlt	r9, r3
 800eb26:	6927      	ldr	r7, [r4, #16]
 800eb28:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800eb2c:	68a3      	ldr	r3, [r4, #8]
 800eb2e:	6861      	ldr	r1, [r4, #4]
 800eb30:	eb07 060a 	add.w	r6, r7, sl
 800eb34:	42b3      	cmp	r3, r6
 800eb36:	b085      	sub	sp, #20
 800eb38:	bfb8      	it	lt
 800eb3a:	3101      	addlt	r1, #1
 800eb3c:	f7ff fed8 	bl	800e8f0 <_Balloc>
 800eb40:	b930      	cbnz	r0, 800eb50 <__multiply+0x44>
 800eb42:	4602      	mov	r2, r0
 800eb44:	4b44      	ldr	r3, [pc, #272]	; (800ec58 <__multiply+0x14c>)
 800eb46:	4845      	ldr	r0, [pc, #276]	; (800ec5c <__multiply+0x150>)
 800eb48:	f240 115d 	movw	r1, #349	; 0x15d
 800eb4c:	f000 fc22 	bl	800f394 <__assert_func>
 800eb50:	f100 0514 	add.w	r5, r0, #20
 800eb54:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800eb58:	462b      	mov	r3, r5
 800eb5a:	2200      	movs	r2, #0
 800eb5c:	4543      	cmp	r3, r8
 800eb5e:	d321      	bcc.n	800eba4 <__multiply+0x98>
 800eb60:	f104 0314 	add.w	r3, r4, #20
 800eb64:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800eb68:	f109 0314 	add.w	r3, r9, #20
 800eb6c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800eb70:	9202      	str	r2, [sp, #8]
 800eb72:	1b3a      	subs	r2, r7, r4
 800eb74:	3a15      	subs	r2, #21
 800eb76:	f022 0203 	bic.w	r2, r2, #3
 800eb7a:	3204      	adds	r2, #4
 800eb7c:	f104 0115 	add.w	r1, r4, #21
 800eb80:	428f      	cmp	r7, r1
 800eb82:	bf38      	it	cc
 800eb84:	2204      	movcc	r2, #4
 800eb86:	9201      	str	r2, [sp, #4]
 800eb88:	9a02      	ldr	r2, [sp, #8]
 800eb8a:	9303      	str	r3, [sp, #12]
 800eb8c:	429a      	cmp	r2, r3
 800eb8e:	d80c      	bhi.n	800ebaa <__multiply+0x9e>
 800eb90:	2e00      	cmp	r6, #0
 800eb92:	dd03      	ble.n	800eb9c <__multiply+0x90>
 800eb94:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800eb98:	2b00      	cmp	r3, #0
 800eb9a:	d05a      	beq.n	800ec52 <__multiply+0x146>
 800eb9c:	6106      	str	r6, [r0, #16]
 800eb9e:	b005      	add	sp, #20
 800eba0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eba4:	f843 2b04 	str.w	r2, [r3], #4
 800eba8:	e7d8      	b.n	800eb5c <__multiply+0x50>
 800ebaa:	f8b3 a000 	ldrh.w	sl, [r3]
 800ebae:	f1ba 0f00 	cmp.w	sl, #0
 800ebb2:	d024      	beq.n	800ebfe <__multiply+0xf2>
 800ebb4:	f104 0e14 	add.w	lr, r4, #20
 800ebb8:	46a9      	mov	r9, r5
 800ebba:	f04f 0c00 	mov.w	ip, #0
 800ebbe:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ebc2:	f8d9 1000 	ldr.w	r1, [r9]
 800ebc6:	fa1f fb82 	uxth.w	fp, r2
 800ebca:	b289      	uxth	r1, r1
 800ebcc:	fb0a 110b 	mla	r1, sl, fp, r1
 800ebd0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ebd4:	f8d9 2000 	ldr.w	r2, [r9]
 800ebd8:	4461      	add	r1, ip
 800ebda:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ebde:	fb0a c20b 	mla	r2, sl, fp, ip
 800ebe2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ebe6:	b289      	uxth	r1, r1
 800ebe8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ebec:	4577      	cmp	r7, lr
 800ebee:	f849 1b04 	str.w	r1, [r9], #4
 800ebf2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ebf6:	d8e2      	bhi.n	800ebbe <__multiply+0xb2>
 800ebf8:	9a01      	ldr	r2, [sp, #4]
 800ebfa:	f845 c002 	str.w	ip, [r5, r2]
 800ebfe:	9a03      	ldr	r2, [sp, #12]
 800ec00:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ec04:	3304      	adds	r3, #4
 800ec06:	f1b9 0f00 	cmp.w	r9, #0
 800ec0a:	d020      	beq.n	800ec4e <__multiply+0x142>
 800ec0c:	6829      	ldr	r1, [r5, #0]
 800ec0e:	f104 0c14 	add.w	ip, r4, #20
 800ec12:	46ae      	mov	lr, r5
 800ec14:	f04f 0a00 	mov.w	sl, #0
 800ec18:	f8bc b000 	ldrh.w	fp, [ip]
 800ec1c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ec20:	fb09 220b 	mla	r2, r9, fp, r2
 800ec24:	4492      	add	sl, r2
 800ec26:	b289      	uxth	r1, r1
 800ec28:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ec2c:	f84e 1b04 	str.w	r1, [lr], #4
 800ec30:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ec34:	f8be 1000 	ldrh.w	r1, [lr]
 800ec38:	0c12      	lsrs	r2, r2, #16
 800ec3a:	fb09 1102 	mla	r1, r9, r2, r1
 800ec3e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800ec42:	4567      	cmp	r7, ip
 800ec44:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ec48:	d8e6      	bhi.n	800ec18 <__multiply+0x10c>
 800ec4a:	9a01      	ldr	r2, [sp, #4]
 800ec4c:	50a9      	str	r1, [r5, r2]
 800ec4e:	3504      	adds	r5, #4
 800ec50:	e79a      	b.n	800eb88 <__multiply+0x7c>
 800ec52:	3e01      	subs	r6, #1
 800ec54:	e79c      	b.n	800eb90 <__multiply+0x84>
 800ec56:	bf00      	nop
 800ec58:	080110cf 	.word	0x080110cf
 800ec5c:	080110e0 	.word	0x080110e0

0800ec60 <__pow5mult>:
 800ec60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ec64:	4615      	mov	r5, r2
 800ec66:	f012 0203 	ands.w	r2, r2, #3
 800ec6a:	4606      	mov	r6, r0
 800ec6c:	460f      	mov	r7, r1
 800ec6e:	d007      	beq.n	800ec80 <__pow5mult+0x20>
 800ec70:	4c25      	ldr	r4, [pc, #148]	; (800ed08 <__pow5mult+0xa8>)
 800ec72:	3a01      	subs	r2, #1
 800ec74:	2300      	movs	r3, #0
 800ec76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ec7a:	f7ff fe9b 	bl	800e9b4 <__multadd>
 800ec7e:	4607      	mov	r7, r0
 800ec80:	10ad      	asrs	r5, r5, #2
 800ec82:	d03d      	beq.n	800ed00 <__pow5mult+0xa0>
 800ec84:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ec86:	b97c      	cbnz	r4, 800eca8 <__pow5mult+0x48>
 800ec88:	2010      	movs	r0, #16
 800ec8a:	f7ff fe1d 	bl	800e8c8 <malloc>
 800ec8e:	4602      	mov	r2, r0
 800ec90:	6270      	str	r0, [r6, #36]	; 0x24
 800ec92:	b928      	cbnz	r0, 800eca0 <__pow5mult+0x40>
 800ec94:	4b1d      	ldr	r3, [pc, #116]	; (800ed0c <__pow5mult+0xac>)
 800ec96:	481e      	ldr	r0, [pc, #120]	; (800ed10 <__pow5mult+0xb0>)
 800ec98:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ec9c:	f000 fb7a 	bl	800f394 <__assert_func>
 800eca0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800eca4:	6004      	str	r4, [r0, #0]
 800eca6:	60c4      	str	r4, [r0, #12]
 800eca8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ecac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ecb0:	b94c      	cbnz	r4, 800ecc6 <__pow5mult+0x66>
 800ecb2:	f240 2171 	movw	r1, #625	; 0x271
 800ecb6:	4630      	mov	r0, r6
 800ecb8:	f7ff ff12 	bl	800eae0 <__i2b>
 800ecbc:	2300      	movs	r3, #0
 800ecbe:	f8c8 0008 	str.w	r0, [r8, #8]
 800ecc2:	4604      	mov	r4, r0
 800ecc4:	6003      	str	r3, [r0, #0]
 800ecc6:	f04f 0900 	mov.w	r9, #0
 800ecca:	07eb      	lsls	r3, r5, #31
 800eccc:	d50a      	bpl.n	800ece4 <__pow5mult+0x84>
 800ecce:	4639      	mov	r1, r7
 800ecd0:	4622      	mov	r2, r4
 800ecd2:	4630      	mov	r0, r6
 800ecd4:	f7ff ff1a 	bl	800eb0c <__multiply>
 800ecd8:	4639      	mov	r1, r7
 800ecda:	4680      	mov	r8, r0
 800ecdc:	4630      	mov	r0, r6
 800ecde:	f7ff fe47 	bl	800e970 <_Bfree>
 800ece2:	4647      	mov	r7, r8
 800ece4:	106d      	asrs	r5, r5, #1
 800ece6:	d00b      	beq.n	800ed00 <__pow5mult+0xa0>
 800ece8:	6820      	ldr	r0, [r4, #0]
 800ecea:	b938      	cbnz	r0, 800ecfc <__pow5mult+0x9c>
 800ecec:	4622      	mov	r2, r4
 800ecee:	4621      	mov	r1, r4
 800ecf0:	4630      	mov	r0, r6
 800ecf2:	f7ff ff0b 	bl	800eb0c <__multiply>
 800ecf6:	6020      	str	r0, [r4, #0]
 800ecf8:	f8c0 9000 	str.w	r9, [r0]
 800ecfc:	4604      	mov	r4, r0
 800ecfe:	e7e4      	b.n	800ecca <__pow5mult+0x6a>
 800ed00:	4638      	mov	r0, r7
 800ed02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ed06:	bf00      	nop
 800ed08:	08011230 	.word	0x08011230
 800ed0c:	0801105d 	.word	0x0801105d
 800ed10:	080110e0 	.word	0x080110e0

0800ed14 <__lshift>:
 800ed14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ed18:	460c      	mov	r4, r1
 800ed1a:	6849      	ldr	r1, [r1, #4]
 800ed1c:	6923      	ldr	r3, [r4, #16]
 800ed1e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ed22:	68a3      	ldr	r3, [r4, #8]
 800ed24:	4607      	mov	r7, r0
 800ed26:	4691      	mov	r9, r2
 800ed28:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ed2c:	f108 0601 	add.w	r6, r8, #1
 800ed30:	42b3      	cmp	r3, r6
 800ed32:	db0b      	blt.n	800ed4c <__lshift+0x38>
 800ed34:	4638      	mov	r0, r7
 800ed36:	f7ff fddb 	bl	800e8f0 <_Balloc>
 800ed3a:	4605      	mov	r5, r0
 800ed3c:	b948      	cbnz	r0, 800ed52 <__lshift+0x3e>
 800ed3e:	4602      	mov	r2, r0
 800ed40:	4b2a      	ldr	r3, [pc, #168]	; (800edec <__lshift+0xd8>)
 800ed42:	482b      	ldr	r0, [pc, #172]	; (800edf0 <__lshift+0xdc>)
 800ed44:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ed48:	f000 fb24 	bl	800f394 <__assert_func>
 800ed4c:	3101      	adds	r1, #1
 800ed4e:	005b      	lsls	r3, r3, #1
 800ed50:	e7ee      	b.n	800ed30 <__lshift+0x1c>
 800ed52:	2300      	movs	r3, #0
 800ed54:	f100 0114 	add.w	r1, r0, #20
 800ed58:	f100 0210 	add.w	r2, r0, #16
 800ed5c:	4618      	mov	r0, r3
 800ed5e:	4553      	cmp	r3, sl
 800ed60:	db37      	blt.n	800edd2 <__lshift+0xbe>
 800ed62:	6920      	ldr	r0, [r4, #16]
 800ed64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ed68:	f104 0314 	add.w	r3, r4, #20
 800ed6c:	f019 091f 	ands.w	r9, r9, #31
 800ed70:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ed74:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800ed78:	d02f      	beq.n	800edda <__lshift+0xc6>
 800ed7a:	f1c9 0e20 	rsb	lr, r9, #32
 800ed7e:	468a      	mov	sl, r1
 800ed80:	f04f 0c00 	mov.w	ip, #0
 800ed84:	681a      	ldr	r2, [r3, #0]
 800ed86:	fa02 f209 	lsl.w	r2, r2, r9
 800ed8a:	ea42 020c 	orr.w	r2, r2, ip
 800ed8e:	f84a 2b04 	str.w	r2, [sl], #4
 800ed92:	f853 2b04 	ldr.w	r2, [r3], #4
 800ed96:	4298      	cmp	r0, r3
 800ed98:	fa22 fc0e 	lsr.w	ip, r2, lr
 800ed9c:	d8f2      	bhi.n	800ed84 <__lshift+0x70>
 800ed9e:	1b03      	subs	r3, r0, r4
 800eda0:	3b15      	subs	r3, #21
 800eda2:	f023 0303 	bic.w	r3, r3, #3
 800eda6:	3304      	adds	r3, #4
 800eda8:	f104 0215 	add.w	r2, r4, #21
 800edac:	4290      	cmp	r0, r2
 800edae:	bf38      	it	cc
 800edb0:	2304      	movcc	r3, #4
 800edb2:	f841 c003 	str.w	ip, [r1, r3]
 800edb6:	f1bc 0f00 	cmp.w	ip, #0
 800edba:	d001      	beq.n	800edc0 <__lshift+0xac>
 800edbc:	f108 0602 	add.w	r6, r8, #2
 800edc0:	3e01      	subs	r6, #1
 800edc2:	4638      	mov	r0, r7
 800edc4:	612e      	str	r6, [r5, #16]
 800edc6:	4621      	mov	r1, r4
 800edc8:	f7ff fdd2 	bl	800e970 <_Bfree>
 800edcc:	4628      	mov	r0, r5
 800edce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800edd2:	f842 0f04 	str.w	r0, [r2, #4]!
 800edd6:	3301      	adds	r3, #1
 800edd8:	e7c1      	b.n	800ed5e <__lshift+0x4a>
 800edda:	3904      	subs	r1, #4
 800eddc:	f853 2b04 	ldr.w	r2, [r3], #4
 800ede0:	f841 2f04 	str.w	r2, [r1, #4]!
 800ede4:	4298      	cmp	r0, r3
 800ede6:	d8f9      	bhi.n	800eddc <__lshift+0xc8>
 800ede8:	e7ea      	b.n	800edc0 <__lshift+0xac>
 800edea:	bf00      	nop
 800edec:	080110cf 	.word	0x080110cf
 800edf0:	080110e0 	.word	0x080110e0

0800edf4 <__mcmp>:
 800edf4:	b530      	push	{r4, r5, lr}
 800edf6:	6902      	ldr	r2, [r0, #16]
 800edf8:	690c      	ldr	r4, [r1, #16]
 800edfa:	1b12      	subs	r2, r2, r4
 800edfc:	d10e      	bne.n	800ee1c <__mcmp+0x28>
 800edfe:	f100 0314 	add.w	r3, r0, #20
 800ee02:	3114      	adds	r1, #20
 800ee04:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ee08:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ee0c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ee10:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ee14:	42a5      	cmp	r5, r4
 800ee16:	d003      	beq.n	800ee20 <__mcmp+0x2c>
 800ee18:	d305      	bcc.n	800ee26 <__mcmp+0x32>
 800ee1a:	2201      	movs	r2, #1
 800ee1c:	4610      	mov	r0, r2
 800ee1e:	bd30      	pop	{r4, r5, pc}
 800ee20:	4283      	cmp	r3, r0
 800ee22:	d3f3      	bcc.n	800ee0c <__mcmp+0x18>
 800ee24:	e7fa      	b.n	800ee1c <__mcmp+0x28>
 800ee26:	f04f 32ff 	mov.w	r2, #4294967295
 800ee2a:	e7f7      	b.n	800ee1c <__mcmp+0x28>

0800ee2c <__mdiff>:
 800ee2c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee30:	460c      	mov	r4, r1
 800ee32:	4606      	mov	r6, r0
 800ee34:	4611      	mov	r1, r2
 800ee36:	4620      	mov	r0, r4
 800ee38:	4690      	mov	r8, r2
 800ee3a:	f7ff ffdb 	bl	800edf4 <__mcmp>
 800ee3e:	1e05      	subs	r5, r0, #0
 800ee40:	d110      	bne.n	800ee64 <__mdiff+0x38>
 800ee42:	4629      	mov	r1, r5
 800ee44:	4630      	mov	r0, r6
 800ee46:	f7ff fd53 	bl	800e8f0 <_Balloc>
 800ee4a:	b930      	cbnz	r0, 800ee5a <__mdiff+0x2e>
 800ee4c:	4b3a      	ldr	r3, [pc, #232]	; (800ef38 <__mdiff+0x10c>)
 800ee4e:	4602      	mov	r2, r0
 800ee50:	f240 2132 	movw	r1, #562	; 0x232
 800ee54:	4839      	ldr	r0, [pc, #228]	; (800ef3c <__mdiff+0x110>)
 800ee56:	f000 fa9d 	bl	800f394 <__assert_func>
 800ee5a:	2301      	movs	r3, #1
 800ee5c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ee60:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee64:	bfa4      	itt	ge
 800ee66:	4643      	movge	r3, r8
 800ee68:	46a0      	movge	r8, r4
 800ee6a:	4630      	mov	r0, r6
 800ee6c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ee70:	bfa6      	itte	ge
 800ee72:	461c      	movge	r4, r3
 800ee74:	2500      	movge	r5, #0
 800ee76:	2501      	movlt	r5, #1
 800ee78:	f7ff fd3a 	bl	800e8f0 <_Balloc>
 800ee7c:	b920      	cbnz	r0, 800ee88 <__mdiff+0x5c>
 800ee7e:	4b2e      	ldr	r3, [pc, #184]	; (800ef38 <__mdiff+0x10c>)
 800ee80:	4602      	mov	r2, r0
 800ee82:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ee86:	e7e5      	b.n	800ee54 <__mdiff+0x28>
 800ee88:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ee8c:	6926      	ldr	r6, [r4, #16]
 800ee8e:	60c5      	str	r5, [r0, #12]
 800ee90:	f104 0914 	add.w	r9, r4, #20
 800ee94:	f108 0514 	add.w	r5, r8, #20
 800ee98:	f100 0e14 	add.w	lr, r0, #20
 800ee9c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800eea0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800eea4:	f108 0210 	add.w	r2, r8, #16
 800eea8:	46f2      	mov	sl, lr
 800eeaa:	2100      	movs	r1, #0
 800eeac:	f859 3b04 	ldr.w	r3, [r9], #4
 800eeb0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800eeb4:	fa1f f883 	uxth.w	r8, r3
 800eeb8:	fa11 f18b 	uxtah	r1, r1, fp
 800eebc:	0c1b      	lsrs	r3, r3, #16
 800eebe:	eba1 0808 	sub.w	r8, r1, r8
 800eec2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800eec6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800eeca:	fa1f f888 	uxth.w	r8, r8
 800eece:	1419      	asrs	r1, r3, #16
 800eed0:	454e      	cmp	r6, r9
 800eed2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800eed6:	f84a 3b04 	str.w	r3, [sl], #4
 800eeda:	d8e7      	bhi.n	800eeac <__mdiff+0x80>
 800eedc:	1b33      	subs	r3, r6, r4
 800eede:	3b15      	subs	r3, #21
 800eee0:	f023 0303 	bic.w	r3, r3, #3
 800eee4:	3304      	adds	r3, #4
 800eee6:	3415      	adds	r4, #21
 800eee8:	42a6      	cmp	r6, r4
 800eeea:	bf38      	it	cc
 800eeec:	2304      	movcc	r3, #4
 800eeee:	441d      	add	r5, r3
 800eef0:	4473      	add	r3, lr
 800eef2:	469e      	mov	lr, r3
 800eef4:	462e      	mov	r6, r5
 800eef6:	4566      	cmp	r6, ip
 800eef8:	d30e      	bcc.n	800ef18 <__mdiff+0xec>
 800eefa:	f10c 0203 	add.w	r2, ip, #3
 800eefe:	1b52      	subs	r2, r2, r5
 800ef00:	f022 0203 	bic.w	r2, r2, #3
 800ef04:	3d03      	subs	r5, #3
 800ef06:	45ac      	cmp	ip, r5
 800ef08:	bf38      	it	cc
 800ef0a:	2200      	movcc	r2, #0
 800ef0c:	441a      	add	r2, r3
 800ef0e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800ef12:	b17b      	cbz	r3, 800ef34 <__mdiff+0x108>
 800ef14:	6107      	str	r7, [r0, #16]
 800ef16:	e7a3      	b.n	800ee60 <__mdiff+0x34>
 800ef18:	f856 8b04 	ldr.w	r8, [r6], #4
 800ef1c:	fa11 f288 	uxtah	r2, r1, r8
 800ef20:	1414      	asrs	r4, r2, #16
 800ef22:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ef26:	b292      	uxth	r2, r2
 800ef28:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ef2c:	f84e 2b04 	str.w	r2, [lr], #4
 800ef30:	1421      	asrs	r1, r4, #16
 800ef32:	e7e0      	b.n	800eef6 <__mdiff+0xca>
 800ef34:	3f01      	subs	r7, #1
 800ef36:	e7ea      	b.n	800ef0e <__mdiff+0xe2>
 800ef38:	080110cf 	.word	0x080110cf
 800ef3c:	080110e0 	.word	0x080110e0

0800ef40 <__d2b>:
 800ef40:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ef44:	4689      	mov	r9, r1
 800ef46:	2101      	movs	r1, #1
 800ef48:	ec57 6b10 	vmov	r6, r7, d0
 800ef4c:	4690      	mov	r8, r2
 800ef4e:	f7ff fccf 	bl	800e8f0 <_Balloc>
 800ef52:	4604      	mov	r4, r0
 800ef54:	b930      	cbnz	r0, 800ef64 <__d2b+0x24>
 800ef56:	4602      	mov	r2, r0
 800ef58:	4b25      	ldr	r3, [pc, #148]	; (800eff0 <__d2b+0xb0>)
 800ef5a:	4826      	ldr	r0, [pc, #152]	; (800eff4 <__d2b+0xb4>)
 800ef5c:	f240 310a 	movw	r1, #778	; 0x30a
 800ef60:	f000 fa18 	bl	800f394 <__assert_func>
 800ef64:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ef68:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ef6c:	bb35      	cbnz	r5, 800efbc <__d2b+0x7c>
 800ef6e:	2e00      	cmp	r6, #0
 800ef70:	9301      	str	r3, [sp, #4]
 800ef72:	d028      	beq.n	800efc6 <__d2b+0x86>
 800ef74:	4668      	mov	r0, sp
 800ef76:	9600      	str	r6, [sp, #0]
 800ef78:	f7ff fd82 	bl	800ea80 <__lo0bits>
 800ef7c:	9900      	ldr	r1, [sp, #0]
 800ef7e:	b300      	cbz	r0, 800efc2 <__d2b+0x82>
 800ef80:	9a01      	ldr	r2, [sp, #4]
 800ef82:	f1c0 0320 	rsb	r3, r0, #32
 800ef86:	fa02 f303 	lsl.w	r3, r2, r3
 800ef8a:	430b      	orrs	r3, r1
 800ef8c:	40c2      	lsrs	r2, r0
 800ef8e:	6163      	str	r3, [r4, #20]
 800ef90:	9201      	str	r2, [sp, #4]
 800ef92:	9b01      	ldr	r3, [sp, #4]
 800ef94:	61a3      	str	r3, [r4, #24]
 800ef96:	2b00      	cmp	r3, #0
 800ef98:	bf14      	ite	ne
 800ef9a:	2202      	movne	r2, #2
 800ef9c:	2201      	moveq	r2, #1
 800ef9e:	6122      	str	r2, [r4, #16]
 800efa0:	b1d5      	cbz	r5, 800efd8 <__d2b+0x98>
 800efa2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800efa6:	4405      	add	r5, r0
 800efa8:	f8c9 5000 	str.w	r5, [r9]
 800efac:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800efb0:	f8c8 0000 	str.w	r0, [r8]
 800efb4:	4620      	mov	r0, r4
 800efb6:	b003      	add	sp, #12
 800efb8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800efbc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800efc0:	e7d5      	b.n	800ef6e <__d2b+0x2e>
 800efc2:	6161      	str	r1, [r4, #20]
 800efc4:	e7e5      	b.n	800ef92 <__d2b+0x52>
 800efc6:	a801      	add	r0, sp, #4
 800efc8:	f7ff fd5a 	bl	800ea80 <__lo0bits>
 800efcc:	9b01      	ldr	r3, [sp, #4]
 800efce:	6163      	str	r3, [r4, #20]
 800efd0:	2201      	movs	r2, #1
 800efd2:	6122      	str	r2, [r4, #16]
 800efd4:	3020      	adds	r0, #32
 800efd6:	e7e3      	b.n	800efa0 <__d2b+0x60>
 800efd8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800efdc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800efe0:	f8c9 0000 	str.w	r0, [r9]
 800efe4:	6918      	ldr	r0, [r3, #16]
 800efe6:	f7ff fd2b 	bl	800ea40 <__hi0bits>
 800efea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800efee:	e7df      	b.n	800efb0 <__d2b+0x70>
 800eff0:	080110cf 	.word	0x080110cf
 800eff4:	080110e0 	.word	0x080110e0

0800eff8 <_calloc_r>:
 800eff8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800effa:	fba1 2402 	umull	r2, r4, r1, r2
 800effe:	b94c      	cbnz	r4, 800f014 <_calloc_r+0x1c>
 800f000:	4611      	mov	r1, r2
 800f002:	9201      	str	r2, [sp, #4]
 800f004:	f7fd fd9c 	bl	800cb40 <_malloc_r>
 800f008:	9a01      	ldr	r2, [sp, #4]
 800f00a:	4605      	mov	r5, r0
 800f00c:	b930      	cbnz	r0, 800f01c <_calloc_r+0x24>
 800f00e:	4628      	mov	r0, r5
 800f010:	b003      	add	sp, #12
 800f012:	bd30      	pop	{r4, r5, pc}
 800f014:	220c      	movs	r2, #12
 800f016:	6002      	str	r2, [r0, #0]
 800f018:	2500      	movs	r5, #0
 800f01a:	e7f8      	b.n	800f00e <_calloc_r+0x16>
 800f01c:	4621      	mov	r1, r4
 800f01e:	f7fd fd66 	bl	800caee <memset>
 800f022:	e7f4      	b.n	800f00e <_calloc_r+0x16>

0800f024 <_free_r>:
 800f024:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f026:	2900      	cmp	r1, #0
 800f028:	d044      	beq.n	800f0b4 <_free_r+0x90>
 800f02a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f02e:	9001      	str	r0, [sp, #4]
 800f030:	2b00      	cmp	r3, #0
 800f032:	f1a1 0404 	sub.w	r4, r1, #4
 800f036:	bfb8      	it	lt
 800f038:	18e4      	addlt	r4, r4, r3
 800f03a:	f7ff fc4d 	bl	800e8d8 <__malloc_lock>
 800f03e:	4a1e      	ldr	r2, [pc, #120]	; (800f0b8 <_free_r+0x94>)
 800f040:	9801      	ldr	r0, [sp, #4]
 800f042:	6813      	ldr	r3, [r2, #0]
 800f044:	b933      	cbnz	r3, 800f054 <_free_r+0x30>
 800f046:	6063      	str	r3, [r4, #4]
 800f048:	6014      	str	r4, [r2, #0]
 800f04a:	b003      	add	sp, #12
 800f04c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f050:	f7ff bc48 	b.w	800e8e4 <__malloc_unlock>
 800f054:	42a3      	cmp	r3, r4
 800f056:	d908      	bls.n	800f06a <_free_r+0x46>
 800f058:	6825      	ldr	r5, [r4, #0]
 800f05a:	1961      	adds	r1, r4, r5
 800f05c:	428b      	cmp	r3, r1
 800f05e:	bf01      	itttt	eq
 800f060:	6819      	ldreq	r1, [r3, #0]
 800f062:	685b      	ldreq	r3, [r3, #4]
 800f064:	1949      	addeq	r1, r1, r5
 800f066:	6021      	streq	r1, [r4, #0]
 800f068:	e7ed      	b.n	800f046 <_free_r+0x22>
 800f06a:	461a      	mov	r2, r3
 800f06c:	685b      	ldr	r3, [r3, #4]
 800f06e:	b10b      	cbz	r3, 800f074 <_free_r+0x50>
 800f070:	42a3      	cmp	r3, r4
 800f072:	d9fa      	bls.n	800f06a <_free_r+0x46>
 800f074:	6811      	ldr	r1, [r2, #0]
 800f076:	1855      	adds	r5, r2, r1
 800f078:	42a5      	cmp	r5, r4
 800f07a:	d10b      	bne.n	800f094 <_free_r+0x70>
 800f07c:	6824      	ldr	r4, [r4, #0]
 800f07e:	4421      	add	r1, r4
 800f080:	1854      	adds	r4, r2, r1
 800f082:	42a3      	cmp	r3, r4
 800f084:	6011      	str	r1, [r2, #0]
 800f086:	d1e0      	bne.n	800f04a <_free_r+0x26>
 800f088:	681c      	ldr	r4, [r3, #0]
 800f08a:	685b      	ldr	r3, [r3, #4]
 800f08c:	6053      	str	r3, [r2, #4]
 800f08e:	4421      	add	r1, r4
 800f090:	6011      	str	r1, [r2, #0]
 800f092:	e7da      	b.n	800f04a <_free_r+0x26>
 800f094:	d902      	bls.n	800f09c <_free_r+0x78>
 800f096:	230c      	movs	r3, #12
 800f098:	6003      	str	r3, [r0, #0]
 800f09a:	e7d6      	b.n	800f04a <_free_r+0x26>
 800f09c:	6825      	ldr	r5, [r4, #0]
 800f09e:	1961      	adds	r1, r4, r5
 800f0a0:	428b      	cmp	r3, r1
 800f0a2:	bf04      	itt	eq
 800f0a4:	6819      	ldreq	r1, [r3, #0]
 800f0a6:	685b      	ldreq	r3, [r3, #4]
 800f0a8:	6063      	str	r3, [r4, #4]
 800f0aa:	bf04      	itt	eq
 800f0ac:	1949      	addeq	r1, r1, r5
 800f0ae:	6021      	streq	r1, [r4, #0]
 800f0b0:	6054      	str	r4, [r2, #4]
 800f0b2:	e7ca      	b.n	800f04a <_free_r+0x26>
 800f0b4:	b003      	add	sp, #12
 800f0b6:	bd30      	pop	{r4, r5, pc}
 800f0b8:	200054cc 	.word	0x200054cc

0800f0bc <__sfputc_r>:
 800f0bc:	6893      	ldr	r3, [r2, #8]
 800f0be:	3b01      	subs	r3, #1
 800f0c0:	2b00      	cmp	r3, #0
 800f0c2:	b410      	push	{r4}
 800f0c4:	6093      	str	r3, [r2, #8]
 800f0c6:	da08      	bge.n	800f0da <__sfputc_r+0x1e>
 800f0c8:	6994      	ldr	r4, [r2, #24]
 800f0ca:	42a3      	cmp	r3, r4
 800f0cc:	db01      	blt.n	800f0d2 <__sfputc_r+0x16>
 800f0ce:	290a      	cmp	r1, #10
 800f0d0:	d103      	bne.n	800f0da <__sfputc_r+0x1e>
 800f0d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f0d6:	f7fe bb5d 	b.w	800d794 <__swbuf_r>
 800f0da:	6813      	ldr	r3, [r2, #0]
 800f0dc:	1c58      	adds	r0, r3, #1
 800f0de:	6010      	str	r0, [r2, #0]
 800f0e0:	7019      	strb	r1, [r3, #0]
 800f0e2:	4608      	mov	r0, r1
 800f0e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f0e8:	4770      	bx	lr

0800f0ea <__sfputs_r>:
 800f0ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0ec:	4606      	mov	r6, r0
 800f0ee:	460f      	mov	r7, r1
 800f0f0:	4614      	mov	r4, r2
 800f0f2:	18d5      	adds	r5, r2, r3
 800f0f4:	42ac      	cmp	r4, r5
 800f0f6:	d101      	bne.n	800f0fc <__sfputs_r+0x12>
 800f0f8:	2000      	movs	r0, #0
 800f0fa:	e007      	b.n	800f10c <__sfputs_r+0x22>
 800f0fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f100:	463a      	mov	r2, r7
 800f102:	4630      	mov	r0, r6
 800f104:	f7ff ffda 	bl	800f0bc <__sfputc_r>
 800f108:	1c43      	adds	r3, r0, #1
 800f10a:	d1f3      	bne.n	800f0f4 <__sfputs_r+0xa>
 800f10c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f110 <_vfiprintf_r>:
 800f110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f114:	460d      	mov	r5, r1
 800f116:	b09d      	sub	sp, #116	; 0x74
 800f118:	4614      	mov	r4, r2
 800f11a:	4698      	mov	r8, r3
 800f11c:	4606      	mov	r6, r0
 800f11e:	b118      	cbz	r0, 800f128 <_vfiprintf_r+0x18>
 800f120:	6983      	ldr	r3, [r0, #24]
 800f122:	b90b      	cbnz	r3, 800f128 <_vfiprintf_r+0x18>
 800f124:	f7fd fc10 	bl	800c948 <__sinit>
 800f128:	4b89      	ldr	r3, [pc, #548]	; (800f350 <_vfiprintf_r+0x240>)
 800f12a:	429d      	cmp	r5, r3
 800f12c:	d11b      	bne.n	800f166 <_vfiprintf_r+0x56>
 800f12e:	6875      	ldr	r5, [r6, #4]
 800f130:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f132:	07d9      	lsls	r1, r3, #31
 800f134:	d405      	bmi.n	800f142 <_vfiprintf_r+0x32>
 800f136:	89ab      	ldrh	r3, [r5, #12]
 800f138:	059a      	lsls	r2, r3, #22
 800f13a:	d402      	bmi.n	800f142 <_vfiprintf_r+0x32>
 800f13c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f13e:	f7fd fcc6 	bl	800cace <__retarget_lock_acquire_recursive>
 800f142:	89ab      	ldrh	r3, [r5, #12]
 800f144:	071b      	lsls	r3, r3, #28
 800f146:	d501      	bpl.n	800f14c <_vfiprintf_r+0x3c>
 800f148:	692b      	ldr	r3, [r5, #16]
 800f14a:	b9eb      	cbnz	r3, 800f188 <_vfiprintf_r+0x78>
 800f14c:	4629      	mov	r1, r5
 800f14e:	4630      	mov	r0, r6
 800f150:	f7fe fb84 	bl	800d85c <__swsetup_r>
 800f154:	b1c0      	cbz	r0, 800f188 <_vfiprintf_r+0x78>
 800f156:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f158:	07dc      	lsls	r4, r3, #31
 800f15a:	d50e      	bpl.n	800f17a <_vfiprintf_r+0x6a>
 800f15c:	f04f 30ff 	mov.w	r0, #4294967295
 800f160:	b01d      	add	sp, #116	; 0x74
 800f162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f166:	4b7b      	ldr	r3, [pc, #492]	; (800f354 <_vfiprintf_r+0x244>)
 800f168:	429d      	cmp	r5, r3
 800f16a:	d101      	bne.n	800f170 <_vfiprintf_r+0x60>
 800f16c:	68b5      	ldr	r5, [r6, #8]
 800f16e:	e7df      	b.n	800f130 <_vfiprintf_r+0x20>
 800f170:	4b79      	ldr	r3, [pc, #484]	; (800f358 <_vfiprintf_r+0x248>)
 800f172:	429d      	cmp	r5, r3
 800f174:	bf08      	it	eq
 800f176:	68f5      	ldreq	r5, [r6, #12]
 800f178:	e7da      	b.n	800f130 <_vfiprintf_r+0x20>
 800f17a:	89ab      	ldrh	r3, [r5, #12]
 800f17c:	0598      	lsls	r0, r3, #22
 800f17e:	d4ed      	bmi.n	800f15c <_vfiprintf_r+0x4c>
 800f180:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f182:	f7fd fca5 	bl	800cad0 <__retarget_lock_release_recursive>
 800f186:	e7e9      	b.n	800f15c <_vfiprintf_r+0x4c>
 800f188:	2300      	movs	r3, #0
 800f18a:	9309      	str	r3, [sp, #36]	; 0x24
 800f18c:	2320      	movs	r3, #32
 800f18e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f192:	f8cd 800c 	str.w	r8, [sp, #12]
 800f196:	2330      	movs	r3, #48	; 0x30
 800f198:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f35c <_vfiprintf_r+0x24c>
 800f19c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f1a0:	f04f 0901 	mov.w	r9, #1
 800f1a4:	4623      	mov	r3, r4
 800f1a6:	469a      	mov	sl, r3
 800f1a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f1ac:	b10a      	cbz	r2, 800f1b2 <_vfiprintf_r+0xa2>
 800f1ae:	2a25      	cmp	r2, #37	; 0x25
 800f1b0:	d1f9      	bne.n	800f1a6 <_vfiprintf_r+0x96>
 800f1b2:	ebba 0b04 	subs.w	fp, sl, r4
 800f1b6:	d00b      	beq.n	800f1d0 <_vfiprintf_r+0xc0>
 800f1b8:	465b      	mov	r3, fp
 800f1ba:	4622      	mov	r2, r4
 800f1bc:	4629      	mov	r1, r5
 800f1be:	4630      	mov	r0, r6
 800f1c0:	f7ff ff93 	bl	800f0ea <__sfputs_r>
 800f1c4:	3001      	adds	r0, #1
 800f1c6:	f000 80aa 	beq.w	800f31e <_vfiprintf_r+0x20e>
 800f1ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f1cc:	445a      	add	r2, fp
 800f1ce:	9209      	str	r2, [sp, #36]	; 0x24
 800f1d0:	f89a 3000 	ldrb.w	r3, [sl]
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	f000 80a2 	beq.w	800f31e <_vfiprintf_r+0x20e>
 800f1da:	2300      	movs	r3, #0
 800f1dc:	f04f 32ff 	mov.w	r2, #4294967295
 800f1e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f1e4:	f10a 0a01 	add.w	sl, sl, #1
 800f1e8:	9304      	str	r3, [sp, #16]
 800f1ea:	9307      	str	r3, [sp, #28]
 800f1ec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f1f0:	931a      	str	r3, [sp, #104]	; 0x68
 800f1f2:	4654      	mov	r4, sl
 800f1f4:	2205      	movs	r2, #5
 800f1f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f1fa:	4858      	ldr	r0, [pc, #352]	; (800f35c <_vfiprintf_r+0x24c>)
 800f1fc:	f7f0 fff0 	bl	80001e0 <memchr>
 800f200:	9a04      	ldr	r2, [sp, #16]
 800f202:	b9d8      	cbnz	r0, 800f23c <_vfiprintf_r+0x12c>
 800f204:	06d1      	lsls	r1, r2, #27
 800f206:	bf44      	itt	mi
 800f208:	2320      	movmi	r3, #32
 800f20a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f20e:	0713      	lsls	r3, r2, #28
 800f210:	bf44      	itt	mi
 800f212:	232b      	movmi	r3, #43	; 0x2b
 800f214:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f218:	f89a 3000 	ldrb.w	r3, [sl]
 800f21c:	2b2a      	cmp	r3, #42	; 0x2a
 800f21e:	d015      	beq.n	800f24c <_vfiprintf_r+0x13c>
 800f220:	9a07      	ldr	r2, [sp, #28]
 800f222:	4654      	mov	r4, sl
 800f224:	2000      	movs	r0, #0
 800f226:	f04f 0c0a 	mov.w	ip, #10
 800f22a:	4621      	mov	r1, r4
 800f22c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f230:	3b30      	subs	r3, #48	; 0x30
 800f232:	2b09      	cmp	r3, #9
 800f234:	d94e      	bls.n	800f2d4 <_vfiprintf_r+0x1c4>
 800f236:	b1b0      	cbz	r0, 800f266 <_vfiprintf_r+0x156>
 800f238:	9207      	str	r2, [sp, #28]
 800f23a:	e014      	b.n	800f266 <_vfiprintf_r+0x156>
 800f23c:	eba0 0308 	sub.w	r3, r0, r8
 800f240:	fa09 f303 	lsl.w	r3, r9, r3
 800f244:	4313      	orrs	r3, r2
 800f246:	9304      	str	r3, [sp, #16]
 800f248:	46a2      	mov	sl, r4
 800f24a:	e7d2      	b.n	800f1f2 <_vfiprintf_r+0xe2>
 800f24c:	9b03      	ldr	r3, [sp, #12]
 800f24e:	1d19      	adds	r1, r3, #4
 800f250:	681b      	ldr	r3, [r3, #0]
 800f252:	9103      	str	r1, [sp, #12]
 800f254:	2b00      	cmp	r3, #0
 800f256:	bfbb      	ittet	lt
 800f258:	425b      	neglt	r3, r3
 800f25a:	f042 0202 	orrlt.w	r2, r2, #2
 800f25e:	9307      	strge	r3, [sp, #28]
 800f260:	9307      	strlt	r3, [sp, #28]
 800f262:	bfb8      	it	lt
 800f264:	9204      	strlt	r2, [sp, #16]
 800f266:	7823      	ldrb	r3, [r4, #0]
 800f268:	2b2e      	cmp	r3, #46	; 0x2e
 800f26a:	d10c      	bne.n	800f286 <_vfiprintf_r+0x176>
 800f26c:	7863      	ldrb	r3, [r4, #1]
 800f26e:	2b2a      	cmp	r3, #42	; 0x2a
 800f270:	d135      	bne.n	800f2de <_vfiprintf_r+0x1ce>
 800f272:	9b03      	ldr	r3, [sp, #12]
 800f274:	1d1a      	adds	r2, r3, #4
 800f276:	681b      	ldr	r3, [r3, #0]
 800f278:	9203      	str	r2, [sp, #12]
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	bfb8      	it	lt
 800f27e:	f04f 33ff 	movlt.w	r3, #4294967295
 800f282:	3402      	adds	r4, #2
 800f284:	9305      	str	r3, [sp, #20]
 800f286:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f36c <_vfiprintf_r+0x25c>
 800f28a:	7821      	ldrb	r1, [r4, #0]
 800f28c:	2203      	movs	r2, #3
 800f28e:	4650      	mov	r0, sl
 800f290:	f7f0 ffa6 	bl	80001e0 <memchr>
 800f294:	b140      	cbz	r0, 800f2a8 <_vfiprintf_r+0x198>
 800f296:	2340      	movs	r3, #64	; 0x40
 800f298:	eba0 000a 	sub.w	r0, r0, sl
 800f29c:	fa03 f000 	lsl.w	r0, r3, r0
 800f2a0:	9b04      	ldr	r3, [sp, #16]
 800f2a2:	4303      	orrs	r3, r0
 800f2a4:	3401      	adds	r4, #1
 800f2a6:	9304      	str	r3, [sp, #16]
 800f2a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f2ac:	482c      	ldr	r0, [pc, #176]	; (800f360 <_vfiprintf_r+0x250>)
 800f2ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f2b2:	2206      	movs	r2, #6
 800f2b4:	f7f0 ff94 	bl	80001e0 <memchr>
 800f2b8:	2800      	cmp	r0, #0
 800f2ba:	d03f      	beq.n	800f33c <_vfiprintf_r+0x22c>
 800f2bc:	4b29      	ldr	r3, [pc, #164]	; (800f364 <_vfiprintf_r+0x254>)
 800f2be:	bb1b      	cbnz	r3, 800f308 <_vfiprintf_r+0x1f8>
 800f2c0:	9b03      	ldr	r3, [sp, #12]
 800f2c2:	3307      	adds	r3, #7
 800f2c4:	f023 0307 	bic.w	r3, r3, #7
 800f2c8:	3308      	adds	r3, #8
 800f2ca:	9303      	str	r3, [sp, #12]
 800f2cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f2ce:	443b      	add	r3, r7
 800f2d0:	9309      	str	r3, [sp, #36]	; 0x24
 800f2d2:	e767      	b.n	800f1a4 <_vfiprintf_r+0x94>
 800f2d4:	fb0c 3202 	mla	r2, ip, r2, r3
 800f2d8:	460c      	mov	r4, r1
 800f2da:	2001      	movs	r0, #1
 800f2dc:	e7a5      	b.n	800f22a <_vfiprintf_r+0x11a>
 800f2de:	2300      	movs	r3, #0
 800f2e0:	3401      	adds	r4, #1
 800f2e2:	9305      	str	r3, [sp, #20]
 800f2e4:	4619      	mov	r1, r3
 800f2e6:	f04f 0c0a 	mov.w	ip, #10
 800f2ea:	4620      	mov	r0, r4
 800f2ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f2f0:	3a30      	subs	r2, #48	; 0x30
 800f2f2:	2a09      	cmp	r2, #9
 800f2f4:	d903      	bls.n	800f2fe <_vfiprintf_r+0x1ee>
 800f2f6:	2b00      	cmp	r3, #0
 800f2f8:	d0c5      	beq.n	800f286 <_vfiprintf_r+0x176>
 800f2fa:	9105      	str	r1, [sp, #20]
 800f2fc:	e7c3      	b.n	800f286 <_vfiprintf_r+0x176>
 800f2fe:	fb0c 2101 	mla	r1, ip, r1, r2
 800f302:	4604      	mov	r4, r0
 800f304:	2301      	movs	r3, #1
 800f306:	e7f0      	b.n	800f2ea <_vfiprintf_r+0x1da>
 800f308:	ab03      	add	r3, sp, #12
 800f30a:	9300      	str	r3, [sp, #0]
 800f30c:	462a      	mov	r2, r5
 800f30e:	4b16      	ldr	r3, [pc, #88]	; (800f368 <_vfiprintf_r+0x258>)
 800f310:	a904      	add	r1, sp, #16
 800f312:	4630      	mov	r0, r6
 800f314:	f7fd fd28 	bl	800cd68 <_printf_float>
 800f318:	4607      	mov	r7, r0
 800f31a:	1c78      	adds	r0, r7, #1
 800f31c:	d1d6      	bne.n	800f2cc <_vfiprintf_r+0x1bc>
 800f31e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f320:	07d9      	lsls	r1, r3, #31
 800f322:	d405      	bmi.n	800f330 <_vfiprintf_r+0x220>
 800f324:	89ab      	ldrh	r3, [r5, #12]
 800f326:	059a      	lsls	r2, r3, #22
 800f328:	d402      	bmi.n	800f330 <_vfiprintf_r+0x220>
 800f32a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f32c:	f7fd fbd0 	bl	800cad0 <__retarget_lock_release_recursive>
 800f330:	89ab      	ldrh	r3, [r5, #12]
 800f332:	065b      	lsls	r3, r3, #25
 800f334:	f53f af12 	bmi.w	800f15c <_vfiprintf_r+0x4c>
 800f338:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f33a:	e711      	b.n	800f160 <_vfiprintf_r+0x50>
 800f33c:	ab03      	add	r3, sp, #12
 800f33e:	9300      	str	r3, [sp, #0]
 800f340:	462a      	mov	r2, r5
 800f342:	4b09      	ldr	r3, [pc, #36]	; (800f368 <_vfiprintf_r+0x258>)
 800f344:	a904      	add	r1, sp, #16
 800f346:	4630      	mov	r0, r6
 800f348:	f7fd ffb2 	bl	800d2b0 <_printf_i>
 800f34c:	e7e4      	b.n	800f318 <_vfiprintf_r+0x208>
 800f34e:	bf00      	nop
 800f350:	08010fd8 	.word	0x08010fd8
 800f354:	08010ff8 	.word	0x08010ff8
 800f358:	08010fb8 	.word	0x08010fb8
 800f35c:	0801123c 	.word	0x0801123c
 800f360:	08011246 	.word	0x08011246
 800f364:	0800cd69 	.word	0x0800cd69
 800f368:	0800f0eb 	.word	0x0800f0eb
 800f36c:	08011242 	.word	0x08011242

0800f370 <_read_r>:
 800f370:	b538      	push	{r3, r4, r5, lr}
 800f372:	4d07      	ldr	r5, [pc, #28]	; (800f390 <_read_r+0x20>)
 800f374:	4604      	mov	r4, r0
 800f376:	4608      	mov	r0, r1
 800f378:	4611      	mov	r1, r2
 800f37a:	2200      	movs	r2, #0
 800f37c:	602a      	str	r2, [r5, #0]
 800f37e:	461a      	mov	r2, r3
 800f380:	f7f3 fe96 	bl	80030b0 <_read>
 800f384:	1c43      	adds	r3, r0, #1
 800f386:	d102      	bne.n	800f38e <_read_r+0x1e>
 800f388:	682b      	ldr	r3, [r5, #0]
 800f38a:	b103      	cbz	r3, 800f38e <_read_r+0x1e>
 800f38c:	6023      	str	r3, [r4, #0]
 800f38e:	bd38      	pop	{r3, r4, r5, pc}
 800f390:	200054d4 	.word	0x200054d4

0800f394 <__assert_func>:
 800f394:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f396:	4614      	mov	r4, r2
 800f398:	461a      	mov	r2, r3
 800f39a:	4b09      	ldr	r3, [pc, #36]	; (800f3c0 <__assert_func+0x2c>)
 800f39c:	681b      	ldr	r3, [r3, #0]
 800f39e:	4605      	mov	r5, r0
 800f3a0:	68d8      	ldr	r0, [r3, #12]
 800f3a2:	b14c      	cbz	r4, 800f3b8 <__assert_func+0x24>
 800f3a4:	4b07      	ldr	r3, [pc, #28]	; (800f3c4 <__assert_func+0x30>)
 800f3a6:	9100      	str	r1, [sp, #0]
 800f3a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f3ac:	4906      	ldr	r1, [pc, #24]	; (800f3c8 <__assert_func+0x34>)
 800f3ae:	462b      	mov	r3, r5
 800f3b0:	f000 f80e 	bl	800f3d0 <fiprintf>
 800f3b4:	f000 f85f 	bl	800f476 <abort>
 800f3b8:	4b04      	ldr	r3, [pc, #16]	; (800f3cc <__assert_func+0x38>)
 800f3ba:	461c      	mov	r4, r3
 800f3bc:	e7f3      	b.n	800f3a6 <__assert_func+0x12>
 800f3be:	bf00      	nop
 800f3c0:	20000054 	.word	0x20000054
 800f3c4:	0801124d 	.word	0x0801124d
 800f3c8:	0801125a 	.word	0x0801125a
 800f3cc:	08011288 	.word	0x08011288

0800f3d0 <fiprintf>:
 800f3d0:	b40e      	push	{r1, r2, r3}
 800f3d2:	b503      	push	{r0, r1, lr}
 800f3d4:	4601      	mov	r1, r0
 800f3d6:	ab03      	add	r3, sp, #12
 800f3d8:	4805      	ldr	r0, [pc, #20]	; (800f3f0 <fiprintf+0x20>)
 800f3da:	f853 2b04 	ldr.w	r2, [r3], #4
 800f3de:	6800      	ldr	r0, [r0, #0]
 800f3e0:	9301      	str	r3, [sp, #4]
 800f3e2:	f7ff fe95 	bl	800f110 <_vfiprintf_r>
 800f3e6:	b002      	add	sp, #8
 800f3e8:	f85d eb04 	ldr.w	lr, [sp], #4
 800f3ec:	b003      	add	sp, #12
 800f3ee:	4770      	bx	lr
 800f3f0:	20000054 	.word	0x20000054

0800f3f4 <_fstat_r>:
 800f3f4:	b538      	push	{r3, r4, r5, lr}
 800f3f6:	4d07      	ldr	r5, [pc, #28]	; (800f414 <_fstat_r+0x20>)
 800f3f8:	2300      	movs	r3, #0
 800f3fa:	4604      	mov	r4, r0
 800f3fc:	4608      	mov	r0, r1
 800f3fe:	4611      	mov	r1, r2
 800f400:	602b      	str	r3, [r5, #0]
 800f402:	f7f3 fe7e 	bl	8003102 <_fstat>
 800f406:	1c43      	adds	r3, r0, #1
 800f408:	d102      	bne.n	800f410 <_fstat_r+0x1c>
 800f40a:	682b      	ldr	r3, [r5, #0]
 800f40c:	b103      	cbz	r3, 800f410 <_fstat_r+0x1c>
 800f40e:	6023      	str	r3, [r4, #0]
 800f410:	bd38      	pop	{r3, r4, r5, pc}
 800f412:	bf00      	nop
 800f414:	200054d4 	.word	0x200054d4

0800f418 <_isatty_r>:
 800f418:	b538      	push	{r3, r4, r5, lr}
 800f41a:	4d06      	ldr	r5, [pc, #24]	; (800f434 <_isatty_r+0x1c>)
 800f41c:	2300      	movs	r3, #0
 800f41e:	4604      	mov	r4, r0
 800f420:	4608      	mov	r0, r1
 800f422:	602b      	str	r3, [r5, #0]
 800f424:	f7f3 fe7d 	bl	8003122 <_isatty>
 800f428:	1c43      	adds	r3, r0, #1
 800f42a:	d102      	bne.n	800f432 <_isatty_r+0x1a>
 800f42c:	682b      	ldr	r3, [r5, #0]
 800f42e:	b103      	cbz	r3, 800f432 <_isatty_r+0x1a>
 800f430:	6023      	str	r3, [r4, #0]
 800f432:	bd38      	pop	{r3, r4, r5, pc}
 800f434:	200054d4 	.word	0x200054d4

0800f438 <__ascii_mbtowc>:
 800f438:	b082      	sub	sp, #8
 800f43a:	b901      	cbnz	r1, 800f43e <__ascii_mbtowc+0x6>
 800f43c:	a901      	add	r1, sp, #4
 800f43e:	b142      	cbz	r2, 800f452 <__ascii_mbtowc+0x1a>
 800f440:	b14b      	cbz	r3, 800f456 <__ascii_mbtowc+0x1e>
 800f442:	7813      	ldrb	r3, [r2, #0]
 800f444:	600b      	str	r3, [r1, #0]
 800f446:	7812      	ldrb	r2, [r2, #0]
 800f448:	1e10      	subs	r0, r2, #0
 800f44a:	bf18      	it	ne
 800f44c:	2001      	movne	r0, #1
 800f44e:	b002      	add	sp, #8
 800f450:	4770      	bx	lr
 800f452:	4610      	mov	r0, r2
 800f454:	e7fb      	b.n	800f44e <__ascii_mbtowc+0x16>
 800f456:	f06f 0001 	mvn.w	r0, #1
 800f45a:	e7f8      	b.n	800f44e <__ascii_mbtowc+0x16>

0800f45c <__ascii_wctomb>:
 800f45c:	b149      	cbz	r1, 800f472 <__ascii_wctomb+0x16>
 800f45e:	2aff      	cmp	r2, #255	; 0xff
 800f460:	bf85      	ittet	hi
 800f462:	238a      	movhi	r3, #138	; 0x8a
 800f464:	6003      	strhi	r3, [r0, #0]
 800f466:	700a      	strbls	r2, [r1, #0]
 800f468:	f04f 30ff 	movhi.w	r0, #4294967295
 800f46c:	bf98      	it	ls
 800f46e:	2001      	movls	r0, #1
 800f470:	4770      	bx	lr
 800f472:	4608      	mov	r0, r1
 800f474:	4770      	bx	lr

0800f476 <abort>:
 800f476:	b508      	push	{r3, lr}
 800f478:	2006      	movs	r0, #6
 800f47a:	f000 f82b 	bl	800f4d4 <raise>
 800f47e:	2001      	movs	r0, #1
 800f480:	f7f3 fe0c 	bl	800309c <_exit>

0800f484 <_raise_r>:
 800f484:	291f      	cmp	r1, #31
 800f486:	b538      	push	{r3, r4, r5, lr}
 800f488:	4604      	mov	r4, r0
 800f48a:	460d      	mov	r5, r1
 800f48c:	d904      	bls.n	800f498 <_raise_r+0x14>
 800f48e:	2316      	movs	r3, #22
 800f490:	6003      	str	r3, [r0, #0]
 800f492:	f04f 30ff 	mov.w	r0, #4294967295
 800f496:	bd38      	pop	{r3, r4, r5, pc}
 800f498:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f49a:	b112      	cbz	r2, 800f4a2 <_raise_r+0x1e>
 800f49c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f4a0:	b94b      	cbnz	r3, 800f4b6 <_raise_r+0x32>
 800f4a2:	4620      	mov	r0, r4
 800f4a4:	f000 f830 	bl	800f508 <_getpid_r>
 800f4a8:	462a      	mov	r2, r5
 800f4aa:	4601      	mov	r1, r0
 800f4ac:	4620      	mov	r0, r4
 800f4ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f4b2:	f000 b817 	b.w	800f4e4 <_kill_r>
 800f4b6:	2b01      	cmp	r3, #1
 800f4b8:	d00a      	beq.n	800f4d0 <_raise_r+0x4c>
 800f4ba:	1c59      	adds	r1, r3, #1
 800f4bc:	d103      	bne.n	800f4c6 <_raise_r+0x42>
 800f4be:	2316      	movs	r3, #22
 800f4c0:	6003      	str	r3, [r0, #0]
 800f4c2:	2001      	movs	r0, #1
 800f4c4:	e7e7      	b.n	800f496 <_raise_r+0x12>
 800f4c6:	2400      	movs	r4, #0
 800f4c8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f4cc:	4628      	mov	r0, r5
 800f4ce:	4798      	blx	r3
 800f4d0:	2000      	movs	r0, #0
 800f4d2:	e7e0      	b.n	800f496 <_raise_r+0x12>

0800f4d4 <raise>:
 800f4d4:	4b02      	ldr	r3, [pc, #8]	; (800f4e0 <raise+0xc>)
 800f4d6:	4601      	mov	r1, r0
 800f4d8:	6818      	ldr	r0, [r3, #0]
 800f4da:	f7ff bfd3 	b.w	800f484 <_raise_r>
 800f4de:	bf00      	nop
 800f4e0:	20000054 	.word	0x20000054

0800f4e4 <_kill_r>:
 800f4e4:	b538      	push	{r3, r4, r5, lr}
 800f4e6:	4d07      	ldr	r5, [pc, #28]	; (800f504 <_kill_r+0x20>)
 800f4e8:	2300      	movs	r3, #0
 800f4ea:	4604      	mov	r4, r0
 800f4ec:	4608      	mov	r0, r1
 800f4ee:	4611      	mov	r1, r2
 800f4f0:	602b      	str	r3, [r5, #0]
 800f4f2:	f7f3 fdc3 	bl	800307c <_kill>
 800f4f6:	1c43      	adds	r3, r0, #1
 800f4f8:	d102      	bne.n	800f500 <_kill_r+0x1c>
 800f4fa:	682b      	ldr	r3, [r5, #0]
 800f4fc:	b103      	cbz	r3, 800f500 <_kill_r+0x1c>
 800f4fe:	6023      	str	r3, [r4, #0]
 800f500:	bd38      	pop	{r3, r4, r5, pc}
 800f502:	bf00      	nop
 800f504:	200054d4 	.word	0x200054d4

0800f508 <_getpid_r>:
 800f508:	f7f3 bdb0 	b.w	800306c <_getpid>
 800f50c:	0000      	movs	r0, r0
	...

0800f510 <cos>:
 800f510:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f512:	ec53 2b10 	vmov	r2, r3, d0
 800f516:	4826      	ldr	r0, [pc, #152]	; (800f5b0 <cos+0xa0>)
 800f518:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800f51c:	4281      	cmp	r1, r0
 800f51e:	dc06      	bgt.n	800f52e <cos+0x1e>
 800f520:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800f5a8 <cos+0x98>
 800f524:	b005      	add	sp, #20
 800f526:	f85d eb04 	ldr.w	lr, [sp], #4
 800f52a:	f000 bb79 	b.w	800fc20 <__kernel_cos>
 800f52e:	4821      	ldr	r0, [pc, #132]	; (800f5b4 <cos+0xa4>)
 800f530:	4281      	cmp	r1, r0
 800f532:	dd09      	ble.n	800f548 <cos+0x38>
 800f534:	ee10 0a10 	vmov	r0, s0
 800f538:	4619      	mov	r1, r3
 800f53a:	f7f0 fea5 	bl	8000288 <__aeabi_dsub>
 800f53e:	ec41 0b10 	vmov	d0, r0, r1
 800f542:	b005      	add	sp, #20
 800f544:	f85d fb04 	ldr.w	pc, [sp], #4
 800f548:	4668      	mov	r0, sp
 800f54a:	f000 f95d 	bl	800f808 <__ieee754_rem_pio2>
 800f54e:	f000 0003 	and.w	r0, r0, #3
 800f552:	2801      	cmp	r0, #1
 800f554:	d00b      	beq.n	800f56e <cos+0x5e>
 800f556:	2802      	cmp	r0, #2
 800f558:	d016      	beq.n	800f588 <cos+0x78>
 800f55a:	b9e0      	cbnz	r0, 800f596 <cos+0x86>
 800f55c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f560:	ed9d 0b00 	vldr	d0, [sp]
 800f564:	f000 fb5c 	bl	800fc20 <__kernel_cos>
 800f568:	ec51 0b10 	vmov	r0, r1, d0
 800f56c:	e7e7      	b.n	800f53e <cos+0x2e>
 800f56e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f572:	ed9d 0b00 	vldr	d0, [sp]
 800f576:	f000 ff6b 	bl	8010450 <__kernel_sin>
 800f57a:	ec53 2b10 	vmov	r2, r3, d0
 800f57e:	ee10 0a10 	vmov	r0, s0
 800f582:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800f586:	e7da      	b.n	800f53e <cos+0x2e>
 800f588:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f58c:	ed9d 0b00 	vldr	d0, [sp]
 800f590:	f000 fb46 	bl	800fc20 <__kernel_cos>
 800f594:	e7f1      	b.n	800f57a <cos+0x6a>
 800f596:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f59a:	ed9d 0b00 	vldr	d0, [sp]
 800f59e:	2001      	movs	r0, #1
 800f5a0:	f000 ff56 	bl	8010450 <__kernel_sin>
 800f5a4:	e7e0      	b.n	800f568 <cos+0x58>
 800f5a6:	bf00      	nop
	...
 800f5b0:	3fe921fb 	.word	0x3fe921fb
 800f5b4:	7fefffff 	.word	0x7fefffff

0800f5b8 <sin>:
 800f5b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f5ba:	ec53 2b10 	vmov	r2, r3, d0
 800f5be:	4828      	ldr	r0, [pc, #160]	; (800f660 <sin+0xa8>)
 800f5c0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800f5c4:	4281      	cmp	r1, r0
 800f5c6:	dc07      	bgt.n	800f5d8 <sin+0x20>
 800f5c8:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800f658 <sin+0xa0>
 800f5cc:	2000      	movs	r0, #0
 800f5ce:	b005      	add	sp, #20
 800f5d0:	f85d eb04 	ldr.w	lr, [sp], #4
 800f5d4:	f000 bf3c 	b.w	8010450 <__kernel_sin>
 800f5d8:	4822      	ldr	r0, [pc, #136]	; (800f664 <sin+0xac>)
 800f5da:	4281      	cmp	r1, r0
 800f5dc:	dd09      	ble.n	800f5f2 <sin+0x3a>
 800f5de:	ee10 0a10 	vmov	r0, s0
 800f5e2:	4619      	mov	r1, r3
 800f5e4:	f7f0 fe50 	bl	8000288 <__aeabi_dsub>
 800f5e8:	ec41 0b10 	vmov	d0, r0, r1
 800f5ec:	b005      	add	sp, #20
 800f5ee:	f85d fb04 	ldr.w	pc, [sp], #4
 800f5f2:	4668      	mov	r0, sp
 800f5f4:	f000 f908 	bl	800f808 <__ieee754_rem_pio2>
 800f5f8:	f000 0003 	and.w	r0, r0, #3
 800f5fc:	2801      	cmp	r0, #1
 800f5fe:	d00c      	beq.n	800f61a <sin+0x62>
 800f600:	2802      	cmp	r0, #2
 800f602:	d011      	beq.n	800f628 <sin+0x70>
 800f604:	b9f0      	cbnz	r0, 800f644 <sin+0x8c>
 800f606:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f60a:	ed9d 0b00 	vldr	d0, [sp]
 800f60e:	2001      	movs	r0, #1
 800f610:	f000 ff1e 	bl	8010450 <__kernel_sin>
 800f614:	ec51 0b10 	vmov	r0, r1, d0
 800f618:	e7e6      	b.n	800f5e8 <sin+0x30>
 800f61a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f61e:	ed9d 0b00 	vldr	d0, [sp]
 800f622:	f000 fafd 	bl	800fc20 <__kernel_cos>
 800f626:	e7f5      	b.n	800f614 <sin+0x5c>
 800f628:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f62c:	ed9d 0b00 	vldr	d0, [sp]
 800f630:	2001      	movs	r0, #1
 800f632:	f000 ff0d 	bl	8010450 <__kernel_sin>
 800f636:	ec53 2b10 	vmov	r2, r3, d0
 800f63a:	ee10 0a10 	vmov	r0, s0
 800f63e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800f642:	e7d1      	b.n	800f5e8 <sin+0x30>
 800f644:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f648:	ed9d 0b00 	vldr	d0, [sp]
 800f64c:	f000 fae8 	bl	800fc20 <__kernel_cos>
 800f650:	e7f1      	b.n	800f636 <sin+0x7e>
 800f652:	bf00      	nop
 800f654:	f3af 8000 	nop.w
	...
 800f660:	3fe921fb 	.word	0x3fe921fb
 800f664:	7fefffff 	.word	0x7fefffff

0800f668 <atan2>:
 800f668:	f000 b802 	b.w	800f670 <__ieee754_atan2>
 800f66c:	0000      	movs	r0, r0
	...

0800f670 <__ieee754_atan2>:
 800f670:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f674:	ec57 6b11 	vmov	r6, r7, d1
 800f678:	4273      	negs	r3, r6
 800f67a:	f8df e184 	ldr.w	lr, [pc, #388]	; 800f800 <__ieee754_atan2+0x190>
 800f67e:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800f682:	4333      	orrs	r3, r6
 800f684:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800f688:	4573      	cmp	r3, lr
 800f68a:	ec51 0b10 	vmov	r0, r1, d0
 800f68e:	ee11 8a10 	vmov	r8, s2
 800f692:	d80a      	bhi.n	800f6aa <__ieee754_atan2+0x3a>
 800f694:	4244      	negs	r4, r0
 800f696:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f69a:	4304      	orrs	r4, r0
 800f69c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800f6a0:	4574      	cmp	r4, lr
 800f6a2:	ee10 9a10 	vmov	r9, s0
 800f6a6:	468c      	mov	ip, r1
 800f6a8:	d907      	bls.n	800f6ba <__ieee754_atan2+0x4a>
 800f6aa:	4632      	mov	r2, r6
 800f6ac:	463b      	mov	r3, r7
 800f6ae:	f7f0 fded 	bl	800028c <__adddf3>
 800f6b2:	ec41 0b10 	vmov	d0, r0, r1
 800f6b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f6ba:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800f6be:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800f6c2:	4334      	orrs	r4, r6
 800f6c4:	d103      	bne.n	800f6ce <__ieee754_atan2+0x5e>
 800f6c6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f6ca:	f000 bf81 	b.w	80105d0 <atan>
 800f6ce:	17bc      	asrs	r4, r7, #30
 800f6d0:	f004 0402 	and.w	r4, r4, #2
 800f6d4:	ea53 0909 	orrs.w	r9, r3, r9
 800f6d8:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800f6dc:	d107      	bne.n	800f6ee <__ieee754_atan2+0x7e>
 800f6de:	2c02      	cmp	r4, #2
 800f6e0:	d060      	beq.n	800f7a4 <__ieee754_atan2+0x134>
 800f6e2:	2c03      	cmp	r4, #3
 800f6e4:	d1e5      	bne.n	800f6b2 <__ieee754_atan2+0x42>
 800f6e6:	a142      	add	r1, pc, #264	; (adr r1, 800f7f0 <__ieee754_atan2+0x180>)
 800f6e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f6ec:	e7e1      	b.n	800f6b2 <__ieee754_atan2+0x42>
 800f6ee:	ea52 0808 	orrs.w	r8, r2, r8
 800f6f2:	d106      	bne.n	800f702 <__ieee754_atan2+0x92>
 800f6f4:	f1bc 0f00 	cmp.w	ip, #0
 800f6f8:	da5f      	bge.n	800f7ba <__ieee754_atan2+0x14a>
 800f6fa:	a13f      	add	r1, pc, #252	; (adr r1, 800f7f8 <__ieee754_atan2+0x188>)
 800f6fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f700:	e7d7      	b.n	800f6b2 <__ieee754_atan2+0x42>
 800f702:	4572      	cmp	r2, lr
 800f704:	d10f      	bne.n	800f726 <__ieee754_atan2+0xb6>
 800f706:	4293      	cmp	r3, r2
 800f708:	f104 34ff 	add.w	r4, r4, #4294967295
 800f70c:	d107      	bne.n	800f71e <__ieee754_atan2+0xae>
 800f70e:	2c02      	cmp	r4, #2
 800f710:	d84c      	bhi.n	800f7ac <__ieee754_atan2+0x13c>
 800f712:	4b35      	ldr	r3, [pc, #212]	; (800f7e8 <__ieee754_atan2+0x178>)
 800f714:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800f718:	e9d4 0100 	ldrd	r0, r1, [r4]
 800f71c:	e7c9      	b.n	800f6b2 <__ieee754_atan2+0x42>
 800f71e:	2c02      	cmp	r4, #2
 800f720:	d848      	bhi.n	800f7b4 <__ieee754_atan2+0x144>
 800f722:	4b32      	ldr	r3, [pc, #200]	; (800f7ec <__ieee754_atan2+0x17c>)
 800f724:	e7f6      	b.n	800f714 <__ieee754_atan2+0xa4>
 800f726:	4573      	cmp	r3, lr
 800f728:	d0e4      	beq.n	800f6f4 <__ieee754_atan2+0x84>
 800f72a:	1a9b      	subs	r3, r3, r2
 800f72c:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800f730:	ea4f 5223 	mov.w	r2, r3, asr #20
 800f734:	da1e      	bge.n	800f774 <__ieee754_atan2+0x104>
 800f736:	2f00      	cmp	r7, #0
 800f738:	da01      	bge.n	800f73e <__ieee754_atan2+0xce>
 800f73a:	323c      	adds	r2, #60	; 0x3c
 800f73c:	db1e      	blt.n	800f77c <__ieee754_atan2+0x10c>
 800f73e:	4632      	mov	r2, r6
 800f740:	463b      	mov	r3, r7
 800f742:	f7f1 f883 	bl	800084c <__aeabi_ddiv>
 800f746:	ec41 0b10 	vmov	d0, r0, r1
 800f74a:	f001 f8e1 	bl	8010910 <fabs>
 800f74e:	f000 ff3f 	bl	80105d0 <atan>
 800f752:	ec51 0b10 	vmov	r0, r1, d0
 800f756:	2c01      	cmp	r4, #1
 800f758:	d013      	beq.n	800f782 <__ieee754_atan2+0x112>
 800f75a:	2c02      	cmp	r4, #2
 800f75c:	d015      	beq.n	800f78a <__ieee754_atan2+0x11a>
 800f75e:	2c00      	cmp	r4, #0
 800f760:	d0a7      	beq.n	800f6b2 <__ieee754_atan2+0x42>
 800f762:	a319      	add	r3, pc, #100	; (adr r3, 800f7c8 <__ieee754_atan2+0x158>)
 800f764:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f768:	f7f0 fd8e 	bl	8000288 <__aeabi_dsub>
 800f76c:	a318      	add	r3, pc, #96	; (adr r3, 800f7d0 <__ieee754_atan2+0x160>)
 800f76e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f772:	e014      	b.n	800f79e <__ieee754_atan2+0x12e>
 800f774:	a118      	add	r1, pc, #96	; (adr r1, 800f7d8 <__ieee754_atan2+0x168>)
 800f776:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f77a:	e7ec      	b.n	800f756 <__ieee754_atan2+0xe6>
 800f77c:	2000      	movs	r0, #0
 800f77e:	2100      	movs	r1, #0
 800f780:	e7e9      	b.n	800f756 <__ieee754_atan2+0xe6>
 800f782:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f786:	4619      	mov	r1, r3
 800f788:	e793      	b.n	800f6b2 <__ieee754_atan2+0x42>
 800f78a:	a30f      	add	r3, pc, #60	; (adr r3, 800f7c8 <__ieee754_atan2+0x158>)
 800f78c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f790:	f7f0 fd7a 	bl	8000288 <__aeabi_dsub>
 800f794:	4602      	mov	r2, r0
 800f796:	460b      	mov	r3, r1
 800f798:	a10d      	add	r1, pc, #52	; (adr r1, 800f7d0 <__ieee754_atan2+0x160>)
 800f79a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f79e:	f7f0 fd73 	bl	8000288 <__aeabi_dsub>
 800f7a2:	e786      	b.n	800f6b2 <__ieee754_atan2+0x42>
 800f7a4:	a10a      	add	r1, pc, #40	; (adr r1, 800f7d0 <__ieee754_atan2+0x160>)
 800f7a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f7aa:	e782      	b.n	800f6b2 <__ieee754_atan2+0x42>
 800f7ac:	a10c      	add	r1, pc, #48	; (adr r1, 800f7e0 <__ieee754_atan2+0x170>)
 800f7ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f7b2:	e77e      	b.n	800f6b2 <__ieee754_atan2+0x42>
 800f7b4:	2000      	movs	r0, #0
 800f7b6:	2100      	movs	r1, #0
 800f7b8:	e77b      	b.n	800f6b2 <__ieee754_atan2+0x42>
 800f7ba:	a107      	add	r1, pc, #28	; (adr r1, 800f7d8 <__ieee754_atan2+0x168>)
 800f7bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f7c0:	e777      	b.n	800f6b2 <__ieee754_atan2+0x42>
 800f7c2:	bf00      	nop
 800f7c4:	f3af 8000 	nop.w
 800f7c8:	33145c07 	.word	0x33145c07
 800f7cc:	3ca1a626 	.word	0x3ca1a626
 800f7d0:	54442d18 	.word	0x54442d18
 800f7d4:	400921fb 	.word	0x400921fb
 800f7d8:	54442d18 	.word	0x54442d18
 800f7dc:	3ff921fb 	.word	0x3ff921fb
 800f7e0:	54442d18 	.word	0x54442d18
 800f7e4:	3fe921fb 	.word	0x3fe921fb
 800f7e8:	08011398 	.word	0x08011398
 800f7ec:	080113b0 	.word	0x080113b0
 800f7f0:	54442d18 	.word	0x54442d18
 800f7f4:	c00921fb 	.word	0xc00921fb
 800f7f8:	54442d18 	.word	0x54442d18
 800f7fc:	bff921fb 	.word	0xbff921fb
 800f800:	7ff00000 	.word	0x7ff00000
 800f804:	00000000 	.word	0x00000000

0800f808 <__ieee754_rem_pio2>:
 800f808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f80c:	ed2d 8b02 	vpush	{d8}
 800f810:	ec55 4b10 	vmov	r4, r5, d0
 800f814:	4bca      	ldr	r3, [pc, #808]	; (800fb40 <__ieee754_rem_pio2+0x338>)
 800f816:	b08b      	sub	sp, #44	; 0x2c
 800f818:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800f81c:	4598      	cmp	r8, r3
 800f81e:	4682      	mov	sl, r0
 800f820:	9502      	str	r5, [sp, #8]
 800f822:	dc08      	bgt.n	800f836 <__ieee754_rem_pio2+0x2e>
 800f824:	2200      	movs	r2, #0
 800f826:	2300      	movs	r3, #0
 800f828:	ed80 0b00 	vstr	d0, [r0]
 800f82c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800f830:	f04f 0b00 	mov.w	fp, #0
 800f834:	e028      	b.n	800f888 <__ieee754_rem_pio2+0x80>
 800f836:	4bc3      	ldr	r3, [pc, #780]	; (800fb44 <__ieee754_rem_pio2+0x33c>)
 800f838:	4598      	cmp	r8, r3
 800f83a:	dc78      	bgt.n	800f92e <__ieee754_rem_pio2+0x126>
 800f83c:	9b02      	ldr	r3, [sp, #8]
 800f83e:	4ec2      	ldr	r6, [pc, #776]	; (800fb48 <__ieee754_rem_pio2+0x340>)
 800f840:	2b00      	cmp	r3, #0
 800f842:	ee10 0a10 	vmov	r0, s0
 800f846:	a3b0      	add	r3, pc, #704	; (adr r3, 800fb08 <__ieee754_rem_pio2+0x300>)
 800f848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f84c:	4629      	mov	r1, r5
 800f84e:	dd39      	ble.n	800f8c4 <__ieee754_rem_pio2+0xbc>
 800f850:	f7f0 fd1a 	bl	8000288 <__aeabi_dsub>
 800f854:	45b0      	cmp	r8, r6
 800f856:	4604      	mov	r4, r0
 800f858:	460d      	mov	r5, r1
 800f85a:	d01b      	beq.n	800f894 <__ieee754_rem_pio2+0x8c>
 800f85c:	a3ac      	add	r3, pc, #688	; (adr r3, 800fb10 <__ieee754_rem_pio2+0x308>)
 800f85e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f862:	f7f0 fd11 	bl	8000288 <__aeabi_dsub>
 800f866:	4602      	mov	r2, r0
 800f868:	460b      	mov	r3, r1
 800f86a:	e9ca 2300 	strd	r2, r3, [sl]
 800f86e:	4620      	mov	r0, r4
 800f870:	4629      	mov	r1, r5
 800f872:	f7f0 fd09 	bl	8000288 <__aeabi_dsub>
 800f876:	a3a6      	add	r3, pc, #664	; (adr r3, 800fb10 <__ieee754_rem_pio2+0x308>)
 800f878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f87c:	f7f0 fd04 	bl	8000288 <__aeabi_dsub>
 800f880:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f884:	f04f 0b01 	mov.w	fp, #1
 800f888:	4658      	mov	r0, fp
 800f88a:	b00b      	add	sp, #44	; 0x2c
 800f88c:	ecbd 8b02 	vpop	{d8}
 800f890:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f894:	a3a0      	add	r3, pc, #640	; (adr r3, 800fb18 <__ieee754_rem_pio2+0x310>)
 800f896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f89a:	f7f0 fcf5 	bl	8000288 <__aeabi_dsub>
 800f89e:	a3a0      	add	r3, pc, #640	; (adr r3, 800fb20 <__ieee754_rem_pio2+0x318>)
 800f8a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8a4:	4604      	mov	r4, r0
 800f8a6:	460d      	mov	r5, r1
 800f8a8:	f7f0 fcee 	bl	8000288 <__aeabi_dsub>
 800f8ac:	4602      	mov	r2, r0
 800f8ae:	460b      	mov	r3, r1
 800f8b0:	e9ca 2300 	strd	r2, r3, [sl]
 800f8b4:	4620      	mov	r0, r4
 800f8b6:	4629      	mov	r1, r5
 800f8b8:	f7f0 fce6 	bl	8000288 <__aeabi_dsub>
 800f8bc:	a398      	add	r3, pc, #608	; (adr r3, 800fb20 <__ieee754_rem_pio2+0x318>)
 800f8be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8c2:	e7db      	b.n	800f87c <__ieee754_rem_pio2+0x74>
 800f8c4:	f7f0 fce2 	bl	800028c <__adddf3>
 800f8c8:	45b0      	cmp	r8, r6
 800f8ca:	4604      	mov	r4, r0
 800f8cc:	460d      	mov	r5, r1
 800f8ce:	d016      	beq.n	800f8fe <__ieee754_rem_pio2+0xf6>
 800f8d0:	a38f      	add	r3, pc, #572	; (adr r3, 800fb10 <__ieee754_rem_pio2+0x308>)
 800f8d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8d6:	f7f0 fcd9 	bl	800028c <__adddf3>
 800f8da:	4602      	mov	r2, r0
 800f8dc:	460b      	mov	r3, r1
 800f8de:	e9ca 2300 	strd	r2, r3, [sl]
 800f8e2:	4620      	mov	r0, r4
 800f8e4:	4629      	mov	r1, r5
 800f8e6:	f7f0 fccf 	bl	8000288 <__aeabi_dsub>
 800f8ea:	a389      	add	r3, pc, #548	; (adr r3, 800fb10 <__ieee754_rem_pio2+0x308>)
 800f8ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8f0:	f7f0 fccc 	bl	800028c <__adddf3>
 800f8f4:	f04f 3bff 	mov.w	fp, #4294967295
 800f8f8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f8fc:	e7c4      	b.n	800f888 <__ieee754_rem_pio2+0x80>
 800f8fe:	a386      	add	r3, pc, #536	; (adr r3, 800fb18 <__ieee754_rem_pio2+0x310>)
 800f900:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f904:	f7f0 fcc2 	bl	800028c <__adddf3>
 800f908:	a385      	add	r3, pc, #532	; (adr r3, 800fb20 <__ieee754_rem_pio2+0x318>)
 800f90a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f90e:	4604      	mov	r4, r0
 800f910:	460d      	mov	r5, r1
 800f912:	f7f0 fcbb 	bl	800028c <__adddf3>
 800f916:	4602      	mov	r2, r0
 800f918:	460b      	mov	r3, r1
 800f91a:	e9ca 2300 	strd	r2, r3, [sl]
 800f91e:	4620      	mov	r0, r4
 800f920:	4629      	mov	r1, r5
 800f922:	f7f0 fcb1 	bl	8000288 <__aeabi_dsub>
 800f926:	a37e      	add	r3, pc, #504	; (adr r3, 800fb20 <__ieee754_rem_pio2+0x318>)
 800f928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f92c:	e7e0      	b.n	800f8f0 <__ieee754_rem_pio2+0xe8>
 800f92e:	4b87      	ldr	r3, [pc, #540]	; (800fb4c <__ieee754_rem_pio2+0x344>)
 800f930:	4598      	cmp	r8, r3
 800f932:	f300 80d9 	bgt.w	800fae8 <__ieee754_rem_pio2+0x2e0>
 800f936:	f000 ffeb 	bl	8010910 <fabs>
 800f93a:	ec55 4b10 	vmov	r4, r5, d0
 800f93e:	ee10 0a10 	vmov	r0, s0
 800f942:	a379      	add	r3, pc, #484	; (adr r3, 800fb28 <__ieee754_rem_pio2+0x320>)
 800f944:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f948:	4629      	mov	r1, r5
 800f94a:	f7f0 fe55 	bl	80005f8 <__aeabi_dmul>
 800f94e:	4b80      	ldr	r3, [pc, #512]	; (800fb50 <__ieee754_rem_pio2+0x348>)
 800f950:	2200      	movs	r2, #0
 800f952:	f7f0 fc9b 	bl	800028c <__adddf3>
 800f956:	f7f1 f8ff 	bl	8000b58 <__aeabi_d2iz>
 800f95a:	4683      	mov	fp, r0
 800f95c:	f7f0 fde2 	bl	8000524 <__aeabi_i2d>
 800f960:	4602      	mov	r2, r0
 800f962:	460b      	mov	r3, r1
 800f964:	ec43 2b18 	vmov	d8, r2, r3
 800f968:	a367      	add	r3, pc, #412	; (adr r3, 800fb08 <__ieee754_rem_pio2+0x300>)
 800f96a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f96e:	f7f0 fe43 	bl	80005f8 <__aeabi_dmul>
 800f972:	4602      	mov	r2, r0
 800f974:	460b      	mov	r3, r1
 800f976:	4620      	mov	r0, r4
 800f978:	4629      	mov	r1, r5
 800f97a:	f7f0 fc85 	bl	8000288 <__aeabi_dsub>
 800f97e:	a364      	add	r3, pc, #400	; (adr r3, 800fb10 <__ieee754_rem_pio2+0x308>)
 800f980:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f984:	4606      	mov	r6, r0
 800f986:	460f      	mov	r7, r1
 800f988:	ec51 0b18 	vmov	r0, r1, d8
 800f98c:	f7f0 fe34 	bl	80005f8 <__aeabi_dmul>
 800f990:	f1bb 0f1f 	cmp.w	fp, #31
 800f994:	4604      	mov	r4, r0
 800f996:	460d      	mov	r5, r1
 800f998:	dc0d      	bgt.n	800f9b6 <__ieee754_rem_pio2+0x1ae>
 800f99a:	4b6e      	ldr	r3, [pc, #440]	; (800fb54 <__ieee754_rem_pio2+0x34c>)
 800f99c:	f10b 32ff 	add.w	r2, fp, #4294967295
 800f9a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f9a4:	4543      	cmp	r3, r8
 800f9a6:	d006      	beq.n	800f9b6 <__ieee754_rem_pio2+0x1ae>
 800f9a8:	4622      	mov	r2, r4
 800f9aa:	462b      	mov	r3, r5
 800f9ac:	4630      	mov	r0, r6
 800f9ae:	4639      	mov	r1, r7
 800f9b0:	f7f0 fc6a 	bl	8000288 <__aeabi_dsub>
 800f9b4:	e00f      	b.n	800f9d6 <__ieee754_rem_pio2+0x1ce>
 800f9b6:	462b      	mov	r3, r5
 800f9b8:	4622      	mov	r2, r4
 800f9ba:	4630      	mov	r0, r6
 800f9bc:	4639      	mov	r1, r7
 800f9be:	f7f0 fc63 	bl	8000288 <__aeabi_dsub>
 800f9c2:	ea4f 5328 	mov.w	r3, r8, asr #20
 800f9c6:	9303      	str	r3, [sp, #12]
 800f9c8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f9cc:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800f9d0:	f1b8 0f10 	cmp.w	r8, #16
 800f9d4:	dc02      	bgt.n	800f9dc <__ieee754_rem_pio2+0x1d4>
 800f9d6:	e9ca 0100 	strd	r0, r1, [sl]
 800f9da:	e039      	b.n	800fa50 <__ieee754_rem_pio2+0x248>
 800f9dc:	a34e      	add	r3, pc, #312	; (adr r3, 800fb18 <__ieee754_rem_pio2+0x310>)
 800f9de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9e2:	ec51 0b18 	vmov	r0, r1, d8
 800f9e6:	f7f0 fe07 	bl	80005f8 <__aeabi_dmul>
 800f9ea:	4604      	mov	r4, r0
 800f9ec:	460d      	mov	r5, r1
 800f9ee:	4602      	mov	r2, r0
 800f9f0:	460b      	mov	r3, r1
 800f9f2:	4630      	mov	r0, r6
 800f9f4:	4639      	mov	r1, r7
 800f9f6:	f7f0 fc47 	bl	8000288 <__aeabi_dsub>
 800f9fa:	4602      	mov	r2, r0
 800f9fc:	460b      	mov	r3, r1
 800f9fe:	4680      	mov	r8, r0
 800fa00:	4689      	mov	r9, r1
 800fa02:	4630      	mov	r0, r6
 800fa04:	4639      	mov	r1, r7
 800fa06:	f7f0 fc3f 	bl	8000288 <__aeabi_dsub>
 800fa0a:	4622      	mov	r2, r4
 800fa0c:	462b      	mov	r3, r5
 800fa0e:	f7f0 fc3b 	bl	8000288 <__aeabi_dsub>
 800fa12:	a343      	add	r3, pc, #268	; (adr r3, 800fb20 <__ieee754_rem_pio2+0x318>)
 800fa14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa18:	4604      	mov	r4, r0
 800fa1a:	460d      	mov	r5, r1
 800fa1c:	ec51 0b18 	vmov	r0, r1, d8
 800fa20:	f7f0 fdea 	bl	80005f8 <__aeabi_dmul>
 800fa24:	4622      	mov	r2, r4
 800fa26:	462b      	mov	r3, r5
 800fa28:	f7f0 fc2e 	bl	8000288 <__aeabi_dsub>
 800fa2c:	4602      	mov	r2, r0
 800fa2e:	460b      	mov	r3, r1
 800fa30:	4604      	mov	r4, r0
 800fa32:	460d      	mov	r5, r1
 800fa34:	4640      	mov	r0, r8
 800fa36:	4649      	mov	r1, r9
 800fa38:	f7f0 fc26 	bl	8000288 <__aeabi_dsub>
 800fa3c:	9a03      	ldr	r2, [sp, #12]
 800fa3e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800fa42:	1ad3      	subs	r3, r2, r3
 800fa44:	2b31      	cmp	r3, #49	; 0x31
 800fa46:	dc24      	bgt.n	800fa92 <__ieee754_rem_pio2+0x28a>
 800fa48:	e9ca 0100 	strd	r0, r1, [sl]
 800fa4c:	4646      	mov	r6, r8
 800fa4e:	464f      	mov	r7, r9
 800fa50:	e9da 8900 	ldrd	r8, r9, [sl]
 800fa54:	4630      	mov	r0, r6
 800fa56:	4642      	mov	r2, r8
 800fa58:	464b      	mov	r3, r9
 800fa5a:	4639      	mov	r1, r7
 800fa5c:	f7f0 fc14 	bl	8000288 <__aeabi_dsub>
 800fa60:	462b      	mov	r3, r5
 800fa62:	4622      	mov	r2, r4
 800fa64:	f7f0 fc10 	bl	8000288 <__aeabi_dsub>
 800fa68:	9b02      	ldr	r3, [sp, #8]
 800fa6a:	2b00      	cmp	r3, #0
 800fa6c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800fa70:	f6bf af0a 	bge.w	800f888 <__ieee754_rem_pio2+0x80>
 800fa74:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800fa78:	f8ca 3004 	str.w	r3, [sl, #4]
 800fa7c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fa80:	f8ca 8000 	str.w	r8, [sl]
 800fa84:	f8ca 0008 	str.w	r0, [sl, #8]
 800fa88:	f8ca 300c 	str.w	r3, [sl, #12]
 800fa8c:	f1cb 0b00 	rsb	fp, fp, #0
 800fa90:	e6fa      	b.n	800f888 <__ieee754_rem_pio2+0x80>
 800fa92:	a327      	add	r3, pc, #156	; (adr r3, 800fb30 <__ieee754_rem_pio2+0x328>)
 800fa94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa98:	ec51 0b18 	vmov	r0, r1, d8
 800fa9c:	f7f0 fdac 	bl	80005f8 <__aeabi_dmul>
 800faa0:	4604      	mov	r4, r0
 800faa2:	460d      	mov	r5, r1
 800faa4:	4602      	mov	r2, r0
 800faa6:	460b      	mov	r3, r1
 800faa8:	4640      	mov	r0, r8
 800faaa:	4649      	mov	r1, r9
 800faac:	f7f0 fbec 	bl	8000288 <__aeabi_dsub>
 800fab0:	4602      	mov	r2, r0
 800fab2:	460b      	mov	r3, r1
 800fab4:	4606      	mov	r6, r0
 800fab6:	460f      	mov	r7, r1
 800fab8:	4640      	mov	r0, r8
 800faba:	4649      	mov	r1, r9
 800fabc:	f7f0 fbe4 	bl	8000288 <__aeabi_dsub>
 800fac0:	4622      	mov	r2, r4
 800fac2:	462b      	mov	r3, r5
 800fac4:	f7f0 fbe0 	bl	8000288 <__aeabi_dsub>
 800fac8:	a31b      	add	r3, pc, #108	; (adr r3, 800fb38 <__ieee754_rem_pio2+0x330>)
 800faca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800face:	4604      	mov	r4, r0
 800fad0:	460d      	mov	r5, r1
 800fad2:	ec51 0b18 	vmov	r0, r1, d8
 800fad6:	f7f0 fd8f 	bl	80005f8 <__aeabi_dmul>
 800fada:	4622      	mov	r2, r4
 800fadc:	462b      	mov	r3, r5
 800fade:	f7f0 fbd3 	bl	8000288 <__aeabi_dsub>
 800fae2:	4604      	mov	r4, r0
 800fae4:	460d      	mov	r5, r1
 800fae6:	e75f      	b.n	800f9a8 <__ieee754_rem_pio2+0x1a0>
 800fae8:	4b1b      	ldr	r3, [pc, #108]	; (800fb58 <__ieee754_rem_pio2+0x350>)
 800faea:	4598      	cmp	r8, r3
 800faec:	dd36      	ble.n	800fb5c <__ieee754_rem_pio2+0x354>
 800faee:	ee10 2a10 	vmov	r2, s0
 800faf2:	462b      	mov	r3, r5
 800faf4:	4620      	mov	r0, r4
 800faf6:	4629      	mov	r1, r5
 800faf8:	f7f0 fbc6 	bl	8000288 <__aeabi_dsub>
 800fafc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800fb00:	e9ca 0100 	strd	r0, r1, [sl]
 800fb04:	e694      	b.n	800f830 <__ieee754_rem_pio2+0x28>
 800fb06:	bf00      	nop
 800fb08:	54400000 	.word	0x54400000
 800fb0c:	3ff921fb 	.word	0x3ff921fb
 800fb10:	1a626331 	.word	0x1a626331
 800fb14:	3dd0b461 	.word	0x3dd0b461
 800fb18:	1a600000 	.word	0x1a600000
 800fb1c:	3dd0b461 	.word	0x3dd0b461
 800fb20:	2e037073 	.word	0x2e037073
 800fb24:	3ba3198a 	.word	0x3ba3198a
 800fb28:	6dc9c883 	.word	0x6dc9c883
 800fb2c:	3fe45f30 	.word	0x3fe45f30
 800fb30:	2e000000 	.word	0x2e000000
 800fb34:	3ba3198a 	.word	0x3ba3198a
 800fb38:	252049c1 	.word	0x252049c1
 800fb3c:	397b839a 	.word	0x397b839a
 800fb40:	3fe921fb 	.word	0x3fe921fb
 800fb44:	4002d97b 	.word	0x4002d97b
 800fb48:	3ff921fb 	.word	0x3ff921fb
 800fb4c:	413921fb 	.word	0x413921fb
 800fb50:	3fe00000 	.word	0x3fe00000
 800fb54:	080113c8 	.word	0x080113c8
 800fb58:	7fefffff 	.word	0x7fefffff
 800fb5c:	ea4f 5428 	mov.w	r4, r8, asr #20
 800fb60:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800fb64:	ee10 0a10 	vmov	r0, s0
 800fb68:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800fb6c:	ee10 6a10 	vmov	r6, s0
 800fb70:	460f      	mov	r7, r1
 800fb72:	f7f0 fff1 	bl	8000b58 <__aeabi_d2iz>
 800fb76:	f7f0 fcd5 	bl	8000524 <__aeabi_i2d>
 800fb7a:	4602      	mov	r2, r0
 800fb7c:	460b      	mov	r3, r1
 800fb7e:	4630      	mov	r0, r6
 800fb80:	4639      	mov	r1, r7
 800fb82:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800fb86:	f7f0 fb7f 	bl	8000288 <__aeabi_dsub>
 800fb8a:	4b23      	ldr	r3, [pc, #140]	; (800fc18 <__ieee754_rem_pio2+0x410>)
 800fb8c:	2200      	movs	r2, #0
 800fb8e:	f7f0 fd33 	bl	80005f8 <__aeabi_dmul>
 800fb92:	460f      	mov	r7, r1
 800fb94:	4606      	mov	r6, r0
 800fb96:	f7f0 ffdf 	bl	8000b58 <__aeabi_d2iz>
 800fb9a:	f7f0 fcc3 	bl	8000524 <__aeabi_i2d>
 800fb9e:	4602      	mov	r2, r0
 800fba0:	460b      	mov	r3, r1
 800fba2:	4630      	mov	r0, r6
 800fba4:	4639      	mov	r1, r7
 800fba6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800fbaa:	f7f0 fb6d 	bl	8000288 <__aeabi_dsub>
 800fbae:	4b1a      	ldr	r3, [pc, #104]	; (800fc18 <__ieee754_rem_pio2+0x410>)
 800fbb0:	2200      	movs	r2, #0
 800fbb2:	f7f0 fd21 	bl	80005f8 <__aeabi_dmul>
 800fbb6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800fbba:	ad04      	add	r5, sp, #16
 800fbbc:	f04f 0803 	mov.w	r8, #3
 800fbc0:	46a9      	mov	r9, r5
 800fbc2:	2600      	movs	r6, #0
 800fbc4:	2700      	movs	r7, #0
 800fbc6:	4632      	mov	r2, r6
 800fbc8:	463b      	mov	r3, r7
 800fbca:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800fbce:	46c3      	mov	fp, r8
 800fbd0:	3d08      	subs	r5, #8
 800fbd2:	f108 38ff 	add.w	r8, r8, #4294967295
 800fbd6:	f7f0 ff77 	bl	8000ac8 <__aeabi_dcmpeq>
 800fbda:	2800      	cmp	r0, #0
 800fbdc:	d1f3      	bne.n	800fbc6 <__ieee754_rem_pio2+0x3be>
 800fbde:	4b0f      	ldr	r3, [pc, #60]	; (800fc1c <__ieee754_rem_pio2+0x414>)
 800fbe0:	9301      	str	r3, [sp, #4]
 800fbe2:	2302      	movs	r3, #2
 800fbe4:	9300      	str	r3, [sp, #0]
 800fbe6:	4622      	mov	r2, r4
 800fbe8:	465b      	mov	r3, fp
 800fbea:	4651      	mov	r1, sl
 800fbec:	4648      	mov	r0, r9
 800fbee:	f000 f8df 	bl	800fdb0 <__kernel_rem_pio2>
 800fbf2:	9b02      	ldr	r3, [sp, #8]
 800fbf4:	2b00      	cmp	r3, #0
 800fbf6:	4683      	mov	fp, r0
 800fbf8:	f6bf ae46 	bge.w	800f888 <__ieee754_rem_pio2+0x80>
 800fbfc:	e9da 2100 	ldrd	r2, r1, [sl]
 800fc00:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fc04:	e9ca 2300 	strd	r2, r3, [sl]
 800fc08:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800fc0c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fc10:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800fc14:	e73a      	b.n	800fa8c <__ieee754_rem_pio2+0x284>
 800fc16:	bf00      	nop
 800fc18:	41700000 	.word	0x41700000
 800fc1c:	08011448 	.word	0x08011448

0800fc20 <__kernel_cos>:
 800fc20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc24:	ec57 6b10 	vmov	r6, r7, d0
 800fc28:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800fc2c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800fc30:	ed8d 1b00 	vstr	d1, [sp]
 800fc34:	da07      	bge.n	800fc46 <__kernel_cos+0x26>
 800fc36:	ee10 0a10 	vmov	r0, s0
 800fc3a:	4639      	mov	r1, r7
 800fc3c:	f7f0 ff8c 	bl	8000b58 <__aeabi_d2iz>
 800fc40:	2800      	cmp	r0, #0
 800fc42:	f000 8088 	beq.w	800fd56 <__kernel_cos+0x136>
 800fc46:	4632      	mov	r2, r6
 800fc48:	463b      	mov	r3, r7
 800fc4a:	4630      	mov	r0, r6
 800fc4c:	4639      	mov	r1, r7
 800fc4e:	f7f0 fcd3 	bl	80005f8 <__aeabi_dmul>
 800fc52:	4b51      	ldr	r3, [pc, #324]	; (800fd98 <__kernel_cos+0x178>)
 800fc54:	2200      	movs	r2, #0
 800fc56:	4604      	mov	r4, r0
 800fc58:	460d      	mov	r5, r1
 800fc5a:	f7f0 fccd 	bl	80005f8 <__aeabi_dmul>
 800fc5e:	a340      	add	r3, pc, #256	; (adr r3, 800fd60 <__kernel_cos+0x140>)
 800fc60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc64:	4682      	mov	sl, r0
 800fc66:	468b      	mov	fp, r1
 800fc68:	4620      	mov	r0, r4
 800fc6a:	4629      	mov	r1, r5
 800fc6c:	f7f0 fcc4 	bl	80005f8 <__aeabi_dmul>
 800fc70:	a33d      	add	r3, pc, #244	; (adr r3, 800fd68 <__kernel_cos+0x148>)
 800fc72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc76:	f7f0 fb09 	bl	800028c <__adddf3>
 800fc7a:	4622      	mov	r2, r4
 800fc7c:	462b      	mov	r3, r5
 800fc7e:	f7f0 fcbb 	bl	80005f8 <__aeabi_dmul>
 800fc82:	a33b      	add	r3, pc, #236	; (adr r3, 800fd70 <__kernel_cos+0x150>)
 800fc84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc88:	f7f0 fafe 	bl	8000288 <__aeabi_dsub>
 800fc8c:	4622      	mov	r2, r4
 800fc8e:	462b      	mov	r3, r5
 800fc90:	f7f0 fcb2 	bl	80005f8 <__aeabi_dmul>
 800fc94:	a338      	add	r3, pc, #224	; (adr r3, 800fd78 <__kernel_cos+0x158>)
 800fc96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc9a:	f7f0 faf7 	bl	800028c <__adddf3>
 800fc9e:	4622      	mov	r2, r4
 800fca0:	462b      	mov	r3, r5
 800fca2:	f7f0 fca9 	bl	80005f8 <__aeabi_dmul>
 800fca6:	a336      	add	r3, pc, #216	; (adr r3, 800fd80 <__kernel_cos+0x160>)
 800fca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcac:	f7f0 faec 	bl	8000288 <__aeabi_dsub>
 800fcb0:	4622      	mov	r2, r4
 800fcb2:	462b      	mov	r3, r5
 800fcb4:	f7f0 fca0 	bl	80005f8 <__aeabi_dmul>
 800fcb8:	a333      	add	r3, pc, #204	; (adr r3, 800fd88 <__kernel_cos+0x168>)
 800fcba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcbe:	f7f0 fae5 	bl	800028c <__adddf3>
 800fcc2:	4622      	mov	r2, r4
 800fcc4:	462b      	mov	r3, r5
 800fcc6:	f7f0 fc97 	bl	80005f8 <__aeabi_dmul>
 800fcca:	4622      	mov	r2, r4
 800fccc:	462b      	mov	r3, r5
 800fcce:	f7f0 fc93 	bl	80005f8 <__aeabi_dmul>
 800fcd2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fcd6:	4604      	mov	r4, r0
 800fcd8:	460d      	mov	r5, r1
 800fcda:	4630      	mov	r0, r6
 800fcdc:	4639      	mov	r1, r7
 800fcde:	f7f0 fc8b 	bl	80005f8 <__aeabi_dmul>
 800fce2:	460b      	mov	r3, r1
 800fce4:	4602      	mov	r2, r0
 800fce6:	4629      	mov	r1, r5
 800fce8:	4620      	mov	r0, r4
 800fcea:	f7f0 facd 	bl	8000288 <__aeabi_dsub>
 800fcee:	4b2b      	ldr	r3, [pc, #172]	; (800fd9c <__kernel_cos+0x17c>)
 800fcf0:	4598      	cmp	r8, r3
 800fcf2:	4606      	mov	r6, r0
 800fcf4:	460f      	mov	r7, r1
 800fcf6:	dc10      	bgt.n	800fd1a <__kernel_cos+0xfa>
 800fcf8:	4602      	mov	r2, r0
 800fcfa:	460b      	mov	r3, r1
 800fcfc:	4650      	mov	r0, sl
 800fcfe:	4659      	mov	r1, fp
 800fd00:	f7f0 fac2 	bl	8000288 <__aeabi_dsub>
 800fd04:	460b      	mov	r3, r1
 800fd06:	4926      	ldr	r1, [pc, #152]	; (800fda0 <__kernel_cos+0x180>)
 800fd08:	4602      	mov	r2, r0
 800fd0a:	2000      	movs	r0, #0
 800fd0c:	f7f0 fabc 	bl	8000288 <__aeabi_dsub>
 800fd10:	ec41 0b10 	vmov	d0, r0, r1
 800fd14:	b003      	add	sp, #12
 800fd16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd1a:	4b22      	ldr	r3, [pc, #136]	; (800fda4 <__kernel_cos+0x184>)
 800fd1c:	4920      	ldr	r1, [pc, #128]	; (800fda0 <__kernel_cos+0x180>)
 800fd1e:	4598      	cmp	r8, r3
 800fd20:	bfcc      	ite	gt
 800fd22:	4d21      	ldrgt	r5, [pc, #132]	; (800fda8 <__kernel_cos+0x188>)
 800fd24:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800fd28:	2400      	movs	r4, #0
 800fd2a:	4622      	mov	r2, r4
 800fd2c:	462b      	mov	r3, r5
 800fd2e:	2000      	movs	r0, #0
 800fd30:	f7f0 faaa 	bl	8000288 <__aeabi_dsub>
 800fd34:	4622      	mov	r2, r4
 800fd36:	4680      	mov	r8, r0
 800fd38:	4689      	mov	r9, r1
 800fd3a:	462b      	mov	r3, r5
 800fd3c:	4650      	mov	r0, sl
 800fd3e:	4659      	mov	r1, fp
 800fd40:	f7f0 faa2 	bl	8000288 <__aeabi_dsub>
 800fd44:	4632      	mov	r2, r6
 800fd46:	463b      	mov	r3, r7
 800fd48:	f7f0 fa9e 	bl	8000288 <__aeabi_dsub>
 800fd4c:	4602      	mov	r2, r0
 800fd4e:	460b      	mov	r3, r1
 800fd50:	4640      	mov	r0, r8
 800fd52:	4649      	mov	r1, r9
 800fd54:	e7da      	b.n	800fd0c <__kernel_cos+0xec>
 800fd56:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800fd90 <__kernel_cos+0x170>
 800fd5a:	e7db      	b.n	800fd14 <__kernel_cos+0xf4>
 800fd5c:	f3af 8000 	nop.w
 800fd60:	be8838d4 	.word	0xbe8838d4
 800fd64:	bda8fae9 	.word	0xbda8fae9
 800fd68:	bdb4b1c4 	.word	0xbdb4b1c4
 800fd6c:	3e21ee9e 	.word	0x3e21ee9e
 800fd70:	809c52ad 	.word	0x809c52ad
 800fd74:	3e927e4f 	.word	0x3e927e4f
 800fd78:	19cb1590 	.word	0x19cb1590
 800fd7c:	3efa01a0 	.word	0x3efa01a0
 800fd80:	16c15177 	.word	0x16c15177
 800fd84:	3f56c16c 	.word	0x3f56c16c
 800fd88:	5555554c 	.word	0x5555554c
 800fd8c:	3fa55555 	.word	0x3fa55555
 800fd90:	00000000 	.word	0x00000000
 800fd94:	3ff00000 	.word	0x3ff00000
 800fd98:	3fe00000 	.word	0x3fe00000
 800fd9c:	3fd33332 	.word	0x3fd33332
 800fda0:	3ff00000 	.word	0x3ff00000
 800fda4:	3fe90000 	.word	0x3fe90000
 800fda8:	3fd20000 	.word	0x3fd20000
 800fdac:	00000000 	.word	0x00000000

0800fdb0 <__kernel_rem_pio2>:
 800fdb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fdb4:	ed2d 8b02 	vpush	{d8}
 800fdb8:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800fdbc:	f112 0f14 	cmn.w	r2, #20
 800fdc0:	9308      	str	r3, [sp, #32]
 800fdc2:	9101      	str	r1, [sp, #4]
 800fdc4:	4bc4      	ldr	r3, [pc, #784]	; (80100d8 <__kernel_rem_pio2+0x328>)
 800fdc6:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800fdc8:	900b      	str	r0, [sp, #44]	; 0x2c
 800fdca:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800fdce:	9302      	str	r3, [sp, #8]
 800fdd0:	9b08      	ldr	r3, [sp, #32]
 800fdd2:	f103 33ff 	add.w	r3, r3, #4294967295
 800fdd6:	bfa8      	it	ge
 800fdd8:	1ed4      	subge	r4, r2, #3
 800fdda:	9306      	str	r3, [sp, #24]
 800fddc:	bfb2      	itee	lt
 800fdde:	2400      	movlt	r4, #0
 800fde0:	2318      	movge	r3, #24
 800fde2:	fb94 f4f3 	sdivge	r4, r4, r3
 800fde6:	f06f 0317 	mvn.w	r3, #23
 800fdea:	fb04 3303 	mla	r3, r4, r3, r3
 800fdee:	eb03 0a02 	add.w	sl, r3, r2
 800fdf2:	9b02      	ldr	r3, [sp, #8]
 800fdf4:	9a06      	ldr	r2, [sp, #24]
 800fdf6:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 80100c8 <__kernel_rem_pio2+0x318>
 800fdfa:	eb03 0802 	add.w	r8, r3, r2
 800fdfe:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800fe00:	1aa7      	subs	r7, r4, r2
 800fe02:	ae22      	add	r6, sp, #136	; 0x88
 800fe04:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800fe08:	2500      	movs	r5, #0
 800fe0a:	4545      	cmp	r5, r8
 800fe0c:	dd13      	ble.n	800fe36 <__kernel_rem_pio2+0x86>
 800fe0e:	9b08      	ldr	r3, [sp, #32]
 800fe10:	ed9f 8bad 	vldr	d8, [pc, #692]	; 80100c8 <__kernel_rem_pio2+0x318>
 800fe14:	aa22      	add	r2, sp, #136	; 0x88
 800fe16:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800fe1a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800fe1e:	f04f 0800 	mov.w	r8, #0
 800fe22:	9b02      	ldr	r3, [sp, #8]
 800fe24:	4598      	cmp	r8, r3
 800fe26:	dc2f      	bgt.n	800fe88 <__kernel_rem_pio2+0xd8>
 800fe28:	ed8d 8b04 	vstr	d8, [sp, #16]
 800fe2c:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800fe30:	462f      	mov	r7, r5
 800fe32:	2600      	movs	r6, #0
 800fe34:	e01b      	b.n	800fe6e <__kernel_rem_pio2+0xbe>
 800fe36:	42ef      	cmn	r7, r5
 800fe38:	d407      	bmi.n	800fe4a <__kernel_rem_pio2+0x9a>
 800fe3a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800fe3e:	f7f0 fb71 	bl	8000524 <__aeabi_i2d>
 800fe42:	e8e6 0102 	strd	r0, r1, [r6], #8
 800fe46:	3501      	adds	r5, #1
 800fe48:	e7df      	b.n	800fe0a <__kernel_rem_pio2+0x5a>
 800fe4a:	ec51 0b18 	vmov	r0, r1, d8
 800fe4e:	e7f8      	b.n	800fe42 <__kernel_rem_pio2+0x92>
 800fe50:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fe54:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800fe58:	f7f0 fbce 	bl	80005f8 <__aeabi_dmul>
 800fe5c:	4602      	mov	r2, r0
 800fe5e:	460b      	mov	r3, r1
 800fe60:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fe64:	f7f0 fa12 	bl	800028c <__adddf3>
 800fe68:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fe6c:	3601      	adds	r6, #1
 800fe6e:	9b06      	ldr	r3, [sp, #24]
 800fe70:	429e      	cmp	r6, r3
 800fe72:	f1a7 0708 	sub.w	r7, r7, #8
 800fe76:	ddeb      	ble.n	800fe50 <__kernel_rem_pio2+0xa0>
 800fe78:	ed9d 7b04 	vldr	d7, [sp, #16]
 800fe7c:	f108 0801 	add.w	r8, r8, #1
 800fe80:	ecab 7b02 	vstmia	fp!, {d7}
 800fe84:	3508      	adds	r5, #8
 800fe86:	e7cc      	b.n	800fe22 <__kernel_rem_pio2+0x72>
 800fe88:	9b02      	ldr	r3, [sp, #8]
 800fe8a:	aa0e      	add	r2, sp, #56	; 0x38
 800fe8c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800fe90:	930d      	str	r3, [sp, #52]	; 0x34
 800fe92:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800fe94:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800fe98:	9c02      	ldr	r4, [sp, #8]
 800fe9a:	930c      	str	r3, [sp, #48]	; 0x30
 800fe9c:	00e3      	lsls	r3, r4, #3
 800fe9e:	930a      	str	r3, [sp, #40]	; 0x28
 800fea0:	ab9a      	add	r3, sp, #616	; 0x268
 800fea2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800fea6:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800feaa:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800feae:	ab72      	add	r3, sp, #456	; 0x1c8
 800feb0:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800feb4:	46c3      	mov	fp, r8
 800feb6:	46a1      	mov	r9, r4
 800feb8:	f1b9 0f00 	cmp.w	r9, #0
 800febc:	f1a5 0508 	sub.w	r5, r5, #8
 800fec0:	dc77      	bgt.n	800ffb2 <__kernel_rem_pio2+0x202>
 800fec2:	ec47 6b10 	vmov	d0, r6, r7
 800fec6:	4650      	mov	r0, sl
 800fec8:	f000 fdae 	bl	8010a28 <scalbn>
 800fecc:	ec57 6b10 	vmov	r6, r7, d0
 800fed0:	2200      	movs	r2, #0
 800fed2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800fed6:	ee10 0a10 	vmov	r0, s0
 800feda:	4639      	mov	r1, r7
 800fedc:	f7f0 fb8c 	bl	80005f8 <__aeabi_dmul>
 800fee0:	ec41 0b10 	vmov	d0, r0, r1
 800fee4:	f000 fd20 	bl	8010928 <floor>
 800fee8:	4b7c      	ldr	r3, [pc, #496]	; (80100dc <__kernel_rem_pio2+0x32c>)
 800feea:	ec51 0b10 	vmov	r0, r1, d0
 800feee:	2200      	movs	r2, #0
 800fef0:	f7f0 fb82 	bl	80005f8 <__aeabi_dmul>
 800fef4:	4602      	mov	r2, r0
 800fef6:	460b      	mov	r3, r1
 800fef8:	4630      	mov	r0, r6
 800fefa:	4639      	mov	r1, r7
 800fefc:	f7f0 f9c4 	bl	8000288 <__aeabi_dsub>
 800ff00:	460f      	mov	r7, r1
 800ff02:	4606      	mov	r6, r0
 800ff04:	f7f0 fe28 	bl	8000b58 <__aeabi_d2iz>
 800ff08:	9004      	str	r0, [sp, #16]
 800ff0a:	f7f0 fb0b 	bl	8000524 <__aeabi_i2d>
 800ff0e:	4602      	mov	r2, r0
 800ff10:	460b      	mov	r3, r1
 800ff12:	4630      	mov	r0, r6
 800ff14:	4639      	mov	r1, r7
 800ff16:	f7f0 f9b7 	bl	8000288 <__aeabi_dsub>
 800ff1a:	f1ba 0f00 	cmp.w	sl, #0
 800ff1e:	4606      	mov	r6, r0
 800ff20:	460f      	mov	r7, r1
 800ff22:	dd6d      	ble.n	8010000 <__kernel_rem_pio2+0x250>
 800ff24:	1e62      	subs	r2, r4, #1
 800ff26:	ab0e      	add	r3, sp, #56	; 0x38
 800ff28:	9d04      	ldr	r5, [sp, #16]
 800ff2a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800ff2e:	f1ca 0118 	rsb	r1, sl, #24
 800ff32:	fa40 f301 	asr.w	r3, r0, r1
 800ff36:	441d      	add	r5, r3
 800ff38:	408b      	lsls	r3, r1
 800ff3a:	1ac0      	subs	r0, r0, r3
 800ff3c:	ab0e      	add	r3, sp, #56	; 0x38
 800ff3e:	9504      	str	r5, [sp, #16]
 800ff40:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800ff44:	f1ca 0317 	rsb	r3, sl, #23
 800ff48:	fa40 fb03 	asr.w	fp, r0, r3
 800ff4c:	f1bb 0f00 	cmp.w	fp, #0
 800ff50:	dd65      	ble.n	801001e <__kernel_rem_pio2+0x26e>
 800ff52:	9b04      	ldr	r3, [sp, #16]
 800ff54:	2200      	movs	r2, #0
 800ff56:	3301      	adds	r3, #1
 800ff58:	9304      	str	r3, [sp, #16]
 800ff5a:	4615      	mov	r5, r2
 800ff5c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800ff60:	4294      	cmp	r4, r2
 800ff62:	f300 809c 	bgt.w	801009e <__kernel_rem_pio2+0x2ee>
 800ff66:	f1ba 0f00 	cmp.w	sl, #0
 800ff6a:	dd07      	ble.n	800ff7c <__kernel_rem_pio2+0x1cc>
 800ff6c:	f1ba 0f01 	cmp.w	sl, #1
 800ff70:	f000 80c0 	beq.w	80100f4 <__kernel_rem_pio2+0x344>
 800ff74:	f1ba 0f02 	cmp.w	sl, #2
 800ff78:	f000 80c6 	beq.w	8010108 <__kernel_rem_pio2+0x358>
 800ff7c:	f1bb 0f02 	cmp.w	fp, #2
 800ff80:	d14d      	bne.n	801001e <__kernel_rem_pio2+0x26e>
 800ff82:	4632      	mov	r2, r6
 800ff84:	463b      	mov	r3, r7
 800ff86:	4956      	ldr	r1, [pc, #344]	; (80100e0 <__kernel_rem_pio2+0x330>)
 800ff88:	2000      	movs	r0, #0
 800ff8a:	f7f0 f97d 	bl	8000288 <__aeabi_dsub>
 800ff8e:	4606      	mov	r6, r0
 800ff90:	460f      	mov	r7, r1
 800ff92:	2d00      	cmp	r5, #0
 800ff94:	d043      	beq.n	801001e <__kernel_rem_pio2+0x26e>
 800ff96:	4650      	mov	r0, sl
 800ff98:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 80100d0 <__kernel_rem_pio2+0x320>
 800ff9c:	f000 fd44 	bl	8010a28 <scalbn>
 800ffa0:	4630      	mov	r0, r6
 800ffa2:	4639      	mov	r1, r7
 800ffa4:	ec53 2b10 	vmov	r2, r3, d0
 800ffa8:	f7f0 f96e 	bl	8000288 <__aeabi_dsub>
 800ffac:	4606      	mov	r6, r0
 800ffae:	460f      	mov	r7, r1
 800ffb0:	e035      	b.n	801001e <__kernel_rem_pio2+0x26e>
 800ffb2:	4b4c      	ldr	r3, [pc, #304]	; (80100e4 <__kernel_rem_pio2+0x334>)
 800ffb4:	2200      	movs	r2, #0
 800ffb6:	4630      	mov	r0, r6
 800ffb8:	4639      	mov	r1, r7
 800ffba:	f7f0 fb1d 	bl	80005f8 <__aeabi_dmul>
 800ffbe:	f7f0 fdcb 	bl	8000b58 <__aeabi_d2iz>
 800ffc2:	f7f0 faaf 	bl	8000524 <__aeabi_i2d>
 800ffc6:	4602      	mov	r2, r0
 800ffc8:	460b      	mov	r3, r1
 800ffca:	ec43 2b18 	vmov	d8, r2, r3
 800ffce:	4b46      	ldr	r3, [pc, #280]	; (80100e8 <__kernel_rem_pio2+0x338>)
 800ffd0:	2200      	movs	r2, #0
 800ffd2:	f7f0 fb11 	bl	80005f8 <__aeabi_dmul>
 800ffd6:	4602      	mov	r2, r0
 800ffd8:	460b      	mov	r3, r1
 800ffda:	4630      	mov	r0, r6
 800ffdc:	4639      	mov	r1, r7
 800ffde:	f7f0 f953 	bl	8000288 <__aeabi_dsub>
 800ffe2:	f7f0 fdb9 	bl	8000b58 <__aeabi_d2iz>
 800ffe6:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ffea:	f84b 0b04 	str.w	r0, [fp], #4
 800ffee:	ec51 0b18 	vmov	r0, r1, d8
 800fff2:	f7f0 f94b 	bl	800028c <__adddf3>
 800fff6:	f109 39ff 	add.w	r9, r9, #4294967295
 800fffa:	4606      	mov	r6, r0
 800fffc:	460f      	mov	r7, r1
 800fffe:	e75b      	b.n	800feb8 <__kernel_rem_pio2+0x108>
 8010000:	d106      	bne.n	8010010 <__kernel_rem_pio2+0x260>
 8010002:	1e63      	subs	r3, r4, #1
 8010004:	aa0e      	add	r2, sp, #56	; 0x38
 8010006:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 801000a:	ea4f 5be0 	mov.w	fp, r0, asr #23
 801000e:	e79d      	b.n	800ff4c <__kernel_rem_pio2+0x19c>
 8010010:	4b36      	ldr	r3, [pc, #216]	; (80100ec <__kernel_rem_pio2+0x33c>)
 8010012:	2200      	movs	r2, #0
 8010014:	f7f0 fd76 	bl	8000b04 <__aeabi_dcmpge>
 8010018:	2800      	cmp	r0, #0
 801001a:	d13d      	bne.n	8010098 <__kernel_rem_pio2+0x2e8>
 801001c:	4683      	mov	fp, r0
 801001e:	2200      	movs	r2, #0
 8010020:	2300      	movs	r3, #0
 8010022:	4630      	mov	r0, r6
 8010024:	4639      	mov	r1, r7
 8010026:	f7f0 fd4f 	bl	8000ac8 <__aeabi_dcmpeq>
 801002a:	2800      	cmp	r0, #0
 801002c:	f000 80c0 	beq.w	80101b0 <__kernel_rem_pio2+0x400>
 8010030:	1e65      	subs	r5, r4, #1
 8010032:	462b      	mov	r3, r5
 8010034:	2200      	movs	r2, #0
 8010036:	9902      	ldr	r1, [sp, #8]
 8010038:	428b      	cmp	r3, r1
 801003a:	da6c      	bge.n	8010116 <__kernel_rem_pio2+0x366>
 801003c:	2a00      	cmp	r2, #0
 801003e:	f000 8089 	beq.w	8010154 <__kernel_rem_pio2+0x3a4>
 8010042:	ab0e      	add	r3, sp, #56	; 0x38
 8010044:	f1aa 0a18 	sub.w	sl, sl, #24
 8010048:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 801004c:	2b00      	cmp	r3, #0
 801004e:	f000 80ad 	beq.w	80101ac <__kernel_rem_pio2+0x3fc>
 8010052:	4650      	mov	r0, sl
 8010054:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80100d0 <__kernel_rem_pio2+0x320>
 8010058:	f000 fce6 	bl	8010a28 <scalbn>
 801005c:	ab9a      	add	r3, sp, #616	; 0x268
 801005e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8010062:	ec57 6b10 	vmov	r6, r7, d0
 8010066:	00ec      	lsls	r4, r5, #3
 8010068:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 801006c:	46aa      	mov	sl, r5
 801006e:	f1ba 0f00 	cmp.w	sl, #0
 8010072:	f280 80d6 	bge.w	8010222 <__kernel_rem_pio2+0x472>
 8010076:	ed9f 8b14 	vldr	d8, [pc, #80]	; 80100c8 <__kernel_rem_pio2+0x318>
 801007a:	462e      	mov	r6, r5
 801007c:	2e00      	cmp	r6, #0
 801007e:	f2c0 8104 	blt.w	801028a <__kernel_rem_pio2+0x4da>
 8010082:	ab72      	add	r3, sp, #456	; 0x1c8
 8010084:	ed8d 8b06 	vstr	d8, [sp, #24]
 8010088:	f8df a064 	ldr.w	sl, [pc, #100]	; 80100f0 <__kernel_rem_pio2+0x340>
 801008c:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8010090:	f04f 0800 	mov.w	r8, #0
 8010094:	1baf      	subs	r7, r5, r6
 8010096:	e0ea      	b.n	801026e <__kernel_rem_pio2+0x4be>
 8010098:	f04f 0b02 	mov.w	fp, #2
 801009c:	e759      	b.n	800ff52 <__kernel_rem_pio2+0x1a2>
 801009e:	f8d8 3000 	ldr.w	r3, [r8]
 80100a2:	b955      	cbnz	r5, 80100ba <__kernel_rem_pio2+0x30a>
 80100a4:	b123      	cbz	r3, 80100b0 <__kernel_rem_pio2+0x300>
 80100a6:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80100aa:	f8c8 3000 	str.w	r3, [r8]
 80100ae:	2301      	movs	r3, #1
 80100b0:	3201      	adds	r2, #1
 80100b2:	f108 0804 	add.w	r8, r8, #4
 80100b6:	461d      	mov	r5, r3
 80100b8:	e752      	b.n	800ff60 <__kernel_rem_pio2+0x1b0>
 80100ba:	1acb      	subs	r3, r1, r3
 80100bc:	f8c8 3000 	str.w	r3, [r8]
 80100c0:	462b      	mov	r3, r5
 80100c2:	e7f5      	b.n	80100b0 <__kernel_rem_pio2+0x300>
 80100c4:	f3af 8000 	nop.w
	...
 80100d4:	3ff00000 	.word	0x3ff00000
 80100d8:	08011590 	.word	0x08011590
 80100dc:	40200000 	.word	0x40200000
 80100e0:	3ff00000 	.word	0x3ff00000
 80100e4:	3e700000 	.word	0x3e700000
 80100e8:	41700000 	.word	0x41700000
 80100ec:	3fe00000 	.word	0x3fe00000
 80100f0:	08011550 	.word	0x08011550
 80100f4:	1e62      	subs	r2, r4, #1
 80100f6:	ab0e      	add	r3, sp, #56	; 0x38
 80100f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80100fc:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8010100:	a90e      	add	r1, sp, #56	; 0x38
 8010102:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8010106:	e739      	b.n	800ff7c <__kernel_rem_pio2+0x1cc>
 8010108:	1e62      	subs	r2, r4, #1
 801010a:	ab0e      	add	r3, sp, #56	; 0x38
 801010c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010110:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8010114:	e7f4      	b.n	8010100 <__kernel_rem_pio2+0x350>
 8010116:	a90e      	add	r1, sp, #56	; 0x38
 8010118:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801011c:	3b01      	subs	r3, #1
 801011e:	430a      	orrs	r2, r1
 8010120:	e789      	b.n	8010036 <__kernel_rem_pio2+0x286>
 8010122:	3301      	adds	r3, #1
 8010124:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8010128:	2900      	cmp	r1, #0
 801012a:	d0fa      	beq.n	8010122 <__kernel_rem_pio2+0x372>
 801012c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801012e:	f502 721a 	add.w	r2, r2, #616	; 0x268
 8010132:	446a      	add	r2, sp
 8010134:	3a98      	subs	r2, #152	; 0x98
 8010136:	920a      	str	r2, [sp, #40]	; 0x28
 8010138:	9a08      	ldr	r2, [sp, #32]
 801013a:	18e3      	adds	r3, r4, r3
 801013c:	18a5      	adds	r5, r4, r2
 801013e:	aa22      	add	r2, sp, #136	; 0x88
 8010140:	f104 0801 	add.w	r8, r4, #1
 8010144:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8010148:	9304      	str	r3, [sp, #16]
 801014a:	9b04      	ldr	r3, [sp, #16]
 801014c:	4543      	cmp	r3, r8
 801014e:	da04      	bge.n	801015a <__kernel_rem_pio2+0x3aa>
 8010150:	461c      	mov	r4, r3
 8010152:	e6a3      	b.n	800fe9c <__kernel_rem_pio2+0xec>
 8010154:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010156:	2301      	movs	r3, #1
 8010158:	e7e4      	b.n	8010124 <__kernel_rem_pio2+0x374>
 801015a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801015c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8010160:	f7f0 f9e0 	bl	8000524 <__aeabi_i2d>
 8010164:	e8e5 0102 	strd	r0, r1, [r5], #8
 8010168:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801016a:	46ab      	mov	fp, r5
 801016c:	461c      	mov	r4, r3
 801016e:	f04f 0900 	mov.w	r9, #0
 8010172:	2600      	movs	r6, #0
 8010174:	2700      	movs	r7, #0
 8010176:	9b06      	ldr	r3, [sp, #24]
 8010178:	4599      	cmp	r9, r3
 801017a:	dd06      	ble.n	801018a <__kernel_rem_pio2+0x3da>
 801017c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801017e:	e8e3 6702 	strd	r6, r7, [r3], #8
 8010182:	f108 0801 	add.w	r8, r8, #1
 8010186:	930a      	str	r3, [sp, #40]	; 0x28
 8010188:	e7df      	b.n	801014a <__kernel_rem_pio2+0x39a>
 801018a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 801018e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8010192:	f7f0 fa31 	bl	80005f8 <__aeabi_dmul>
 8010196:	4602      	mov	r2, r0
 8010198:	460b      	mov	r3, r1
 801019a:	4630      	mov	r0, r6
 801019c:	4639      	mov	r1, r7
 801019e:	f7f0 f875 	bl	800028c <__adddf3>
 80101a2:	f109 0901 	add.w	r9, r9, #1
 80101a6:	4606      	mov	r6, r0
 80101a8:	460f      	mov	r7, r1
 80101aa:	e7e4      	b.n	8010176 <__kernel_rem_pio2+0x3c6>
 80101ac:	3d01      	subs	r5, #1
 80101ae:	e748      	b.n	8010042 <__kernel_rem_pio2+0x292>
 80101b0:	ec47 6b10 	vmov	d0, r6, r7
 80101b4:	f1ca 0000 	rsb	r0, sl, #0
 80101b8:	f000 fc36 	bl	8010a28 <scalbn>
 80101bc:	ec57 6b10 	vmov	r6, r7, d0
 80101c0:	4ba0      	ldr	r3, [pc, #640]	; (8010444 <__kernel_rem_pio2+0x694>)
 80101c2:	ee10 0a10 	vmov	r0, s0
 80101c6:	2200      	movs	r2, #0
 80101c8:	4639      	mov	r1, r7
 80101ca:	f7f0 fc9b 	bl	8000b04 <__aeabi_dcmpge>
 80101ce:	b1f8      	cbz	r0, 8010210 <__kernel_rem_pio2+0x460>
 80101d0:	4b9d      	ldr	r3, [pc, #628]	; (8010448 <__kernel_rem_pio2+0x698>)
 80101d2:	2200      	movs	r2, #0
 80101d4:	4630      	mov	r0, r6
 80101d6:	4639      	mov	r1, r7
 80101d8:	f7f0 fa0e 	bl	80005f8 <__aeabi_dmul>
 80101dc:	f7f0 fcbc 	bl	8000b58 <__aeabi_d2iz>
 80101e0:	4680      	mov	r8, r0
 80101e2:	f7f0 f99f 	bl	8000524 <__aeabi_i2d>
 80101e6:	4b97      	ldr	r3, [pc, #604]	; (8010444 <__kernel_rem_pio2+0x694>)
 80101e8:	2200      	movs	r2, #0
 80101ea:	f7f0 fa05 	bl	80005f8 <__aeabi_dmul>
 80101ee:	460b      	mov	r3, r1
 80101f0:	4602      	mov	r2, r0
 80101f2:	4639      	mov	r1, r7
 80101f4:	4630      	mov	r0, r6
 80101f6:	f7f0 f847 	bl	8000288 <__aeabi_dsub>
 80101fa:	f7f0 fcad 	bl	8000b58 <__aeabi_d2iz>
 80101fe:	1c65      	adds	r5, r4, #1
 8010200:	ab0e      	add	r3, sp, #56	; 0x38
 8010202:	f10a 0a18 	add.w	sl, sl, #24
 8010206:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 801020a:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 801020e:	e720      	b.n	8010052 <__kernel_rem_pio2+0x2a2>
 8010210:	4630      	mov	r0, r6
 8010212:	4639      	mov	r1, r7
 8010214:	f7f0 fca0 	bl	8000b58 <__aeabi_d2iz>
 8010218:	ab0e      	add	r3, sp, #56	; 0x38
 801021a:	4625      	mov	r5, r4
 801021c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8010220:	e717      	b.n	8010052 <__kernel_rem_pio2+0x2a2>
 8010222:	ab0e      	add	r3, sp, #56	; 0x38
 8010224:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8010228:	f7f0 f97c 	bl	8000524 <__aeabi_i2d>
 801022c:	4632      	mov	r2, r6
 801022e:	463b      	mov	r3, r7
 8010230:	f7f0 f9e2 	bl	80005f8 <__aeabi_dmul>
 8010234:	4b84      	ldr	r3, [pc, #528]	; (8010448 <__kernel_rem_pio2+0x698>)
 8010236:	e968 0102 	strd	r0, r1, [r8, #-8]!
 801023a:	2200      	movs	r2, #0
 801023c:	4630      	mov	r0, r6
 801023e:	4639      	mov	r1, r7
 8010240:	f7f0 f9da 	bl	80005f8 <__aeabi_dmul>
 8010244:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010248:	4606      	mov	r6, r0
 801024a:	460f      	mov	r7, r1
 801024c:	e70f      	b.n	801006e <__kernel_rem_pio2+0x2be>
 801024e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8010252:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8010256:	f7f0 f9cf 	bl	80005f8 <__aeabi_dmul>
 801025a:	4602      	mov	r2, r0
 801025c:	460b      	mov	r3, r1
 801025e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010262:	f7f0 f813 	bl	800028c <__adddf3>
 8010266:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801026a:	f108 0801 	add.w	r8, r8, #1
 801026e:	9b02      	ldr	r3, [sp, #8]
 8010270:	4598      	cmp	r8, r3
 8010272:	dc01      	bgt.n	8010278 <__kernel_rem_pio2+0x4c8>
 8010274:	45b8      	cmp	r8, r7
 8010276:	ddea      	ble.n	801024e <__kernel_rem_pio2+0x49e>
 8010278:	ed9d 7b06 	vldr	d7, [sp, #24]
 801027c:	ab4a      	add	r3, sp, #296	; 0x128
 801027e:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8010282:	ed87 7b00 	vstr	d7, [r7]
 8010286:	3e01      	subs	r6, #1
 8010288:	e6f8      	b.n	801007c <__kernel_rem_pio2+0x2cc>
 801028a:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 801028c:	2b02      	cmp	r3, #2
 801028e:	dc0b      	bgt.n	80102a8 <__kernel_rem_pio2+0x4f8>
 8010290:	2b00      	cmp	r3, #0
 8010292:	dc35      	bgt.n	8010300 <__kernel_rem_pio2+0x550>
 8010294:	d059      	beq.n	801034a <__kernel_rem_pio2+0x59a>
 8010296:	9b04      	ldr	r3, [sp, #16]
 8010298:	f003 0007 	and.w	r0, r3, #7
 801029c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 80102a0:	ecbd 8b02 	vpop	{d8}
 80102a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80102a8:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 80102aa:	2b03      	cmp	r3, #3
 80102ac:	d1f3      	bne.n	8010296 <__kernel_rem_pio2+0x4e6>
 80102ae:	ab4a      	add	r3, sp, #296	; 0x128
 80102b0:	4423      	add	r3, r4
 80102b2:	9306      	str	r3, [sp, #24]
 80102b4:	461c      	mov	r4, r3
 80102b6:	469a      	mov	sl, r3
 80102b8:	9502      	str	r5, [sp, #8]
 80102ba:	9b02      	ldr	r3, [sp, #8]
 80102bc:	2b00      	cmp	r3, #0
 80102be:	f1aa 0a08 	sub.w	sl, sl, #8
 80102c2:	dc6b      	bgt.n	801039c <__kernel_rem_pio2+0x5ec>
 80102c4:	46aa      	mov	sl, r5
 80102c6:	f1ba 0f01 	cmp.w	sl, #1
 80102ca:	f1a4 0408 	sub.w	r4, r4, #8
 80102ce:	f300 8085 	bgt.w	80103dc <__kernel_rem_pio2+0x62c>
 80102d2:	9c06      	ldr	r4, [sp, #24]
 80102d4:	2000      	movs	r0, #0
 80102d6:	3408      	adds	r4, #8
 80102d8:	2100      	movs	r1, #0
 80102da:	2d01      	cmp	r5, #1
 80102dc:	f300 809d 	bgt.w	801041a <__kernel_rem_pio2+0x66a>
 80102e0:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 80102e4:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 80102e8:	f1bb 0f00 	cmp.w	fp, #0
 80102ec:	f040 809b 	bne.w	8010426 <__kernel_rem_pio2+0x676>
 80102f0:	9b01      	ldr	r3, [sp, #4]
 80102f2:	e9c3 5600 	strd	r5, r6, [r3]
 80102f6:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80102fa:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80102fe:	e7ca      	b.n	8010296 <__kernel_rem_pio2+0x4e6>
 8010300:	3408      	adds	r4, #8
 8010302:	ab4a      	add	r3, sp, #296	; 0x128
 8010304:	441c      	add	r4, r3
 8010306:	462e      	mov	r6, r5
 8010308:	2000      	movs	r0, #0
 801030a:	2100      	movs	r1, #0
 801030c:	2e00      	cmp	r6, #0
 801030e:	da36      	bge.n	801037e <__kernel_rem_pio2+0x5ce>
 8010310:	f1bb 0f00 	cmp.w	fp, #0
 8010314:	d039      	beq.n	801038a <__kernel_rem_pio2+0x5da>
 8010316:	4602      	mov	r2, r0
 8010318:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801031c:	9c01      	ldr	r4, [sp, #4]
 801031e:	e9c4 2300 	strd	r2, r3, [r4]
 8010322:	4602      	mov	r2, r0
 8010324:	460b      	mov	r3, r1
 8010326:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 801032a:	f7ef ffad 	bl	8000288 <__aeabi_dsub>
 801032e:	ae4c      	add	r6, sp, #304	; 0x130
 8010330:	2401      	movs	r4, #1
 8010332:	42a5      	cmp	r5, r4
 8010334:	da2c      	bge.n	8010390 <__kernel_rem_pio2+0x5e0>
 8010336:	f1bb 0f00 	cmp.w	fp, #0
 801033a:	d002      	beq.n	8010342 <__kernel_rem_pio2+0x592>
 801033c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010340:	4619      	mov	r1, r3
 8010342:	9b01      	ldr	r3, [sp, #4]
 8010344:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8010348:	e7a5      	b.n	8010296 <__kernel_rem_pio2+0x4e6>
 801034a:	f504 731a 	add.w	r3, r4, #616	; 0x268
 801034e:	eb0d 0403 	add.w	r4, sp, r3
 8010352:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8010356:	2000      	movs	r0, #0
 8010358:	2100      	movs	r1, #0
 801035a:	2d00      	cmp	r5, #0
 801035c:	da09      	bge.n	8010372 <__kernel_rem_pio2+0x5c2>
 801035e:	f1bb 0f00 	cmp.w	fp, #0
 8010362:	d002      	beq.n	801036a <__kernel_rem_pio2+0x5ba>
 8010364:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010368:	4619      	mov	r1, r3
 801036a:	9b01      	ldr	r3, [sp, #4]
 801036c:	e9c3 0100 	strd	r0, r1, [r3]
 8010370:	e791      	b.n	8010296 <__kernel_rem_pio2+0x4e6>
 8010372:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8010376:	f7ef ff89 	bl	800028c <__adddf3>
 801037a:	3d01      	subs	r5, #1
 801037c:	e7ed      	b.n	801035a <__kernel_rem_pio2+0x5aa>
 801037e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8010382:	f7ef ff83 	bl	800028c <__adddf3>
 8010386:	3e01      	subs	r6, #1
 8010388:	e7c0      	b.n	801030c <__kernel_rem_pio2+0x55c>
 801038a:	4602      	mov	r2, r0
 801038c:	460b      	mov	r3, r1
 801038e:	e7c5      	b.n	801031c <__kernel_rem_pio2+0x56c>
 8010390:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8010394:	f7ef ff7a 	bl	800028c <__adddf3>
 8010398:	3401      	adds	r4, #1
 801039a:	e7ca      	b.n	8010332 <__kernel_rem_pio2+0x582>
 801039c:	e9da 8900 	ldrd	r8, r9, [sl]
 80103a0:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 80103a4:	9b02      	ldr	r3, [sp, #8]
 80103a6:	3b01      	subs	r3, #1
 80103a8:	9302      	str	r3, [sp, #8]
 80103aa:	4632      	mov	r2, r6
 80103ac:	463b      	mov	r3, r7
 80103ae:	4640      	mov	r0, r8
 80103b0:	4649      	mov	r1, r9
 80103b2:	f7ef ff6b 	bl	800028c <__adddf3>
 80103b6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80103ba:	4602      	mov	r2, r0
 80103bc:	460b      	mov	r3, r1
 80103be:	4640      	mov	r0, r8
 80103c0:	4649      	mov	r1, r9
 80103c2:	f7ef ff61 	bl	8000288 <__aeabi_dsub>
 80103c6:	4632      	mov	r2, r6
 80103c8:	463b      	mov	r3, r7
 80103ca:	f7ef ff5f 	bl	800028c <__adddf3>
 80103ce:	ed9d 7b08 	vldr	d7, [sp, #32]
 80103d2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80103d6:	ed8a 7b00 	vstr	d7, [sl]
 80103da:	e76e      	b.n	80102ba <__kernel_rem_pio2+0x50a>
 80103dc:	e9d4 8900 	ldrd	r8, r9, [r4]
 80103e0:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 80103e4:	4640      	mov	r0, r8
 80103e6:	4632      	mov	r2, r6
 80103e8:	463b      	mov	r3, r7
 80103ea:	4649      	mov	r1, r9
 80103ec:	f7ef ff4e 	bl	800028c <__adddf3>
 80103f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80103f4:	4602      	mov	r2, r0
 80103f6:	460b      	mov	r3, r1
 80103f8:	4640      	mov	r0, r8
 80103fa:	4649      	mov	r1, r9
 80103fc:	f7ef ff44 	bl	8000288 <__aeabi_dsub>
 8010400:	4632      	mov	r2, r6
 8010402:	463b      	mov	r3, r7
 8010404:	f7ef ff42 	bl	800028c <__adddf3>
 8010408:	ed9d 7b02 	vldr	d7, [sp, #8]
 801040c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8010410:	ed84 7b00 	vstr	d7, [r4]
 8010414:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010418:	e755      	b.n	80102c6 <__kernel_rem_pio2+0x516>
 801041a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801041e:	f7ef ff35 	bl	800028c <__adddf3>
 8010422:	3d01      	subs	r5, #1
 8010424:	e759      	b.n	80102da <__kernel_rem_pio2+0x52a>
 8010426:	9b01      	ldr	r3, [sp, #4]
 8010428:	9a01      	ldr	r2, [sp, #4]
 801042a:	601d      	str	r5, [r3, #0]
 801042c:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8010430:	605c      	str	r4, [r3, #4]
 8010432:	609f      	str	r7, [r3, #8]
 8010434:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8010438:	60d3      	str	r3, [r2, #12]
 801043a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801043e:	6110      	str	r0, [r2, #16]
 8010440:	6153      	str	r3, [r2, #20]
 8010442:	e728      	b.n	8010296 <__kernel_rem_pio2+0x4e6>
 8010444:	41700000 	.word	0x41700000
 8010448:	3e700000 	.word	0x3e700000
 801044c:	00000000 	.word	0x00000000

08010450 <__kernel_sin>:
 8010450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010454:	ed2d 8b04 	vpush	{d8-d9}
 8010458:	eeb0 8a41 	vmov.f32	s16, s2
 801045c:	eef0 8a61 	vmov.f32	s17, s3
 8010460:	ec55 4b10 	vmov	r4, r5, d0
 8010464:	b083      	sub	sp, #12
 8010466:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801046a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 801046e:	9001      	str	r0, [sp, #4]
 8010470:	da06      	bge.n	8010480 <__kernel_sin+0x30>
 8010472:	ee10 0a10 	vmov	r0, s0
 8010476:	4629      	mov	r1, r5
 8010478:	f7f0 fb6e 	bl	8000b58 <__aeabi_d2iz>
 801047c:	2800      	cmp	r0, #0
 801047e:	d051      	beq.n	8010524 <__kernel_sin+0xd4>
 8010480:	4622      	mov	r2, r4
 8010482:	462b      	mov	r3, r5
 8010484:	4620      	mov	r0, r4
 8010486:	4629      	mov	r1, r5
 8010488:	f7f0 f8b6 	bl	80005f8 <__aeabi_dmul>
 801048c:	4682      	mov	sl, r0
 801048e:	468b      	mov	fp, r1
 8010490:	4602      	mov	r2, r0
 8010492:	460b      	mov	r3, r1
 8010494:	4620      	mov	r0, r4
 8010496:	4629      	mov	r1, r5
 8010498:	f7f0 f8ae 	bl	80005f8 <__aeabi_dmul>
 801049c:	a341      	add	r3, pc, #260	; (adr r3, 80105a4 <__kernel_sin+0x154>)
 801049e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104a2:	4680      	mov	r8, r0
 80104a4:	4689      	mov	r9, r1
 80104a6:	4650      	mov	r0, sl
 80104a8:	4659      	mov	r1, fp
 80104aa:	f7f0 f8a5 	bl	80005f8 <__aeabi_dmul>
 80104ae:	a33f      	add	r3, pc, #252	; (adr r3, 80105ac <__kernel_sin+0x15c>)
 80104b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104b4:	f7ef fee8 	bl	8000288 <__aeabi_dsub>
 80104b8:	4652      	mov	r2, sl
 80104ba:	465b      	mov	r3, fp
 80104bc:	f7f0 f89c 	bl	80005f8 <__aeabi_dmul>
 80104c0:	a33c      	add	r3, pc, #240	; (adr r3, 80105b4 <__kernel_sin+0x164>)
 80104c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104c6:	f7ef fee1 	bl	800028c <__adddf3>
 80104ca:	4652      	mov	r2, sl
 80104cc:	465b      	mov	r3, fp
 80104ce:	f7f0 f893 	bl	80005f8 <__aeabi_dmul>
 80104d2:	a33a      	add	r3, pc, #232	; (adr r3, 80105bc <__kernel_sin+0x16c>)
 80104d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104d8:	f7ef fed6 	bl	8000288 <__aeabi_dsub>
 80104dc:	4652      	mov	r2, sl
 80104de:	465b      	mov	r3, fp
 80104e0:	f7f0 f88a 	bl	80005f8 <__aeabi_dmul>
 80104e4:	a337      	add	r3, pc, #220	; (adr r3, 80105c4 <__kernel_sin+0x174>)
 80104e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104ea:	f7ef fecf 	bl	800028c <__adddf3>
 80104ee:	9b01      	ldr	r3, [sp, #4]
 80104f0:	4606      	mov	r6, r0
 80104f2:	460f      	mov	r7, r1
 80104f4:	b9eb      	cbnz	r3, 8010532 <__kernel_sin+0xe2>
 80104f6:	4602      	mov	r2, r0
 80104f8:	460b      	mov	r3, r1
 80104fa:	4650      	mov	r0, sl
 80104fc:	4659      	mov	r1, fp
 80104fe:	f7f0 f87b 	bl	80005f8 <__aeabi_dmul>
 8010502:	a325      	add	r3, pc, #148	; (adr r3, 8010598 <__kernel_sin+0x148>)
 8010504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010508:	f7ef febe 	bl	8000288 <__aeabi_dsub>
 801050c:	4642      	mov	r2, r8
 801050e:	464b      	mov	r3, r9
 8010510:	f7f0 f872 	bl	80005f8 <__aeabi_dmul>
 8010514:	4602      	mov	r2, r0
 8010516:	460b      	mov	r3, r1
 8010518:	4620      	mov	r0, r4
 801051a:	4629      	mov	r1, r5
 801051c:	f7ef feb6 	bl	800028c <__adddf3>
 8010520:	4604      	mov	r4, r0
 8010522:	460d      	mov	r5, r1
 8010524:	ec45 4b10 	vmov	d0, r4, r5
 8010528:	b003      	add	sp, #12
 801052a:	ecbd 8b04 	vpop	{d8-d9}
 801052e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010532:	4b1b      	ldr	r3, [pc, #108]	; (80105a0 <__kernel_sin+0x150>)
 8010534:	ec51 0b18 	vmov	r0, r1, d8
 8010538:	2200      	movs	r2, #0
 801053a:	f7f0 f85d 	bl	80005f8 <__aeabi_dmul>
 801053e:	4632      	mov	r2, r6
 8010540:	ec41 0b19 	vmov	d9, r0, r1
 8010544:	463b      	mov	r3, r7
 8010546:	4640      	mov	r0, r8
 8010548:	4649      	mov	r1, r9
 801054a:	f7f0 f855 	bl	80005f8 <__aeabi_dmul>
 801054e:	4602      	mov	r2, r0
 8010550:	460b      	mov	r3, r1
 8010552:	ec51 0b19 	vmov	r0, r1, d9
 8010556:	f7ef fe97 	bl	8000288 <__aeabi_dsub>
 801055a:	4652      	mov	r2, sl
 801055c:	465b      	mov	r3, fp
 801055e:	f7f0 f84b 	bl	80005f8 <__aeabi_dmul>
 8010562:	ec53 2b18 	vmov	r2, r3, d8
 8010566:	f7ef fe8f 	bl	8000288 <__aeabi_dsub>
 801056a:	a30b      	add	r3, pc, #44	; (adr r3, 8010598 <__kernel_sin+0x148>)
 801056c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010570:	4606      	mov	r6, r0
 8010572:	460f      	mov	r7, r1
 8010574:	4640      	mov	r0, r8
 8010576:	4649      	mov	r1, r9
 8010578:	f7f0 f83e 	bl	80005f8 <__aeabi_dmul>
 801057c:	4602      	mov	r2, r0
 801057e:	460b      	mov	r3, r1
 8010580:	4630      	mov	r0, r6
 8010582:	4639      	mov	r1, r7
 8010584:	f7ef fe82 	bl	800028c <__adddf3>
 8010588:	4602      	mov	r2, r0
 801058a:	460b      	mov	r3, r1
 801058c:	4620      	mov	r0, r4
 801058e:	4629      	mov	r1, r5
 8010590:	f7ef fe7a 	bl	8000288 <__aeabi_dsub>
 8010594:	e7c4      	b.n	8010520 <__kernel_sin+0xd0>
 8010596:	bf00      	nop
 8010598:	55555549 	.word	0x55555549
 801059c:	3fc55555 	.word	0x3fc55555
 80105a0:	3fe00000 	.word	0x3fe00000
 80105a4:	5acfd57c 	.word	0x5acfd57c
 80105a8:	3de5d93a 	.word	0x3de5d93a
 80105ac:	8a2b9ceb 	.word	0x8a2b9ceb
 80105b0:	3e5ae5e6 	.word	0x3e5ae5e6
 80105b4:	57b1fe7d 	.word	0x57b1fe7d
 80105b8:	3ec71de3 	.word	0x3ec71de3
 80105bc:	19c161d5 	.word	0x19c161d5
 80105c0:	3f2a01a0 	.word	0x3f2a01a0
 80105c4:	1110f8a6 	.word	0x1110f8a6
 80105c8:	3f811111 	.word	0x3f811111
 80105cc:	00000000 	.word	0x00000000

080105d0 <atan>:
 80105d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105d4:	ec55 4b10 	vmov	r4, r5, d0
 80105d8:	4bc3      	ldr	r3, [pc, #780]	; (80108e8 <atan+0x318>)
 80105da:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80105de:	429e      	cmp	r6, r3
 80105e0:	46ab      	mov	fp, r5
 80105e2:	dd18      	ble.n	8010616 <atan+0x46>
 80105e4:	4bc1      	ldr	r3, [pc, #772]	; (80108ec <atan+0x31c>)
 80105e6:	429e      	cmp	r6, r3
 80105e8:	dc01      	bgt.n	80105ee <atan+0x1e>
 80105ea:	d109      	bne.n	8010600 <atan+0x30>
 80105ec:	b144      	cbz	r4, 8010600 <atan+0x30>
 80105ee:	4622      	mov	r2, r4
 80105f0:	462b      	mov	r3, r5
 80105f2:	4620      	mov	r0, r4
 80105f4:	4629      	mov	r1, r5
 80105f6:	f7ef fe49 	bl	800028c <__adddf3>
 80105fa:	4604      	mov	r4, r0
 80105fc:	460d      	mov	r5, r1
 80105fe:	e006      	b.n	801060e <atan+0x3e>
 8010600:	f1bb 0f00 	cmp.w	fp, #0
 8010604:	f300 8131 	bgt.w	801086a <atan+0x29a>
 8010608:	a59b      	add	r5, pc, #620	; (adr r5, 8010878 <atan+0x2a8>)
 801060a:	e9d5 4500 	ldrd	r4, r5, [r5]
 801060e:	ec45 4b10 	vmov	d0, r4, r5
 8010612:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010616:	4bb6      	ldr	r3, [pc, #728]	; (80108f0 <atan+0x320>)
 8010618:	429e      	cmp	r6, r3
 801061a:	dc14      	bgt.n	8010646 <atan+0x76>
 801061c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8010620:	429e      	cmp	r6, r3
 8010622:	dc0d      	bgt.n	8010640 <atan+0x70>
 8010624:	a396      	add	r3, pc, #600	; (adr r3, 8010880 <atan+0x2b0>)
 8010626:	e9d3 2300 	ldrd	r2, r3, [r3]
 801062a:	ee10 0a10 	vmov	r0, s0
 801062e:	4629      	mov	r1, r5
 8010630:	f7ef fe2c 	bl	800028c <__adddf3>
 8010634:	4baf      	ldr	r3, [pc, #700]	; (80108f4 <atan+0x324>)
 8010636:	2200      	movs	r2, #0
 8010638:	f7f0 fa6e 	bl	8000b18 <__aeabi_dcmpgt>
 801063c:	2800      	cmp	r0, #0
 801063e:	d1e6      	bne.n	801060e <atan+0x3e>
 8010640:	f04f 3aff 	mov.w	sl, #4294967295
 8010644:	e02b      	b.n	801069e <atan+0xce>
 8010646:	f000 f963 	bl	8010910 <fabs>
 801064a:	4bab      	ldr	r3, [pc, #684]	; (80108f8 <atan+0x328>)
 801064c:	429e      	cmp	r6, r3
 801064e:	ec55 4b10 	vmov	r4, r5, d0
 8010652:	f300 80bf 	bgt.w	80107d4 <atan+0x204>
 8010656:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 801065a:	429e      	cmp	r6, r3
 801065c:	f300 80a0 	bgt.w	80107a0 <atan+0x1d0>
 8010660:	ee10 2a10 	vmov	r2, s0
 8010664:	ee10 0a10 	vmov	r0, s0
 8010668:	462b      	mov	r3, r5
 801066a:	4629      	mov	r1, r5
 801066c:	f7ef fe0e 	bl	800028c <__adddf3>
 8010670:	4ba0      	ldr	r3, [pc, #640]	; (80108f4 <atan+0x324>)
 8010672:	2200      	movs	r2, #0
 8010674:	f7ef fe08 	bl	8000288 <__aeabi_dsub>
 8010678:	2200      	movs	r2, #0
 801067a:	4606      	mov	r6, r0
 801067c:	460f      	mov	r7, r1
 801067e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010682:	4620      	mov	r0, r4
 8010684:	4629      	mov	r1, r5
 8010686:	f7ef fe01 	bl	800028c <__adddf3>
 801068a:	4602      	mov	r2, r0
 801068c:	460b      	mov	r3, r1
 801068e:	4630      	mov	r0, r6
 8010690:	4639      	mov	r1, r7
 8010692:	f7f0 f8db 	bl	800084c <__aeabi_ddiv>
 8010696:	f04f 0a00 	mov.w	sl, #0
 801069a:	4604      	mov	r4, r0
 801069c:	460d      	mov	r5, r1
 801069e:	4622      	mov	r2, r4
 80106a0:	462b      	mov	r3, r5
 80106a2:	4620      	mov	r0, r4
 80106a4:	4629      	mov	r1, r5
 80106a6:	f7ef ffa7 	bl	80005f8 <__aeabi_dmul>
 80106aa:	4602      	mov	r2, r0
 80106ac:	460b      	mov	r3, r1
 80106ae:	4680      	mov	r8, r0
 80106b0:	4689      	mov	r9, r1
 80106b2:	f7ef ffa1 	bl	80005f8 <__aeabi_dmul>
 80106b6:	a374      	add	r3, pc, #464	; (adr r3, 8010888 <atan+0x2b8>)
 80106b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106bc:	4606      	mov	r6, r0
 80106be:	460f      	mov	r7, r1
 80106c0:	f7ef ff9a 	bl	80005f8 <__aeabi_dmul>
 80106c4:	a372      	add	r3, pc, #456	; (adr r3, 8010890 <atan+0x2c0>)
 80106c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106ca:	f7ef fddf 	bl	800028c <__adddf3>
 80106ce:	4632      	mov	r2, r6
 80106d0:	463b      	mov	r3, r7
 80106d2:	f7ef ff91 	bl	80005f8 <__aeabi_dmul>
 80106d6:	a370      	add	r3, pc, #448	; (adr r3, 8010898 <atan+0x2c8>)
 80106d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106dc:	f7ef fdd6 	bl	800028c <__adddf3>
 80106e0:	4632      	mov	r2, r6
 80106e2:	463b      	mov	r3, r7
 80106e4:	f7ef ff88 	bl	80005f8 <__aeabi_dmul>
 80106e8:	a36d      	add	r3, pc, #436	; (adr r3, 80108a0 <atan+0x2d0>)
 80106ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106ee:	f7ef fdcd 	bl	800028c <__adddf3>
 80106f2:	4632      	mov	r2, r6
 80106f4:	463b      	mov	r3, r7
 80106f6:	f7ef ff7f 	bl	80005f8 <__aeabi_dmul>
 80106fa:	a36b      	add	r3, pc, #428	; (adr r3, 80108a8 <atan+0x2d8>)
 80106fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010700:	f7ef fdc4 	bl	800028c <__adddf3>
 8010704:	4632      	mov	r2, r6
 8010706:	463b      	mov	r3, r7
 8010708:	f7ef ff76 	bl	80005f8 <__aeabi_dmul>
 801070c:	a368      	add	r3, pc, #416	; (adr r3, 80108b0 <atan+0x2e0>)
 801070e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010712:	f7ef fdbb 	bl	800028c <__adddf3>
 8010716:	4642      	mov	r2, r8
 8010718:	464b      	mov	r3, r9
 801071a:	f7ef ff6d 	bl	80005f8 <__aeabi_dmul>
 801071e:	a366      	add	r3, pc, #408	; (adr r3, 80108b8 <atan+0x2e8>)
 8010720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010724:	4680      	mov	r8, r0
 8010726:	4689      	mov	r9, r1
 8010728:	4630      	mov	r0, r6
 801072a:	4639      	mov	r1, r7
 801072c:	f7ef ff64 	bl	80005f8 <__aeabi_dmul>
 8010730:	a363      	add	r3, pc, #396	; (adr r3, 80108c0 <atan+0x2f0>)
 8010732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010736:	f7ef fda7 	bl	8000288 <__aeabi_dsub>
 801073a:	4632      	mov	r2, r6
 801073c:	463b      	mov	r3, r7
 801073e:	f7ef ff5b 	bl	80005f8 <__aeabi_dmul>
 8010742:	a361      	add	r3, pc, #388	; (adr r3, 80108c8 <atan+0x2f8>)
 8010744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010748:	f7ef fd9e 	bl	8000288 <__aeabi_dsub>
 801074c:	4632      	mov	r2, r6
 801074e:	463b      	mov	r3, r7
 8010750:	f7ef ff52 	bl	80005f8 <__aeabi_dmul>
 8010754:	a35e      	add	r3, pc, #376	; (adr r3, 80108d0 <atan+0x300>)
 8010756:	e9d3 2300 	ldrd	r2, r3, [r3]
 801075a:	f7ef fd95 	bl	8000288 <__aeabi_dsub>
 801075e:	4632      	mov	r2, r6
 8010760:	463b      	mov	r3, r7
 8010762:	f7ef ff49 	bl	80005f8 <__aeabi_dmul>
 8010766:	a35c      	add	r3, pc, #368	; (adr r3, 80108d8 <atan+0x308>)
 8010768:	e9d3 2300 	ldrd	r2, r3, [r3]
 801076c:	f7ef fd8c 	bl	8000288 <__aeabi_dsub>
 8010770:	4632      	mov	r2, r6
 8010772:	463b      	mov	r3, r7
 8010774:	f7ef ff40 	bl	80005f8 <__aeabi_dmul>
 8010778:	4602      	mov	r2, r0
 801077a:	460b      	mov	r3, r1
 801077c:	4640      	mov	r0, r8
 801077e:	4649      	mov	r1, r9
 8010780:	f7ef fd84 	bl	800028c <__adddf3>
 8010784:	4622      	mov	r2, r4
 8010786:	462b      	mov	r3, r5
 8010788:	f7ef ff36 	bl	80005f8 <__aeabi_dmul>
 801078c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8010790:	4602      	mov	r2, r0
 8010792:	460b      	mov	r3, r1
 8010794:	d14b      	bne.n	801082e <atan+0x25e>
 8010796:	4620      	mov	r0, r4
 8010798:	4629      	mov	r1, r5
 801079a:	f7ef fd75 	bl	8000288 <__aeabi_dsub>
 801079e:	e72c      	b.n	80105fa <atan+0x2a>
 80107a0:	ee10 0a10 	vmov	r0, s0
 80107a4:	4b53      	ldr	r3, [pc, #332]	; (80108f4 <atan+0x324>)
 80107a6:	2200      	movs	r2, #0
 80107a8:	4629      	mov	r1, r5
 80107aa:	f7ef fd6d 	bl	8000288 <__aeabi_dsub>
 80107ae:	4b51      	ldr	r3, [pc, #324]	; (80108f4 <atan+0x324>)
 80107b0:	4606      	mov	r6, r0
 80107b2:	460f      	mov	r7, r1
 80107b4:	2200      	movs	r2, #0
 80107b6:	4620      	mov	r0, r4
 80107b8:	4629      	mov	r1, r5
 80107ba:	f7ef fd67 	bl	800028c <__adddf3>
 80107be:	4602      	mov	r2, r0
 80107c0:	460b      	mov	r3, r1
 80107c2:	4630      	mov	r0, r6
 80107c4:	4639      	mov	r1, r7
 80107c6:	f7f0 f841 	bl	800084c <__aeabi_ddiv>
 80107ca:	f04f 0a01 	mov.w	sl, #1
 80107ce:	4604      	mov	r4, r0
 80107d0:	460d      	mov	r5, r1
 80107d2:	e764      	b.n	801069e <atan+0xce>
 80107d4:	4b49      	ldr	r3, [pc, #292]	; (80108fc <atan+0x32c>)
 80107d6:	429e      	cmp	r6, r3
 80107d8:	da1d      	bge.n	8010816 <atan+0x246>
 80107da:	ee10 0a10 	vmov	r0, s0
 80107de:	4b48      	ldr	r3, [pc, #288]	; (8010900 <atan+0x330>)
 80107e0:	2200      	movs	r2, #0
 80107e2:	4629      	mov	r1, r5
 80107e4:	f7ef fd50 	bl	8000288 <__aeabi_dsub>
 80107e8:	4b45      	ldr	r3, [pc, #276]	; (8010900 <atan+0x330>)
 80107ea:	4606      	mov	r6, r0
 80107ec:	460f      	mov	r7, r1
 80107ee:	2200      	movs	r2, #0
 80107f0:	4620      	mov	r0, r4
 80107f2:	4629      	mov	r1, r5
 80107f4:	f7ef ff00 	bl	80005f8 <__aeabi_dmul>
 80107f8:	4b3e      	ldr	r3, [pc, #248]	; (80108f4 <atan+0x324>)
 80107fa:	2200      	movs	r2, #0
 80107fc:	f7ef fd46 	bl	800028c <__adddf3>
 8010800:	4602      	mov	r2, r0
 8010802:	460b      	mov	r3, r1
 8010804:	4630      	mov	r0, r6
 8010806:	4639      	mov	r1, r7
 8010808:	f7f0 f820 	bl	800084c <__aeabi_ddiv>
 801080c:	f04f 0a02 	mov.w	sl, #2
 8010810:	4604      	mov	r4, r0
 8010812:	460d      	mov	r5, r1
 8010814:	e743      	b.n	801069e <atan+0xce>
 8010816:	462b      	mov	r3, r5
 8010818:	ee10 2a10 	vmov	r2, s0
 801081c:	4939      	ldr	r1, [pc, #228]	; (8010904 <atan+0x334>)
 801081e:	2000      	movs	r0, #0
 8010820:	f7f0 f814 	bl	800084c <__aeabi_ddiv>
 8010824:	f04f 0a03 	mov.w	sl, #3
 8010828:	4604      	mov	r4, r0
 801082a:	460d      	mov	r5, r1
 801082c:	e737      	b.n	801069e <atan+0xce>
 801082e:	4b36      	ldr	r3, [pc, #216]	; (8010908 <atan+0x338>)
 8010830:	4e36      	ldr	r6, [pc, #216]	; (801090c <atan+0x33c>)
 8010832:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8010836:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 801083a:	e9da 2300 	ldrd	r2, r3, [sl]
 801083e:	f7ef fd23 	bl	8000288 <__aeabi_dsub>
 8010842:	4622      	mov	r2, r4
 8010844:	462b      	mov	r3, r5
 8010846:	f7ef fd1f 	bl	8000288 <__aeabi_dsub>
 801084a:	4602      	mov	r2, r0
 801084c:	460b      	mov	r3, r1
 801084e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8010852:	f7ef fd19 	bl	8000288 <__aeabi_dsub>
 8010856:	f1bb 0f00 	cmp.w	fp, #0
 801085a:	4604      	mov	r4, r0
 801085c:	460d      	mov	r5, r1
 801085e:	f6bf aed6 	bge.w	801060e <atan+0x3e>
 8010862:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010866:	461d      	mov	r5, r3
 8010868:	e6d1      	b.n	801060e <atan+0x3e>
 801086a:	a51d      	add	r5, pc, #116	; (adr r5, 80108e0 <atan+0x310>)
 801086c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010870:	e6cd      	b.n	801060e <atan+0x3e>
 8010872:	bf00      	nop
 8010874:	f3af 8000 	nop.w
 8010878:	54442d18 	.word	0x54442d18
 801087c:	bff921fb 	.word	0xbff921fb
 8010880:	8800759c 	.word	0x8800759c
 8010884:	7e37e43c 	.word	0x7e37e43c
 8010888:	e322da11 	.word	0xe322da11
 801088c:	3f90ad3a 	.word	0x3f90ad3a
 8010890:	24760deb 	.word	0x24760deb
 8010894:	3fa97b4b 	.word	0x3fa97b4b
 8010898:	a0d03d51 	.word	0xa0d03d51
 801089c:	3fb10d66 	.word	0x3fb10d66
 80108a0:	c54c206e 	.word	0xc54c206e
 80108a4:	3fb745cd 	.word	0x3fb745cd
 80108a8:	920083ff 	.word	0x920083ff
 80108ac:	3fc24924 	.word	0x3fc24924
 80108b0:	5555550d 	.word	0x5555550d
 80108b4:	3fd55555 	.word	0x3fd55555
 80108b8:	2c6a6c2f 	.word	0x2c6a6c2f
 80108bc:	bfa2b444 	.word	0xbfa2b444
 80108c0:	52defd9a 	.word	0x52defd9a
 80108c4:	3fadde2d 	.word	0x3fadde2d
 80108c8:	af749a6d 	.word	0xaf749a6d
 80108cc:	3fb3b0f2 	.word	0x3fb3b0f2
 80108d0:	fe231671 	.word	0xfe231671
 80108d4:	3fbc71c6 	.word	0x3fbc71c6
 80108d8:	9998ebc4 	.word	0x9998ebc4
 80108dc:	3fc99999 	.word	0x3fc99999
 80108e0:	54442d18 	.word	0x54442d18
 80108e4:	3ff921fb 	.word	0x3ff921fb
 80108e8:	440fffff 	.word	0x440fffff
 80108ec:	7ff00000 	.word	0x7ff00000
 80108f0:	3fdbffff 	.word	0x3fdbffff
 80108f4:	3ff00000 	.word	0x3ff00000
 80108f8:	3ff2ffff 	.word	0x3ff2ffff
 80108fc:	40038000 	.word	0x40038000
 8010900:	3ff80000 	.word	0x3ff80000
 8010904:	bff00000 	.word	0xbff00000
 8010908:	080115c0 	.word	0x080115c0
 801090c:	080115a0 	.word	0x080115a0

08010910 <fabs>:
 8010910:	ec51 0b10 	vmov	r0, r1, d0
 8010914:	ee10 2a10 	vmov	r2, s0
 8010918:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801091c:	ec43 2b10 	vmov	d0, r2, r3
 8010920:	4770      	bx	lr
 8010922:	0000      	movs	r0, r0
 8010924:	0000      	movs	r0, r0
	...

08010928 <floor>:
 8010928:	ec51 0b10 	vmov	r0, r1, d0
 801092c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010930:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8010934:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8010938:	2e13      	cmp	r6, #19
 801093a:	ee10 5a10 	vmov	r5, s0
 801093e:	ee10 8a10 	vmov	r8, s0
 8010942:	460c      	mov	r4, r1
 8010944:	dc32      	bgt.n	80109ac <floor+0x84>
 8010946:	2e00      	cmp	r6, #0
 8010948:	da14      	bge.n	8010974 <floor+0x4c>
 801094a:	a333      	add	r3, pc, #204	; (adr r3, 8010a18 <floor+0xf0>)
 801094c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010950:	f7ef fc9c 	bl	800028c <__adddf3>
 8010954:	2200      	movs	r2, #0
 8010956:	2300      	movs	r3, #0
 8010958:	f7f0 f8de 	bl	8000b18 <__aeabi_dcmpgt>
 801095c:	b138      	cbz	r0, 801096e <floor+0x46>
 801095e:	2c00      	cmp	r4, #0
 8010960:	da57      	bge.n	8010a12 <floor+0xea>
 8010962:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8010966:	431d      	orrs	r5, r3
 8010968:	d001      	beq.n	801096e <floor+0x46>
 801096a:	4c2d      	ldr	r4, [pc, #180]	; (8010a20 <floor+0xf8>)
 801096c:	2500      	movs	r5, #0
 801096e:	4621      	mov	r1, r4
 8010970:	4628      	mov	r0, r5
 8010972:	e025      	b.n	80109c0 <floor+0x98>
 8010974:	4f2b      	ldr	r7, [pc, #172]	; (8010a24 <floor+0xfc>)
 8010976:	4137      	asrs	r7, r6
 8010978:	ea01 0307 	and.w	r3, r1, r7
 801097c:	4303      	orrs	r3, r0
 801097e:	d01f      	beq.n	80109c0 <floor+0x98>
 8010980:	a325      	add	r3, pc, #148	; (adr r3, 8010a18 <floor+0xf0>)
 8010982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010986:	f7ef fc81 	bl	800028c <__adddf3>
 801098a:	2200      	movs	r2, #0
 801098c:	2300      	movs	r3, #0
 801098e:	f7f0 f8c3 	bl	8000b18 <__aeabi_dcmpgt>
 8010992:	2800      	cmp	r0, #0
 8010994:	d0eb      	beq.n	801096e <floor+0x46>
 8010996:	2c00      	cmp	r4, #0
 8010998:	bfbe      	ittt	lt
 801099a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 801099e:	fa43 f606 	asrlt.w	r6, r3, r6
 80109a2:	19a4      	addlt	r4, r4, r6
 80109a4:	ea24 0407 	bic.w	r4, r4, r7
 80109a8:	2500      	movs	r5, #0
 80109aa:	e7e0      	b.n	801096e <floor+0x46>
 80109ac:	2e33      	cmp	r6, #51	; 0x33
 80109ae:	dd0b      	ble.n	80109c8 <floor+0xa0>
 80109b0:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80109b4:	d104      	bne.n	80109c0 <floor+0x98>
 80109b6:	ee10 2a10 	vmov	r2, s0
 80109ba:	460b      	mov	r3, r1
 80109bc:	f7ef fc66 	bl	800028c <__adddf3>
 80109c0:	ec41 0b10 	vmov	d0, r0, r1
 80109c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80109c8:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80109cc:	f04f 33ff 	mov.w	r3, #4294967295
 80109d0:	fa23 f707 	lsr.w	r7, r3, r7
 80109d4:	4207      	tst	r7, r0
 80109d6:	d0f3      	beq.n	80109c0 <floor+0x98>
 80109d8:	a30f      	add	r3, pc, #60	; (adr r3, 8010a18 <floor+0xf0>)
 80109da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109de:	f7ef fc55 	bl	800028c <__adddf3>
 80109e2:	2200      	movs	r2, #0
 80109e4:	2300      	movs	r3, #0
 80109e6:	f7f0 f897 	bl	8000b18 <__aeabi_dcmpgt>
 80109ea:	2800      	cmp	r0, #0
 80109ec:	d0bf      	beq.n	801096e <floor+0x46>
 80109ee:	2c00      	cmp	r4, #0
 80109f0:	da02      	bge.n	80109f8 <floor+0xd0>
 80109f2:	2e14      	cmp	r6, #20
 80109f4:	d103      	bne.n	80109fe <floor+0xd6>
 80109f6:	3401      	adds	r4, #1
 80109f8:	ea25 0507 	bic.w	r5, r5, r7
 80109fc:	e7b7      	b.n	801096e <floor+0x46>
 80109fe:	2301      	movs	r3, #1
 8010a00:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8010a04:	fa03 f606 	lsl.w	r6, r3, r6
 8010a08:	4435      	add	r5, r6
 8010a0a:	4545      	cmp	r5, r8
 8010a0c:	bf38      	it	cc
 8010a0e:	18e4      	addcc	r4, r4, r3
 8010a10:	e7f2      	b.n	80109f8 <floor+0xd0>
 8010a12:	2500      	movs	r5, #0
 8010a14:	462c      	mov	r4, r5
 8010a16:	e7aa      	b.n	801096e <floor+0x46>
 8010a18:	8800759c 	.word	0x8800759c
 8010a1c:	7e37e43c 	.word	0x7e37e43c
 8010a20:	bff00000 	.word	0xbff00000
 8010a24:	000fffff 	.word	0x000fffff

08010a28 <scalbn>:
 8010a28:	b570      	push	{r4, r5, r6, lr}
 8010a2a:	ec55 4b10 	vmov	r4, r5, d0
 8010a2e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8010a32:	4606      	mov	r6, r0
 8010a34:	462b      	mov	r3, r5
 8010a36:	b99a      	cbnz	r2, 8010a60 <scalbn+0x38>
 8010a38:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8010a3c:	4323      	orrs	r3, r4
 8010a3e:	d036      	beq.n	8010aae <scalbn+0x86>
 8010a40:	4b39      	ldr	r3, [pc, #228]	; (8010b28 <scalbn+0x100>)
 8010a42:	4629      	mov	r1, r5
 8010a44:	ee10 0a10 	vmov	r0, s0
 8010a48:	2200      	movs	r2, #0
 8010a4a:	f7ef fdd5 	bl	80005f8 <__aeabi_dmul>
 8010a4e:	4b37      	ldr	r3, [pc, #220]	; (8010b2c <scalbn+0x104>)
 8010a50:	429e      	cmp	r6, r3
 8010a52:	4604      	mov	r4, r0
 8010a54:	460d      	mov	r5, r1
 8010a56:	da10      	bge.n	8010a7a <scalbn+0x52>
 8010a58:	a32b      	add	r3, pc, #172	; (adr r3, 8010b08 <scalbn+0xe0>)
 8010a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a5e:	e03a      	b.n	8010ad6 <scalbn+0xae>
 8010a60:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8010a64:	428a      	cmp	r2, r1
 8010a66:	d10c      	bne.n	8010a82 <scalbn+0x5a>
 8010a68:	ee10 2a10 	vmov	r2, s0
 8010a6c:	4620      	mov	r0, r4
 8010a6e:	4629      	mov	r1, r5
 8010a70:	f7ef fc0c 	bl	800028c <__adddf3>
 8010a74:	4604      	mov	r4, r0
 8010a76:	460d      	mov	r5, r1
 8010a78:	e019      	b.n	8010aae <scalbn+0x86>
 8010a7a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8010a7e:	460b      	mov	r3, r1
 8010a80:	3a36      	subs	r2, #54	; 0x36
 8010a82:	4432      	add	r2, r6
 8010a84:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8010a88:	428a      	cmp	r2, r1
 8010a8a:	dd08      	ble.n	8010a9e <scalbn+0x76>
 8010a8c:	2d00      	cmp	r5, #0
 8010a8e:	a120      	add	r1, pc, #128	; (adr r1, 8010b10 <scalbn+0xe8>)
 8010a90:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010a94:	da1c      	bge.n	8010ad0 <scalbn+0xa8>
 8010a96:	a120      	add	r1, pc, #128	; (adr r1, 8010b18 <scalbn+0xf0>)
 8010a98:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010a9c:	e018      	b.n	8010ad0 <scalbn+0xa8>
 8010a9e:	2a00      	cmp	r2, #0
 8010aa0:	dd08      	ble.n	8010ab4 <scalbn+0x8c>
 8010aa2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010aa6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010aaa:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010aae:	ec45 4b10 	vmov	d0, r4, r5
 8010ab2:	bd70      	pop	{r4, r5, r6, pc}
 8010ab4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8010ab8:	da19      	bge.n	8010aee <scalbn+0xc6>
 8010aba:	f24c 3350 	movw	r3, #50000	; 0xc350
 8010abe:	429e      	cmp	r6, r3
 8010ac0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8010ac4:	dd0a      	ble.n	8010adc <scalbn+0xb4>
 8010ac6:	a112      	add	r1, pc, #72	; (adr r1, 8010b10 <scalbn+0xe8>)
 8010ac8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010acc:	2b00      	cmp	r3, #0
 8010ace:	d1e2      	bne.n	8010a96 <scalbn+0x6e>
 8010ad0:	a30f      	add	r3, pc, #60	; (adr r3, 8010b10 <scalbn+0xe8>)
 8010ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ad6:	f7ef fd8f 	bl	80005f8 <__aeabi_dmul>
 8010ada:	e7cb      	b.n	8010a74 <scalbn+0x4c>
 8010adc:	a10a      	add	r1, pc, #40	; (adr r1, 8010b08 <scalbn+0xe0>)
 8010ade:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010ae2:	2b00      	cmp	r3, #0
 8010ae4:	d0b8      	beq.n	8010a58 <scalbn+0x30>
 8010ae6:	a10e      	add	r1, pc, #56	; (adr r1, 8010b20 <scalbn+0xf8>)
 8010ae8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010aec:	e7b4      	b.n	8010a58 <scalbn+0x30>
 8010aee:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010af2:	3236      	adds	r2, #54	; 0x36
 8010af4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010af8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8010afc:	4620      	mov	r0, r4
 8010afe:	4b0c      	ldr	r3, [pc, #48]	; (8010b30 <scalbn+0x108>)
 8010b00:	2200      	movs	r2, #0
 8010b02:	e7e8      	b.n	8010ad6 <scalbn+0xae>
 8010b04:	f3af 8000 	nop.w
 8010b08:	c2f8f359 	.word	0xc2f8f359
 8010b0c:	01a56e1f 	.word	0x01a56e1f
 8010b10:	8800759c 	.word	0x8800759c
 8010b14:	7e37e43c 	.word	0x7e37e43c
 8010b18:	8800759c 	.word	0x8800759c
 8010b1c:	fe37e43c 	.word	0xfe37e43c
 8010b20:	c2f8f359 	.word	0xc2f8f359
 8010b24:	81a56e1f 	.word	0x81a56e1f
 8010b28:	43500000 	.word	0x43500000
 8010b2c:	ffff3cb0 	.word	0xffff3cb0
 8010b30:	3c900000 	.word	0x3c900000

08010b34 <_init>:
 8010b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b36:	bf00      	nop
 8010b38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010b3a:	bc08      	pop	{r3}
 8010b3c:	469e      	mov	lr, r3
 8010b3e:	4770      	bx	lr

08010b40 <_fini>:
 8010b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b42:	bf00      	nop
 8010b44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010b46:	bc08      	pop	{r3}
 8010b48:	469e      	mov	lr, r3
 8010b4a:	4770      	bx	lr
