/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* LCD */
.set LCD_LCDPort__0__DR, CYREG_GPIO_PRT2_DR
.set LCD_LCDPort__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LCD_LCDPort__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LCD_LCDPort__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LCD_LCDPort__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LCD_LCDPort__0__HSIOM_MASK, 0x0000000F
.set LCD_LCDPort__0__HSIOM_SHIFT, 0
.set LCD_LCDPort__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_LCDPort__0__INTR, CYREG_GPIO_PRT2_INTR
.set LCD_LCDPort__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_LCDPort__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LCD_LCDPort__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LCD_LCDPort__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LCD_LCDPort__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LCD_LCDPort__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LCD_LCDPort__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LCD_LCDPort__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LCD_LCDPort__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LCD_LCDPort__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LCD_LCDPort__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LCD_LCDPort__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LCD_LCDPort__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LCD_LCDPort__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LCD_LCDPort__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LCD_LCDPort__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LCD_LCDPort__0__PC, CYREG_GPIO_PRT2_PC
.set LCD_LCDPort__0__PC2, CYREG_GPIO_PRT2_PC2
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__PS, CYREG_GPIO_PRT2_PS
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__DR, CYREG_GPIO_PRT2_DR
.set LCD_LCDPort__1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LCD_LCDPort__1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LCD_LCDPort__1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LCD_LCDPort__1__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LCD_LCDPort__1__HSIOM_MASK, 0x000000F0
.set LCD_LCDPort__1__HSIOM_SHIFT, 4
.set LCD_LCDPort__1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_LCDPort__1__INTR, CYREG_GPIO_PRT2_INTR
.set LCD_LCDPort__1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_LCDPort__1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LCD_LCDPort__1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LCD_LCDPort__1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LCD_LCDPort__1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LCD_LCDPort__1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LCD_LCDPort__1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LCD_LCDPort__1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LCD_LCDPort__1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LCD_LCDPort__1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LCD_LCDPort__1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LCD_LCDPort__1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LCD_LCDPort__1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LCD_LCDPort__1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LCD_LCDPort__1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LCD_LCDPort__1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LCD_LCDPort__1__PC, CYREG_GPIO_PRT2_PC
.set LCD_LCDPort__1__PC2, CYREG_GPIO_PRT2_PC2
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__PS, CYREG_GPIO_PRT2_PS
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__DR, CYREG_GPIO_PRT2_DR
.set LCD_LCDPort__2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LCD_LCDPort__2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LCD_LCDPort__2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LCD_LCDPort__2__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LCD_LCDPort__2__HSIOM_MASK, 0x00000F00
.set LCD_LCDPort__2__HSIOM_SHIFT, 8
.set LCD_LCDPort__2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_LCDPort__2__INTR, CYREG_GPIO_PRT2_INTR
.set LCD_LCDPort__2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_LCDPort__2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LCD_LCDPort__2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LCD_LCDPort__2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LCD_LCDPort__2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LCD_LCDPort__2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LCD_LCDPort__2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LCD_LCDPort__2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LCD_LCDPort__2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LCD_LCDPort__2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LCD_LCDPort__2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LCD_LCDPort__2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LCD_LCDPort__2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LCD_LCDPort__2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LCD_LCDPort__2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LCD_LCDPort__2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LCD_LCDPort__2__PC, CYREG_GPIO_PRT2_PC
.set LCD_LCDPort__2__PC2, CYREG_GPIO_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__PS, CYREG_GPIO_PRT2_PS
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__DR, CYREG_GPIO_PRT2_DR
.set LCD_LCDPort__3__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LCD_LCDPort__3__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LCD_LCDPort__3__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LCD_LCDPort__3__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LCD_LCDPort__3__HSIOM_MASK, 0x0000F000
.set LCD_LCDPort__3__HSIOM_SHIFT, 12
.set LCD_LCDPort__3__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_LCDPort__3__INTR, CYREG_GPIO_PRT2_INTR
.set LCD_LCDPort__3__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_LCDPort__3__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LCD_LCDPort__3__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LCD_LCDPort__3__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LCD_LCDPort__3__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LCD_LCDPort__3__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LCD_LCDPort__3__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LCD_LCDPort__3__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LCD_LCDPort__3__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LCD_LCDPort__3__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LCD_LCDPort__3__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LCD_LCDPort__3__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LCD_LCDPort__3__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LCD_LCDPort__3__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LCD_LCDPort__3__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LCD_LCDPort__3__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LCD_LCDPort__3__PC, CYREG_GPIO_PRT2_PC
.set LCD_LCDPort__3__PC2, CYREG_GPIO_PRT2_PC2
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__PS, CYREG_GPIO_PRT2_PS
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__DR, CYREG_GPIO_PRT2_DR
.set LCD_LCDPort__4__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LCD_LCDPort__4__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LCD_LCDPort__4__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LCD_LCDPort__4__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LCD_LCDPort__4__HSIOM_MASK, 0x000F0000
.set LCD_LCDPort__4__HSIOM_SHIFT, 16
.set LCD_LCDPort__4__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_LCDPort__4__INTR, CYREG_GPIO_PRT2_INTR
.set LCD_LCDPort__4__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_LCDPort__4__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LCD_LCDPort__4__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LCD_LCDPort__4__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LCD_LCDPort__4__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LCD_LCDPort__4__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LCD_LCDPort__4__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LCD_LCDPort__4__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LCD_LCDPort__4__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LCD_LCDPort__4__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LCD_LCDPort__4__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LCD_LCDPort__4__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LCD_LCDPort__4__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LCD_LCDPort__4__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LCD_LCDPort__4__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LCD_LCDPort__4__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LCD_LCDPort__4__PC, CYREG_GPIO_PRT2_PC
.set LCD_LCDPort__4__PC2, CYREG_GPIO_PRT2_PC2
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__PS, CYREG_GPIO_PRT2_PS
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__DR, CYREG_GPIO_PRT2_DR
.set LCD_LCDPort__5__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LCD_LCDPort__5__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LCD_LCDPort__5__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LCD_LCDPort__5__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LCD_LCDPort__5__HSIOM_MASK, 0x00F00000
.set LCD_LCDPort__5__HSIOM_SHIFT, 20
.set LCD_LCDPort__5__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_LCDPort__5__INTR, CYREG_GPIO_PRT2_INTR
.set LCD_LCDPort__5__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_LCDPort__5__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LCD_LCDPort__5__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LCD_LCDPort__5__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LCD_LCDPort__5__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LCD_LCDPort__5__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LCD_LCDPort__5__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LCD_LCDPort__5__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LCD_LCDPort__5__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LCD_LCDPort__5__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LCD_LCDPort__5__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LCD_LCDPort__5__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LCD_LCDPort__5__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LCD_LCDPort__5__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LCD_LCDPort__5__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LCD_LCDPort__5__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LCD_LCDPort__5__PC, CYREG_GPIO_PRT2_PC
.set LCD_LCDPort__5__PC2, CYREG_GPIO_PRT2_PC2
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__PS, CYREG_GPIO_PRT2_PS
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__DR, CYREG_GPIO_PRT2_DR
.set LCD_LCDPort__6__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LCD_LCDPort__6__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LCD_LCDPort__6__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LCD_LCDPort__6__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LCD_LCDPort__6__HSIOM_MASK, 0x0F000000
.set LCD_LCDPort__6__HSIOM_SHIFT, 24
.set LCD_LCDPort__6__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_LCDPort__6__INTR, CYREG_GPIO_PRT2_INTR
.set LCD_LCDPort__6__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_LCDPort__6__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LCD_LCDPort__6__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LCD_LCDPort__6__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LCD_LCDPort__6__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LCD_LCDPort__6__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LCD_LCDPort__6__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LCD_LCDPort__6__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LCD_LCDPort__6__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LCD_LCDPort__6__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LCD_LCDPort__6__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LCD_LCDPort__6__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LCD_LCDPort__6__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LCD_LCDPort__6__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LCD_LCDPort__6__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LCD_LCDPort__6__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LCD_LCDPort__6__PC, CYREG_GPIO_PRT2_PC
.set LCD_LCDPort__6__PC2, CYREG_GPIO_PRT2_PC2
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__PS, CYREG_GPIO_PRT2_PS
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__DR, CYREG_GPIO_PRT2_DR
.set LCD_LCDPort__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LCD_LCDPort__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LCD_LCDPort__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LCD_LCDPort__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_LCDPort__INTR, CYREG_GPIO_PRT2_INTR
.set LCD_LCDPort__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LCD_LCDPort__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LCD_LCDPort__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LCD_LCDPort__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LCD_LCDPort__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LCD_LCDPort__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LCD_LCDPort__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LCD_LCDPort__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LCD_LCDPort__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LCD_LCDPort__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LCD_LCDPort__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LCD_LCDPort__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LCD_LCDPort__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LCD_LCDPort__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LCD_LCDPort__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LCD_LCDPort__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LCD_LCDPort__PC, CYREG_GPIO_PRT2_PC
.set LCD_LCDPort__PC2, CYREG_GPIO_PRT2_PC2
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PS, CYREG_GPIO_PRT2_PS
.set LCD_LCDPort__SHIFT, 0

/* PWM */
.set PWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set PWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set PWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set PWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set PWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set PWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set PWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set PWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set PWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set PWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set PWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set PWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set PWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* SW_1 */
.set SW_1__0__DR, CYREG_GPIO_PRT0_DR
.set SW_1__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SW_1__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SW_1__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SW_1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SW_1__0__HSIOM_MASK, 0x0F000000
.set SW_1__0__HSIOM_SHIFT, 24
.set SW_1__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SW_1__0__INTR, CYREG_GPIO_PRT0_INTR
.set SW_1__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SW_1__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SW_1__0__MASK, 0x40
.set SW_1__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SW_1__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SW_1__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SW_1__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SW_1__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SW_1__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SW_1__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SW_1__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SW_1__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SW_1__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SW_1__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SW_1__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SW_1__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SW_1__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SW_1__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SW_1__0__PC, CYREG_GPIO_PRT0_PC
.set SW_1__0__PC2, CYREG_GPIO_PRT0_PC2
.set SW_1__0__PORT, 0
.set SW_1__0__PS, CYREG_GPIO_PRT0_PS
.set SW_1__0__SHIFT, 6
.set SW_1__DR, CYREG_GPIO_PRT0_DR
.set SW_1__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SW_1__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SW_1__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SW_1__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SW_1__INTR, CYREG_GPIO_PRT0_INTR
.set SW_1__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SW_1__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SW_1__MASK, 0x40
.set SW_1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SW_1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SW_1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SW_1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SW_1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SW_1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SW_1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SW_1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SW_1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SW_1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SW_1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SW_1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SW_1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SW_1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SW_1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SW_1__PC, CYREG_GPIO_PRT0_PC
.set SW_1__PC2, CYREG_GPIO_PRT0_PC2
.set SW_1__PORT, 0
.set SW_1__PS, CYREG_GPIO_PRT0_PS
.set SW_1__SHIFT, 6
.set SW_1__SNAP, CYREG_GPIO_PRT0_INTR

/* SW_2 */
.set SW_2__0__DR, CYREG_GPIO_PRT0_DR
.set SW_2__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SW_2__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SW_2__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SW_2__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SW_2__0__HSIOM_MASK, 0x00F00000
.set SW_2__0__HSIOM_SHIFT, 20
.set SW_2__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SW_2__0__INTR, CYREG_GPIO_PRT0_INTR
.set SW_2__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SW_2__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SW_2__0__MASK, 0x20
.set SW_2__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SW_2__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SW_2__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SW_2__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SW_2__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SW_2__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SW_2__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SW_2__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SW_2__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SW_2__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SW_2__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SW_2__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SW_2__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SW_2__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SW_2__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SW_2__0__PC, CYREG_GPIO_PRT0_PC
.set SW_2__0__PC2, CYREG_GPIO_PRT0_PC2
.set SW_2__0__PORT, 0
.set SW_2__0__PS, CYREG_GPIO_PRT0_PS
.set SW_2__0__SHIFT, 5
.set SW_2__DR, CYREG_GPIO_PRT0_DR
.set SW_2__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SW_2__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SW_2__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SW_2__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SW_2__INTR, CYREG_GPIO_PRT0_INTR
.set SW_2__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SW_2__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SW_2__MASK, 0x20
.set SW_2__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SW_2__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SW_2__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SW_2__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SW_2__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SW_2__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SW_2__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SW_2__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SW_2__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SW_2__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SW_2__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SW_2__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SW_2__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SW_2__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SW_2__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SW_2__PC, CYREG_GPIO_PRT0_PC
.set SW_2__PC2, CYREG_GPIO_PRT0_PC2
.set SW_2__PORT, 0
.set SW_2__PS, CYREG_GPIO_PRT0_PS
.set SW_2__SHIFT, 5
.set SW_2__SNAP, CYREG_GPIO_PRT0_INTR

/* SW_3 */
.set SW_3__0__DR, CYREG_GPIO_PRT0_DR
.set SW_3__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SW_3__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SW_3__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SW_3__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SW_3__0__HSIOM_MASK, 0x000F0000
.set SW_3__0__HSIOM_SHIFT, 16
.set SW_3__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SW_3__0__INTR, CYREG_GPIO_PRT0_INTR
.set SW_3__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SW_3__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SW_3__0__MASK, 0x10
.set SW_3__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SW_3__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SW_3__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SW_3__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SW_3__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SW_3__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SW_3__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SW_3__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SW_3__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SW_3__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SW_3__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SW_3__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SW_3__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SW_3__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SW_3__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SW_3__0__PC, CYREG_GPIO_PRT0_PC
.set SW_3__0__PC2, CYREG_GPIO_PRT0_PC2
.set SW_3__0__PORT, 0
.set SW_3__0__PS, CYREG_GPIO_PRT0_PS
.set SW_3__0__SHIFT, 4
.set SW_3__DR, CYREG_GPIO_PRT0_DR
.set SW_3__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SW_3__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SW_3__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SW_3__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SW_3__INTR, CYREG_GPIO_PRT0_INTR
.set SW_3__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SW_3__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SW_3__MASK, 0x10
.set SW_3__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SW_3__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SW_3__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SW_3__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SW_3__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SW_3__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SW_3__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SW_3__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SW_3__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SW_3__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SW_3__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SW_3__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SW_3__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SW_3__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SW_3__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SW_3__PC, CYREG_GPIO_PRT0_PC
.set SW_3__PC2, CYREG_GPIO_PRT0_PC2
.set SW_3__PORT, 0
.set SW_3__PS, CYREG_GPIO_PRT0_PS
.set SW_3__SHIFT, 4
.set SW_3__SNAP, CYREG_GPIO_PRT0_INTR

/* SW_4 */
.set SW_4__0__DR, CYREG_GPIO_PRT0_DR
.set SW_4__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SW_4__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SW_4__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SW_4__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SW_4__0__HSIOM_MASK, 0x0000F000
.set SW_4__0__HSIOM_SHIFT, 12
.set SW_4__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SW_4__0__INTR, CYREG_GPIO_PRT0_INTR
.set SW_4__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SW_4__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SW_4__0__MASK, 0x08
.set SW_4__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SW_4__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SW_4__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SW_4__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SW_4__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SW_4__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SW_4__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SW_4__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SW_4__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SW_4__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SW_4__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SW_4__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SW_4__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SW_4__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SW_4__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SW_4__0__PC, CYREG_GPIO_PRT0_PC
.set SW_4__0__PC2, CYREG_GPIO_PRT0_PC2
.set SW_4__0__PORT, 0
.set SW_4__0__PS, CYREG_GPIO_PRT0_PS
.set SW_4__0__SHIFT, 3
.set SW_4__DR, CYREG_GPIO_PRT0_DR
.set SW_4__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SW_4__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SW_4__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SW_4__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SW_4__INTR, CYREG_GPIO_PRT0_INTR
.set SW_4__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SW_4__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SW_4__MASK, 0x08
.set SW_4__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SW_4__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SW_4__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SW_4__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SW_4__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SW_4__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SW_4__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SW_4__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SW_4__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SW_4__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SW_4__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SW_4__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SW_4__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SW_4__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SW_4__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SW_4__PC, CYREG_GPIO_PRT0_PC
.set SW_4__PC2, CYREG_GPIO_PRT0_PC2
.set SW_4__PORT, 0
.set SW_4__PS, CYREG_GPIO_PRT0_PS
.set SW_4__SHIFT, 3
.set SW_4__SNAP, CYREG_GPIO_PRT0_INTR

/* phiA */
.set phiA__0__DR, CYREG_GPIO_PRT0_DR
.set phiA__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set phiA__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set phiA__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set phiA__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set phiA__0__HSIOM_MASK, 0x0000000F
.set phiA__0__HSIOM_SHIFT, 0
.set phiA__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set phiA__0__INTR, CYREG_GPIO_PRT0_INTR
.set phiA__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set phiA__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set phiA__0__MASK, 0x01
.set phiA__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set phiA__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set phiA__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set phiA__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set phiA__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set phiA__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set phiA__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set phiA__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set phiA__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set phiA__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set phiA__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set phiA__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set phiA__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set phiA__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set phiA__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set phiA__0__PC, CYREG_GPIO_PRT0_PC
.set phiA__0__PC2, CYREG_GPIO_PRT0_PC2
.set phiA__0__PORT, 0
.set phiA__0__PS, CYREG_GPIO_PRT0_PS
.set phiA__0__SHIFT, 0
.set phiA__DR, CYREG_GPIO_PRT0_DR
.set phiA__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set phiA__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set phiA__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set phiA__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set phiA__INTR, CYREG_GPIO_PRT0_INTR
.set phiA__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set phiA__INTSTAT, CYREG_GPIO_PRT0_INTR
.set phiA__MASK, 0x01
.set phiA__PA__CFG0, CYREG_UDB_PA0_CFG0
.set phiA__PA__CFG1, CYREG_UDB_PA0_CFG1
.set phiA__PA__CFG10, CYREG_UDB_PA0_CFG10
.set phiA__PA__CFG11, CYREG_UDB_PA0_CFG11
.set phiA__PA__CFG12, CYREG_UDB_PA0_CFG12
.set phiA__PA__CFG13, CYREG_UDB_PA0_CFG13
.set phiA__PA__CFG14, CYREG_UDB_PA0_CFG14
.set phiA__PA__CFG2, CYREG_UDB_PA0_CFG2
.set phiA__PA__CFG3, CYREG_UDB_PA0_CFG3
.set phiA__PA__CFG4, CYREG_UDB_PA0_CFG4
.set phiA__PA__CFG5, CYREG_UDB_PA0_CFG5
.set phiA__PA__CFG6, CYREG_UDB_PA0_CFG6
.set phiA__PA__CFG7, CYREG_UDB_PA0_CFG7
.set phiA__PA__CFG8, CYREG_UDB_PA0_CFG8
.set phiA__PA__CFG9, CYREG_UDB_PA0_CFG9
.set phiA__PC, CYREG_GPIO_PRT0_PC
.set phiA__PC2, CYREG_GPIO_PRT0_PC2
.set phiA__PORT, 0
.set phiA__PS, CYREG_GPIO_PRT0_PS
.set phiA__SHIFT, 0

/* phiB */
.set phiB__0__DR, CYREG_GPIO_PRT0_DR
.set phiB__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set phiB__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set phiB__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set phiB__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set phiB__0__HSIOM_MASK, 0x000000F0
.set phiB__0__HSIOM_SHIFT, 4
.set phiB__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set phiB__0__INTR, CYREG_GPIO_PRT0_INTR
.set phiB__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set phiB__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set phiB__0__MASK, 0x02
.set phiB__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set phiB__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set phiB__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set phiB__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set phiB__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set phiB__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set phiB__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set phiB__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set phiB__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set phiB__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set phiB__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set phiB__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set phiB__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set phiB__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set phiB__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set phiB__0__PC, CYREG_GPIO_PRT0_PC
.set phiB__0__PC2, CYREG_GPIO_PRT0_PC2
.set phiB__0__PORT, 0
.set phiB__0__PS, CYREG_GPIO_PRT0_PS
.set phiB__0__SHIFT, 1
.set phiB__DR, CYREG_GPIO_PRT0_DR
.set phiB__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set phiB__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set phiB__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set phiB__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set phiB__INTR, CYREG_GPIO_PRT0_INTR
.set phiB__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set phiB__INTSTAT, CYREG_GPIO_PRT0_INTR
.set phiB__MASK, 0x02
.set phiB__PA__CFG0, CYREG_UDB_PA0_CFG0
.set phiB__PA__CFG1, CYREG_UDB_PA0_CFG1
.set phiB__PA__CFG10, CYREG_UDB_PA0_CFG10
.set phiB__PA__CFG11, CYREG_UDB_PA0_CFG11
.set phiB__PA__CFG12, CYREG_UDB_PA0_CFG12
.set phiB__PA__CFG13, CYREG_UDB_PA0_CFG13
.set phiB__PA__CFG14, CYREG_UDB_PA0_CFG14
.set phiB__PA__CFG2, CYREG_UDB_PA0_CFG2
.set phiB__PA__CFG3, CYREG_UDB_PA0_CFG3
.set phiB__PA__CFG4, CYREG_UDB_PA0_CFG4
.set phiB__PA__CFG5, CYREG_UDB_PA0_CFG5
.set phiB__PA__CFG6, CYREG_UDB_PA0_CFG6
.set phiB__PA__CFG7, CYREG_UDB_PA0_CFG7
.set phiB__PA__CFG8, CYREG_UDB_PA0_CFG8
.set phiB__PA__CFG9, CYREG_UDB_PA0_CFG9
.set phiB__PC, CYREG_GPIO_PRT0_PC
.set phiB__PC2, CYREG_GPIO_PRT0_PC2
.set phiB__PORT, 0
.set phiB__PS, CYREG_GPIO_PRT0_PS
.set phiB__SHIFT, 1

/* Pin_1 */
.set Pin_1__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_1__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_1__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_1__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_1__0__HSIOM_MASK, 0x000000F0
.set Pin_1__0__HSIOM_SHIFT, 4
.set Pin_1__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_1__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_1__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_1__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_1__0__MASK, 0x02
.set Pin_1__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_1__0__OUT_SEL_SHIFT, 2
.set Pin_1__0__OUT_SEL_VAL, 0
.set Pin_1__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_1__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_1__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_1__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_1__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_1__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_1__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_1__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_1__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_1__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_1__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_1__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_1__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_1__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_1__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_1__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_1__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_1__0__PORT, 1
.set Pin_1__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_1__0__SHIFT, 1
.set Pin_1__DR, CYREG_GPIO_PRT1_DR
.set Pin_1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_1__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_1__MASK, 0x02
.set Pin_1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_1__PC, CYREG_GPIO_PRT1_PC
.set Pin_1__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_1__PORT, 1
.set Pin_1__PS, CYREG_GPIO_PRT1_PS
.set Pin_1__SHIFT, 1

/* Pin_2 */
.set Pin_2__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_2__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_2__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_2__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_2__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_2__0__HSIOM_MASK, 0x00000F00
.set Pin_2__0__HSIOM_SHIFT, 8
.set Pin_2__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_2__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_2__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_2__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_2__0__MASK, 0x04
.set Pin_2__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_2__0__OUT_SEL_SHIFT, 4
.set Pin_2__0__OUT_SEL_VAL, 1
.set Pin_2__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_2__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_2__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_2__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_2__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_2__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_2__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_2__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_2__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_2__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_2__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_2__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_2__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_2__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_2__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_2__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_2__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_2__0__PORT, 1
.set Pin_2__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_2__0__SHIFT, 2
.set Pin_2__DR, CYREG_GPIO_PRT1_DR
.set Pin_2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_2__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_2__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_2__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_2__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_2__MASK, 0x04
.set Pin_2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_2__PC, CYREG_GPIO_PRT1_PC
.set Pin_2__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_2__PORT, 1
.set Pin_2__PS, CYREG_GPIO_PRT1_PS
.set Pin_2__SHIFT, 2

/* Pin_3 */
.set Pin_3__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_3__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_3__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_3__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_3__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_3__0__HSIOM_MASK, 0x0000F000
.set Pin_3__0__HSIOM_SHIFT, 12
.set Pin_3__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_3__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_3__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_3__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_3__0__MASK, 0x08
.set Pin_3__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_3__0__OUT_SEL_SHIFT, 6
.set Pin_3__0__OUT_SEL_VAL, 2
.set Pin_3__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_3__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_3__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_3__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_3__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_3__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_3__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_3__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_3__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_3__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_3__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_3__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_3__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_3__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_3__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_3__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_3__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_3__0__PORT, 1
.set Pin_3__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_3__0__SHIFT, 3
.set Pin_3__DR, CYREG_GPIO_PRT1_DR
.set Pin_3__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_3__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_3__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_3__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_3__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_3__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_3__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_3__MASK, 0x08
.set Pin_3__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_3__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_3__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_3__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_3__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_3__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_3__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_3__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_3__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_3__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_3__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_3__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_3__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_3__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_3__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_3__PC, CYREG_GPIO_PRT1_PC
.set Pin_3__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_3__PORT, 1
.set Pin_3__PS, CYREG_GPIO_PRT1_PS
.set Pin_3__SHIFT, 3

/* Pin_4 */
.set Pin_4__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_4__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_4__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_4__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_4__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_4__0__HSIOM_MASK, 0x000F0000
.set Pin_4__0__HSIOM_SHIFT, 16
.set Pin_4__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_4__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_4__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_4__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_4__0__MASK, 0x10
.set Pin_4__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_4__0__OUT_SEL_SHIFT, 8
.set Pin_4__0__OUT_SEL_VAL, 3
.set Pin_4__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_4__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_4__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_4__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_4__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_4__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_4__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_4__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_4__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_4__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_4__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_4__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_4__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_4__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_4__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_4__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_4__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_4__0__PORT, 1
.set Pin_4__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_4__0__SHIFT, 4
.set Pin_4__DR, CYREG_GPIO_PRT1_DR
.set Pin_4__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_4__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_4__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_4__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_4__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_4__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_4__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_4__MASK, 0x10
.set Pin_4__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_4__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_4__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_4__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_4__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_4__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_4__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_4__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_4__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_4__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_4__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_4__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_4__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_4__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_4__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_4__PC, CYREG_GPIO_PRT1_PC
.set Pin_4__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_4__PORT, 1
.set Pin_4__PS, CYREG_GPIO_PRT1_PS
.set Pin_4__SHIFT, 4

/* Rotor */
.set Rotor_Sync_ctrl_reg__0__MASK, 0x01
.set Rotor_Sync_ctrl_reg__0__POS, 0
.set Rotor_Sync_ctrl_reg__1__MASK, 0x02
.set Rotor_Sync_ctrl_reg__1__POS, 1
.set Rotor_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set Rotor_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL2
.set Rotor_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL2
.set Rotor_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL2
.set Rotor_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL2
.set Rotor_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK2
.set Rotor_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK2
.set Rotor_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK2
.set Rotor_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK2
.set Rotor_Sync_ctrl_reg__2__MASK, 0x04
.set Rotor_Sync_ctrl_reg__2__POS, 2
.set Rotor_Sync_ctrl_reg__3__MASK, 0x08
.set Rotor_Sync_ctrl_reg__3__POS, 3
.set Rotor_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set Rotor_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL2
.set Rotor_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set Rotor_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL2
.set Rotor_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set Rotor_Sync_ctrl_reg__MASK, 0x0F
.set Rotor_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set Rotor_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set Rotor_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK2

/* Timer */
.set Timer_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
.set Timer_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
.set Timer_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
.set Timer_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
.set Timer_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
.set Timer_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
.set Timer_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
.set Timer_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
.set Timer_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
.set Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
.set Timer_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
.set Timer_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
.set Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
.set Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
.set Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
.set Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
.set Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
.set Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
.set Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
.set Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
.set Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
.set Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
.set Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
.set Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
.set Timer_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
.set Timer_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
.set Timer_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2
.set Timer_Int__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set Timer_Int__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set Timer_Int__INTC_MASK, 0x200000
.set Timer_Int__INTC_NUMBER, 21
.set Timer_Int__INTC_PRIOR_MASK, 0xC000
.set Timer_Int__INTC_PRIOR_NUM, 3
.set Timer_Int__INTC_PRIOR_REG, CYREG_CM0_IPR5
.set Timer_Int__INTC_SET_EN_REG, CYREG_CM0_ISER
.set Timer_Int__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL13
.set Clock_1__DIV_ID, 0x00000042
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set Clock_1__PA_DIV_ID, 0x000000FF

/* Clock_2 */
.set Clock_2__CTRL_REGISTER, CYREG_PERI_PCLK_CTL12
.set Clock_2__DIV_ID, 0x00000040
.set Clock_2__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set Clock_2__PA_DIV_ID, 0x000000FF

/* Clock_3 */
.set Clock_3__CTRL_REGISTER, CYREG_PERI_PCLK_CTL21
.set Clock_3__DIV_ID, 0x00000045
.set Clock_3__DIV_REGISTER, CYREG_PERI_DIV_16_CTL5
.set Clock_3__PA_DIV_ID, 0x000000FF

/* Clock_4 */
.set Clock_4__CTRL_REGISTER, CYREG_PERI_PCLK_CTL22
.set Clock_4__DIV_ID, 0x00000044
.set Clock_4__DIV_REGISTER, CYREG_PERI_DIV_16_CTL4
.set Clock_4__PA_DIV_ID, 0x000000FF

/* Clock_5 */
.set Clock_5__CTRL_REGISTER, CYREG_PERI_PCLK_CTL19
.set Clock_5__DIV_ID, 0x00000046
.set Clock_5__DIV_REGISTER, CYREG_PERI_DIV_16_CTL6
.set Clock_5__PA_DIV_ID, 0x000000FF

/* Clock_6 */
.set Clock_6__CTRL_REGISTER, CYREG_PERI_PCLK_CTL20
.set Clock_6__DIV_ID, 0x00000043
.set Clock_6__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
.set Clock_6__PA_DIV_ID, 0x000000FF

/* Clock_7 */
.set Clock_7__CTRL_REGISTER, CYREG_PERI_PCLK_CTL11
.set Clock_7__DIV_ID, 0x00000041
.set Clock_7__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set Clock_7__PA_DIV_ID, 0x000000FF

/* QuadDec */
.set QuadDec_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set QuadDec_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set QuadDec_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set QuadDec_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set QuadDec_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set QuadDec_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set QuadDec_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set QuadDec_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set QuadDec_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set QuadDec_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set QuadDec_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set QuadDec_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set QuadDec_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set QuadDec_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set QuadDec_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2
.set QuadDec_Int__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set QuadDec_Int__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set QuadDec_Int__INTC_MASK, 0x100000
.set QuadDec_Int__INTC_NUMBER, 20
.set QuadDec_Int__INTC_PRIOR_MASK, 0xC0
.set QuadDec_Int__INTC_PRIOR_NUM, 3
.set QuadDec_Int__INTC_PRIOR_REG, CYREG_CM0_IPR5
.set QuadDec_Int__INTC_SET_EN_REG, CYREG_CM0_ISER
.set QuadDec_Int__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* SW_Int_1 */
.set SW_Int_1__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set SW_Int_1__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set SW_Int_1__INTC_MASK, 0x01
.set SW_Int_1__INTC_NUMBER, 0
.set SW_Int_1__INTC_PRIOR_MASK, 0xC0
.set SW_Int_1__INTC_PRIOR_NUM, 3
.set SW_Int_1__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set SW_Int_1__INTC_SET_EN_REG, CYREG_CM0_ISER
.set SW_Int_1__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* SW_Int_2 */
.set SW_Int_2__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set SW_Int_2__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set SW_Int_2__INTC_MASK, 0x02
.set SW_Int_2__INTC_NUMBER, 1
.set SW_Int_2__INTC_PRIOR_MASK, 0xC000
.set SW_Int_2__INTC_PRIOR_NUM, 3
.set SW_Int_2__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set SW_Int_2__INTC_SET_EN_REG, CYREG_CM0_ISER
.set SW_Int_2__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* SW_Int_3 */
.set SW_Int_3__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set SW_Int_3__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set SW_Int_3__INTC_MASK, 0x04
.set SW_Int_3__INTC_NUMBER, 2
.set SW_Int_3__INTC_PRIOR_MASK, 0xC00000
.set SW_Int_3__INTC_PRIOR_NUM, 3
.set SW_Int_3__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set SW_Int_3__INTC_SET_EN_REG, CYREG_CM0_ISER
.set SW_Int_3__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* SW_Int_4 */
.set SW_Int_4__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set SW_Int_4__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set SW_Int_4__INTC_MASK, 0x08
.set SW_Int_4__INTC_NUMBER, 3
.set SW_Int_4__INTC_PRIOR_MASK, 0xC0000000
.set SW_Int_4__INTC_PRIOR_NUM, 3
.set SW_Int_4__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set SW_Int_4__INTC_SET_EN_REG, CYREG_CM0_ISER
.set SW_Int_4__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x112D11A1
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4M
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4M_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 13
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
