<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Dec 22 17:20:02 2021" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="kintex7" BOARD="xilinx.com:kc705:part0:1.6" DEVICE="7k325t" NAME="system" PACKAGE="ffg900" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="sys_rst" SIGIS="rst" SIGNAME="External_Ports_sys_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sys_rstgen" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="sys_rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sys_clk_p" SIGIS="undef" SIGNAME="External_Ports_sys_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="sys_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sys_clk_n" SIGIS="undef" SIGNAME="External_Ports_sys_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="sys_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="uart_sin" SIGIS="undef" SIGNAME="External_Ports_uart_sin">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uart" PORT="rx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="uart_sout" SIGIS="undef" SIGNAME="axi_uart_tx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_uart" PORT="tx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="spi_csn_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_spi_ss_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_spi" PORT="ss_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="spi_csn_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_spi_csn_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_spi" PORT="ss_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="spi_clk_i" SIGIS="undef" SIGNAME="External_Ports_spi_clk_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_spi" PORT="sck_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="spi_clk_o" SIGIS="undef" SIGNAME="axi_spi_sck_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_spi" PORT="sck_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="spi_sdo_i" SIGIS="undef" SIGNAME="External_Ports_spi_sdo_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_spi" PORT="io0_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="spi_sdo_o" SIGIS="undef" SIGNAME="axi_spi_io0_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_spi" PORT="io0_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="spi_sdi_i" SIGIS="undef" SIGNAME="External_Ports_spi_sdi_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_spi" PORT="io1_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="gpio0_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gpio0_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio" PORT="gpio_io_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="gpio0_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_gpio_io_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio" PORT="gpio_io_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="gpio0_t" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_gpio_io_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio" PORT="gpio_io_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="gpio1_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gpio1_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio" PORT="gpio2_io_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="gpio1_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_gpio2_io_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio" PORT="gpio2_io_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="gpio1_t" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_gpio2_io_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio" PORT="gpio2_io_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_ref_clk_0" SIGIS="undef" SIGNAME="External_Ports_rx_ref_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="qpll_ref_clk_0"/>
        <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="cpll_ref_clk_0"/>
        <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="cpll_ref_clk_1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="rx_core_clk" SIGIS="undef" SIGNAME="util_fmcjesdadc1_xcvr_rx_out_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="rx_out_clk_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_sysref_0" SIGIS="undef" SIGNAME="External_Ports_rx_sysref_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="sysref"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="rx_sync_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_sync">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="sync"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_data_0_p" SIGIS="undef" SIGNAME="External_Ports_rx_data_0_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="rx_0_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_data_0_n" SIGIS="undef" SIGNAME="External_Ports_rx_data_0_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="rx_0_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_data_1_p" SIGIS="undef" SIGNAME="External_Ports_rx_data_1_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="rx_1_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rx_data_1_n" SIGIS="undef" SIGNAME="External_Ports_rx_data_1_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="rx_1_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ddr_clk_out" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="125000000" DIR="I" NAME="sgmii_clk" SIGIS="clk" SIGNAME="External_Ports_sgmii_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ila_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="63" NAME="ddr3_dq" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_ddr3_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ddr3_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="ddr3_dqs_p" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_ddr3_dqs_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ddr3_dqs_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="ddr3_dqs_n" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_ddr3_dqs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ddr3_dqs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="13" NAME="ddr3_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_ddr3_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ddr3_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="ddr3_ba" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_ddr3_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ddr3_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr3_ras_n" SIGIS="undef" SIGNAME="axi_ddr_cntrl_ddr3_ras_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ddr3_ras_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr3_cas_n" SIGIS="undef" SIGNAME="axi_ddr_cntrl_ddr3_cas_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ddr3_cas_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr3_we_n" SIGIS="undef" SIGNAME="axi_ddr_cntrl_ddr3_we_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ddr3_we_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr3_reset_n" SIGIS="rst" SIGNAME="axi_ddr_cntrl_ddr3_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ddr3_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="ddr3_ck_p" RIGHT="0" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ddr3_ck_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ddr3_ck_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="ddr3_ck_n" RIGHT="0" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ddr3_ck_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ddr3_ck_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddr3_cke" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_ddr3_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ddr3_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddr3_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_ddr3_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ddr3_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="ddr3_dm" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_ddr3_dm">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ddr3_dm"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddr3_odt" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_ddr3_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ddr3_odt"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="axi_ddr_cntrl_DDR3" DATAWIDTH="8" NAME="ddr3" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
      <PARAMETER NAME="MEMORY_PART"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="DQ" PHYSICAL="ddr3_dq"/>
        <PORTMAP LOGICAL="DQS_P" PHYSICAL="ddr3_dqs_p"/>
        <PORTMAP LOGICAL="DQS_N" PHYSICAL="ddr3_dqs_n"/>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="ddr3_addr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="ddr3_ba"/>
        <PORTMAP LOGICAL="RAS_N" PHYSICAL="ddr3_ras_n"/>
        <PORTMAP LOGICAL="CAS_N" PHYSICAL="ddr3_cas_n"/>
        <PORTMAP LOGICAL="WE_N" PHYSICAL="ddr3_we_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="ddr3_reset_n"/>
        <PORTMAP LOGICAL="CK_P" PHYSICAL="ddr3_ck_p"/>
        <PORTMAP LOGICAL="CK_N" PHYSICAL="ddr3_ck_n"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="ddr3_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="ddr3_cs_n"/>
        <PORTMAP LOGICAL="DM" PHYSICAL="ddr3_dm"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="ddr3_odt"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="6" FULLNAME="/GND_1" HWVERSION="1.1" INSTANCE="GND_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_GND_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In0"/>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In1"/>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In2"/>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In3"/>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In5"/>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In6"/>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In7"/>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In8"/>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In9"/>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In13"/>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In15"/>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In12"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/GND_12" HWVERSION="1.1" INSTANCE="GND_12" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="12"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x000"/>
        <PARAMETER NAME="Component_Name" VALUE="system_GND_12_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="11" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="GND_12_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="device_temp_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_ad9250_core" HWVERSION="1.0" INSTANCE="axi_ad9250_core" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_ad9250" VLNV="analog.com:user:axi_ad9250:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="4096" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="FPGA_TECHNOLOGY" VALUE="1"/>
        <PARAMETER NAME="FPGA_FAMILY" VALUE="2"/>
        <PARAMETER NAME="SPEED_GRADE" VALUE="20"/>
        <PARAMETER NAME="DEV_PACKAGE" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ad9250_core_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A10000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A10FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="rx_clk" SIGIS="clk" SIGNAME="util_fmcjesdadc1_xcvr_rx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="rx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="rx_sof" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_rx_sof">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="rx_sof"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_valid" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_rx_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="rx_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="rx_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_rx_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="rx_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_ready" SIGIS="undef" SIGNAME="axi_ad9250_core_rx_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ila_0" PORT="probe2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="adc_clk" SIGIS="clk" SIGNAME="axi_ad9250_core_adc_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ila_0" PORT="probe3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_valid_a" SIGIS="undef" SIGNAME="axi_ad9250_core_adc_valid_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ila_0" PORT="probe4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_enable_a" SIGIS="undef" SIGNAME="axi_ad9250_core_adc_enable_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ila_0" PORT="probe5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="adc_data_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_core_adc_data_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ila_0" PORT="probe0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_valid_b" SIGIS="undef" SIGNAME="axi_ad9250_core_adc_valid_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ila_0" PORT="probe6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="adc_enable_b" SIGIS="undef" SIGNAME="axi_ad9250_core_adc_enable_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ila_0" PORT="probe7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="adc_data_b" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_core_adc_data_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ila_0" PORT="probe1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="adc_dovf" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M07_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_ddr_cntrl_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_ad9250_jesd/rx" HWVERSION="1.0" INSTANCE="axi_ad9250_jesd_rx" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="jesd204_rx" VLNV="analog.com:user:jesd204_rx:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_LANES" VALUE="2"/>
        <PARAMETER NAME="NUM_LINKS" VALUE="1"/>
        <PARAMETER NAME="NUM_INPUT_PIPELINE" VALUE="1"/>
        <PARAMETER NAME="LINK_MODE" VALUE="1"/>
        <PARAMETER NAME="DATA_PATH_WIDTH" VALUE="4"/>
        <PARAMETER NAME="ENABLE_FRAME_ALIGN_CHECK" VALUE="1"/>
        <PARAMETER NAME="ENABLE_FRAME_ALIGN_ERR_RESET" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_rx_0"/>
        <PARAMETER NAME="SYSREF_IOB" VALUE="true"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="util_fmcjesdadc1_xcvr_rx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="rx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="axi_ad9250_jesd_rx_axi_core_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="core_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="phy_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="rx_data_0"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="rx_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="phy_header" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="phy_charisk" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="rx_charisk_0"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="rx_charisk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="phy_notintable" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_phy_notintable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="rx_notintable_0"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="rx_notintable_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="phy_disperr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_phy_disperr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="rx_disperr_0"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="rx_disperr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="phy_block_sync" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="sysref" SIGIS="undef" SIGNAME="External_Ports_rx_sysref_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_sysref_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lmfc_edge" SIGIS="undef"/>
        <PORT DIR="O" NAME="lmfc_clk" SIGIS="undef"/>
        <PORT DIR="O" NAME="event_sysref_alignment_error" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_event_sysref_alignment_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="core_event_sysref_alignment_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="event_sysref_edge" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_event_sysref_edge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="core_event_sysref_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="event_frame_alignment_error" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_event_frame_alignment_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="core_event_frame_alignment_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="event_unexpected_lane_state_error" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_event_unexpected_lane_state_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="core_event_unexpected_lane_state_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="sync" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_sync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_sync_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="phy_en_char_align" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_phy_en_char_align">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="rx_calign_0"/>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="rx_calign_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="rx_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_rx_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="rx_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_valid" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_rx_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="rx_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_eof" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="rx_sof" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_rx_sof">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="rx_sof"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="cfg_lanes_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_cfg_lanes_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="core_cfg_lanes_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="cfg_links_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_cfg_links_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="core_cfg_links_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_beats_per_multiframe" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_cfg_beats_per_multiframe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="core_cfg_beats_per_multiframe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_octets_per_frame" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_cfg_octets_per_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="core_cfg_octets_per_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_lmfc_offset" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_cfg_lmfc_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="core_cfg_lmfc_offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_sysref_disable" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_cfg_sysref_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="core_cfg_sysref_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_sysref_oneshot" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_cfg_sysref_oneshot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="core_cfg_sysref_oneshot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_buffer_early_release" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_cfg_buffer_early_release">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="core_cfg_buffer_early_release"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_buffer_delay" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_cfg_buffer_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="core_cfg_buffer_delay"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_disable_char_replacement" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_cfg_disable_char_replacement">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="core_cfg_disable_char_replacement"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_disable_scrambler" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_cfg_disable_scrambler">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="core_cfg_disable_scrambler"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ctrl_err_statistics_reset" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_ctrl_err_statistics_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="core_ctrl_err_statistics_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ctrl_err_statistics_mask" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_ctrl_err_statistics_mask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="core_ctrl_err_statistics_mask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="cfg_frame_align_err_threshold" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_cfg_frame_align_err_threshold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="core_cfg_frame_align_err_threshold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="status_err_statistics_cnt" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_status_err_statistics_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="core_status_err_statistics_cnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ilas_config_valid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_ilas_config_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="core_ilas_config_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ilas_config_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_ilas_config_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="core_ilas_config_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="ilas_config_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_ilas_config_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="core_ilas_config_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="status_ctrl_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_status_ctrl_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="core_status_ctrl_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="status_lane_cgs_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_status_lane_cgs_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="core_status_lane_cgs_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="status_lane_ifs_ready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_status_lane_ifs_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="core_status_lane_ifs_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="27" NAME="status_lane_latency" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_status_lane_latency">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="core_status_lane_latency"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="status_lane_emb_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_status_lane_emb_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="core_status_lane_emb_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="status_lane_frame_align_err_cnt" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_status_lane_frame_align_err_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="core_status_lane_frame_align_err_cnt"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="util_fmcjesdadc1_xcvr_rx_0" NAME="rx_phy0" TYPE="TARGET" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="phy_data"/>
            <PORTMAP LOGICAL="rxcharisk" PHYSICAL="phy_charisk"/>
            <PORTMAP LOGICAL="rxdisperr" PHYSICAL="phy_disperr"/>
            <PORTMAP LOGICAL="rxnotintable" PHYSICAL="phy_notintable"/>
            <PORTMAP LOGICAL="rxheader" PHYSICAL="phy_header"/>
            <PORTMAP LOGICAL="rxblock_sync" PHYSICAL="phy_block_sync"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="util_fmcjesdadc1_xcvr_rx_1" NAME="rx_phy1" TYPE="TARGET" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="phy_data"/>
            <PORTMAP LOGICAL="rxcharisk" PHYSICAL="phy_charisk"/>
            <PORTMAP LOGICAL="rxdisperr" PHYSICAL="phy_disperr"/>
            <PORTMAP LOGICAL="rxnotintable" PHYSICAL="phy_notintable"/>
            <PORTMAP LOGICAL="rxheader" PHYSICAL="phy_header"/>
            <PORTMAP LOGICAL="rxblock_sync" PHYSICAL="phy_block_sync"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9250_jesd_rx_axi_rx_cfg" NAME="rx_cfg" TYPE="TARGET" VLNV="analog.com:interface:jesd204_rx_cfg:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="lanes_disable" PHYSICAL="cfg_lanes_disable"/>
            <PORTMAP LOGICAL="links_disable" PHYSICAL="cfg_links_disable"/>
            <PORTMAP LOGICAL="beats_per_multiframe" PHYSICAL="cfg_beats_per_multiframe"/>
            <PORTMAP LOGICAL="octets_per_frame" PHYSICAL="cfg_octets_per_frame"/>
            <PORTMAP LOGICAL="lmfc_offset" PHYSICAL="cfg_lmfc_offset"/>
            <PORTMAP LOGICAL="sysref_oneshot" PHYSICAL="cfg_sysref_oneshot"/>
            <PORTMAP LOGICAL="sysref_disable" PHYSICAL="cfg_sysref_disable"/>
            <PORTMAP LOGICAL="buffer_delay" PHYSICAL="cfg_buffer_delay"/>
            <PORTMAP LOGICAL="buffer_early_release" PHYSICAL="cfg_buffer_early_release"/>
            <PORTMAP LOGICAL="disable_char_replacement" PHYSICAL="cfg_disable_char_replacement"/>
            <PORTMAP LOGICAL="err_statistics_reset" PHYSICAL="ctrl_err_statistics_reset"/>
            <PORTMAP LOGICAL="err_statistics_mask" PHYSICAL="ctrl_err_statistics_mask"/>
            <PORTMAP LOGICAL="disable_scrambler" PHYSICAL="cfg_disable_scrambler"/>
            <PORTMAP LOGICAL="frame_align_err_threshold" PHYSICAL="cfg_frame_align_err_threshold"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9250_jesd_rx_rx_status" NAME="rx_status" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_rx_status:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ctrl_state" PHYSICAL="status_ctrl_state"/>
            <PORTMAP LOGICAL="lane_cgs_state" PHYSICAL="status_lane_cgs_state"/>
            <PORTMAP LOGICAL="lane_emb_state" PHYSICAL="status_lane_emb_state"/>
            <PORTMAP LOGICAL="err_statistics_cnt" PHYSICAL="status_err_statistics_cnt"/>
            <PORTMAP LOGICAL="lane_ifs_ready" PHYSICAL="status_lane_ifs_ready"/>
            <PORTMAP LOGICAL="lane_latency" PHYSICAL="status_lane_latency"/>
            <PORTMAP LOGICAL="lane_frame_align_err_cnt" PHYSICAL="status_lane_frame_align_err_cnt"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9250_jesd_rx_rx_ilas_config" NAME="rx_ilas_config" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_rx_ilas_config:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="valid" PHYSICAL="ilas_config_valid"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="ilas_config_addr"/>
            <PORTMAP LOGICAL="data" PHYSICAL="ilas_config_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9250_jesd_rx_rx_event" NAME="rx_event" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_rx_event:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sysref_alignment_error" PHYSICAL="event_sysref_alignment_error"/>
            <PORTMAP LOGICAL="sysref_edge" PHYSICAL="event_sysref_edge"/>
            <PORTMAP LOGICAL="frame_alignment_error" PHYSICAL="event_frame_alignment_error"/>
            <PORTMAP LOGICAL="unexpected_lane_state_error" PHYSICAL="event_unexpected_lane_state_error"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_ad9250_jesd/rx_axi" HWVERSION="1.0" INSTANCE="axi_ad9250_jesd_rx_axi" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_jesd204_rx" VLNV="analog.com:user:axi_jesd204_rx:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="16384" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="NUM_LANES" VALUE="2"/>
        <PARAMETER NAME="NUM_LINKS" VALUE="1"/>
        <PARAMETER NAME="LINK_MODE" VALUE="1"/>
        <PARAMETER NAME="ENABLE_LINK_STATS" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_rx_axi_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44AA0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44AA3FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_ad9250_jesd_rx_axi_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In14"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="core_clk" SIGIS="clk" SIGNAME="util_fmcjesdadc1_xcvr_rx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="rx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_reset_ext" SIGIS="undef"/>
        <PORT DIR="O" NAME="core_reset" SIGIS="rst" SIGNAME="axi_ad9250_jesd_rx_axi_core_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="core_cfg_lanes_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_cfg_lanes_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="cfg_lanes_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="core_cfg_links_disable" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_cfg_links_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="cfg_links_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_beats_per_multiframe" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_cfg_beats_per_multiframe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="cfg_beats_per_multiframe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_octets_per_frame" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_cfg_octets_per_frame">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="cfg_octets_per_frame"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_disable_scrambler" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_cfg_disable_scrambler">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="cfg_disable_scrambler"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_disable_char_replacement" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_cfg_disable_char_replacement">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="cfg_disable_char_replacement"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_lmfc_offset" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_cfg_lmfc_offset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="cfg_lmfc_offset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_sysref_oneshot" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_cfg_sysref_oneshot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="cfg_sysref_oneshot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_sysref_disable" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_cfg_sysref_disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="cfg_sysref_disable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_cfg_buffer_early_release" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_cfg_buffer_early_release">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="cfg_buffer_early_release"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_buffer_delay" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_cfg_buffer_delay">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="cfg_buffer_delay"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="core_cfg_frame_align_err_threshold" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_cfg_frame_align_err_threshold">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="cfg_frame_align_err_threshold"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="core_ilas_config_valid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_ilas_config_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="ilas_config_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="core_ilas_config_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_ilas_config_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="ilas_config_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="core_ilas_config_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_ilas_config_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="ilas_config_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_event_sysref_alignment_error" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_event_sysref_alignment_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="event_sysref_alignment_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_event_sysref_edge" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_event_sysref_edge">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="event_sysref_edge"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_event_frame_alignment_error" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_event_frame_alignment_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="event_frame_alignment_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_event_unexpected_lane_state_error" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_event_unexpected_lane_state_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="event_unexpected_lane_state_error"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="core_ctrl_err_statistics_mask" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_ctrl_err_statistics_mask">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="ctrl_err_statistics_mask"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="core_ctrl_err_statistics_reset" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_ctrl_err_statistics_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="ctrl_err_statistics_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="core_status_err_statistics_cnt" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_status_err_statistics_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="status_err_statistics_cnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="core_status_ctrl_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_status_ctrl_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="status_ctrl_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="core_status_lane_cgs_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_status_lane_cgs_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="status_lane_cgs_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="core_status_lane_emb_state" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_status_lane_emb_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="status_lane_emb_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="core_status_lane_ifs_ready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_status_lane_ifs_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="status_lane_ifs_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="27" NAME="core_status_lane_latency" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_status_lane_latency">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="status_lane_latency"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="core_status_lane_frame_align_err_cnt" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_status_lane_frame_align_err_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="status_lane_frame_align_err_cnt"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M08_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="14"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_ddr_cntrl_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9250_jesd_rx_axi_rx_cfg" NAME="rx_cfg" TYPE="INITIATOR" VLNV="analog.com:interface:jesd204_rx_cfg:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="lanes_disable" PHYSICAL="core_cfg_lanes_disable"/>
            <PORTMAP LOGICAL="links_disable" PHYSICAL="core_cfg_links_disable"/>
            <PORTMAP LOGICAL="beats_per_multiframe" PHYSICAL="core_cfg_beats_per_multiframe"/>
            <PORTMAP LOGICAL="octets_per_frame" PHYSICAL="core_cfg_octets_per_frame"/>
            <PORTMAP LOGICAL="lmfc_offset" PHYSICAL="core_cfg_lmfc_offset"/>
            <PORTMAP LOGICAL="sysref_oneshot" PHYSICAL="core_cfg_sysref_oneshot"/>
            <PORTMAP LOGICAL="sysref_disable" PHYSICAL="core_cfg_sysref_disable"/>
            <PORTMAP LOGICAL="err_statistics_reset" PHYSICAL="core_ctrl_err_statistics_reset"/>
            <PORTMAP LOGICAL="err_statistics_mask" PHYSICAL="core_ctrl_err_statistics_mask"/>
            <PORTMAP LOGICAL="buffer_early_release" PHYSICAL="core_cfg_buffer_early_release"/>
            <PORTMAP LOGICAL="buffer_delay" PHYSICAL="core_cfg_buffer_delay"/>
            <PORTMAP LOGICAL="disable_char_replacement" PHYSICAL="core_cfg_disable_char_replacement"/>
            <PORTMAP LOGICAL="disable_scrambler" PHYSICAL="core_cfg_disable_scrambler"/>
            <PORTMAP LOGICAL="frame_align_err_threshold" PHYSICAL="core_cfg_frame_align_err_threshold"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9250_jesd_rx_rx_ilas_config" NAME="rx_ilas_config" TYPE="TARGET" VLNV="analog.com:interface:jesd204_rx_ilas_config:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="valid" PHYSICAL="core_ilas_config_valid"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="core_ilas_config_addr"/>
            <PORTMAP LOGICAL="data" PHYSICAL="core_ilas_config_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9250_jesd_rx_rx_event" NAME="rx_event" TYPE="TARGET" VLNV="analog.com:interface:jesd204_rx_event:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sysref_alignment_error" PHYSICAL="core_event_sysref_alignment_error"/>
            <PORTMAP LOGICAL="sysref_edge" PHYSICAL="core_event_sysref_edge"/>
            <PORTMAP LOGICAL="frame_alignment_error" PHYSICAL="core_event_frame_alignment_error"/>
            <PORTMAP LOGICAL="unexpected_lane_state_error" PHYSICAL="core_event_unexpected_lane_state_error"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9250_jesd_rx_rx_status" NAME="rx_status" TYPE="TARGET" VLNV="analog.com:interface:jesd204_rx_status:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ctrl_state" PHYSICAL="core_status_ctrl_state"/>
            <PORTMAP LOGICAL="lane_cgs_state" PHYSICAL="core_status_lane_cgs_state"/>
            <PORTMAP LOGICAL="lane_emb_state" PHYSICAL="core_status_lane_emb_state"/>
            <PORTMAP LOGICAL="lane_ifs_ready" PHYSICAL="core_status_lane_ifs_ready"/>
            <PORTMAP LOGICAL="lane_latency" PHYSICAL="core_status_lane_latency"/>
            <PORTMAP LOGICAL="lane_frame_align_err_cnt" PHYSICAL="core_status_lane_frame_align_err_cnt"/>
            <PORTMAP LOGICAL="err_statistics_cnt" PHYSICAL="core_status_err_statistics_cnt"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_ad9250_xcvr" HWVERSION="1.0" INSTANCE="axi_ad9250_xcvr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_adxcvr" VLNV="analog.com:user:axi_adxcvr:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ID" VALUE="0"/>
        <PARAMETER NAME="NUM_OF_LANES" VALUE="2"/>
        <PARAMETER NAME="XCVR_TYPE" VALUE="2"/>
        <PARAMETER NAME="FPGA_TECHNOLOGY" VALUE="1"/>
        <PARAMETER NAME="FPGA_FAMILY" VALUE="2"/>
        <PARAMETER NAME="SPEED_GRADE" VALUE="20"/>
        <PARAMETER NAME="DEV_PACKAGE" VALUE="3"/>
        <PARAMETER NAME="FPGA_VOLTAGE" VALUE="970"/>
        <PARAMETER NAME="TX_OR_RX_N" VALUE="0"/>
        <PARAMETER NAME="QPLL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="LPM_OR_DFE_N" VALUE="0"/>
        <PARAMETER NAME="RATE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="TX_DIFFCTRL" VALUE="&quot;01000&quot;"/>
        <PARAMETER NAME="TX_POSTCURSOR" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="TX_PRECURSOR" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="SYS_CLK_SEL" VALUE="0x0"/>
        <PARAMETER NAME="OUT_CLK_SEL" VALUE="0x2"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ad9250_xcvr_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A60000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A6FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="up_es_enb_0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_es_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_es_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_es_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_es_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_es_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_wr_0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_es_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_es_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_reset_0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_es_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_es_reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_es_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_es_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_es_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_es_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_es_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_es_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_ready_0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_es_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_es_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_pll_locked_0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_pll_locked_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_rx_pll_locked_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_rst_0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_rx_rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_user_ready_0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_user_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_rx_user_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_rst_done_0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_rst_done_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_rx_rst_done_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_lpm_dfe_n_0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_lpm_dfe_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_rx_lpm_dfe_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_rate_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_rate_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_rx_rate_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="up_ch_sys_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_sys_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_rx_sys_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_out_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_out_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_rx_out_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_diffctrl_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_postcursor_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_precursor_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="up_ch_enb_0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_rx_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_ch_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_rx_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_wr_0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_rx_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_ch_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_rx_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_ch_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_rx_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_ready_0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_rx_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_enb_1" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_es_enb_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_es_enb_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_es_addr_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_es_addr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_es_addr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_wr_1" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_es_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_es_wr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_reset_1" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_es_reset_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_es_reset_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_es_wdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_es_wdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_es_wdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_es_rdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_es_rdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_es_rdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_ready_1" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_es_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_es_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_pll_locked_1" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_pll_locked_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_rx_pll_locked_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_rst_1" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_rst_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_rx_rst_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_user_ready_1" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_user_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_rx_user_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_rst_done_1" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_rst_done_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_rx_rst_done_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_lpm_dfe_n_1" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_lpm_dfe_n_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_rx_lpm_dfe_n_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_rate_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_rate_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_rx_rate_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="up_ch_sys_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_sys_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_rx_sys_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="up_ch_out_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_out_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_rx_out_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_diffctrl_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_postcursor_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="up_ch_tx_precursor_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="up_ch_enb_1" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_enb_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_rx_enb_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="up_ch_addr_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_addr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_rx_addr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_ch_wr_1" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_rx_wr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_ch_wdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_wdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_rx_wdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_ch_rdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_rdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_rx_rdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_ch_ready_1" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_rx_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_status" SIGIS="undef"/>
        <PORT DIR="O" NAME="up_pll_rst" SIGIS="rst" SIGNAME="axi_ad9250_xcvr_up_pll_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_qpll_rst_0"/>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_cpll_rst_0"/>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_cpll_rst_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M06_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_ddr_cntrl_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9250_xcvr_m_axi" DATAWIDTH="32" NAME="m_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_ddr_cntrl_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9250_xcvr_up_es_0" NAME="up_es_0" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_es_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_es_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_es_wr_0"/>
            <PORTMAP LOGICAL="reset" PHYSICAL="up_es_reset_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_es_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_es_rdata_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_es_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9250_xcvr_up_ch_0" NAME="up_ch_0" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_ch_pll_locked_0"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_ch_rst_0"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_ch_user_ready_0"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_ch_rst_done_0"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_ch_lpm_dfe_n_0"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_ch_rate_0"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_ch_sys_clk_sel_0"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_ch_out_clk_sel_0"/>
            <PORTMAP LOGICAL="tx_diffctrl" PHYSICAL="up_ch_tx_diffctrl_0"/>
            <PORTMAP LOGICAL="tx_postcursor" PHYSICAL="up_ch_tx_postcursor_0"/>
            <PORTMAP LOGICAL="tx_precursor" PHYSICAL="up_ch_tx_precursor_0"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_ch_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_ch_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_ch_wr_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_ch_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_ch_rdata_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_ch_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9250_xcvr_up_es_1" NAME="up_es_1" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_es_enb_1"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_es_addr_1"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_es_wr_1"/>
            <PORTMAP LOGICAL="reset" PHYSICAL="up_es_reset_1"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_es_wdata_1"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_es_rdata_1"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_es_ready_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9250_xcvr_up_ch_1" NAME="up_ch_1" TYPE="INITIATOR" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_ch_pll_locked_1"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_ch_rst_1"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_ch_user_ready_1"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_ch_rst_done_1"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_ch_lpm_dfe_n_1"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_ch_rate_1"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_ch_sys_clk_sel_1"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_ch_out_clk_sel_1"/>
            <PORTMAP LOGICAL="tx_diffctrl" PHYSICAL="up_ch_tx_diffctrl_1"/>
            <PORTMAP LOGICAL="tx_postcursor" PHYSICAL="up_ch_tx_postcursor_1"/>
            <PORTMAP LOGICAL="tx_precursor" PHYSICAL="up_ch_tx_precursor_1"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_ch_enb_1"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_ch_addr_1"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_ch_wr_1"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_ch_wdata_1"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_ch_rdata_1"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_ch_ready_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="memaddr" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xBFFFFFFF" INSTANCE="axi_ddr_cntrl" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_ddr_cntrl"/>
        <PERIPHERAL INSTANCE="util_fmcjesdadc1_xcvr"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="20" FULLNAME="/axi_cpu_interconnect" HWVERSION="2.1" INSTANCE="axi_cpu_interconnect" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="9"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_cpu_interconnect_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ACLK" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ACLK" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ACLK" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ACLK" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ACLK" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DP_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_awready" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_wready" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_bready" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_arready" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_rready" SIGIS="undef" SIGNAME="axi_ad9250_core_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M08_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_awready" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M08_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_wready" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_bready" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M08_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_arready" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M08_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_rready" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sys_mb_M_AXI_DP" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M05_AXI" DATAWIDTH="32" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M05_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M05_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M05_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M05_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M05_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M05_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M06_AXI" DATAWIDTH="32" NAME="M06_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M06_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M06_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M06_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M06_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M06_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M06_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M06_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M07_AXI" DATAWIDTH="32" NAME="M07_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M07_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M07_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M07_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M07_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M07_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M07_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M07_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M07_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M07_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M07_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M07_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M07_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M07_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M07_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M07_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M08_AXI" DATAWIDTH="32" NAME="M08_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M08_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M08_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M08_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M08_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M08_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M08_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M08_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M08_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M08_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M08_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M08_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M08_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M08_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M08_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M08_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M08_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M08_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M08_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M08_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_ddr_cntrl" HWVERSION="4.2" INSTANCE="axi_ddr_cntrl" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="mig_7series" VLNV="xilinx.com:ip:mig_7series:4.2">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="memmap" NAME="memaddr" RANGE="1073741824" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="memmap" NAME="memaddr" RANGE="1073741824" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="NoOfControllers" VALUE="1"/>
        <PARAMETER NAME="COMBINED_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="REFCLK_TYPE" VALUE="NONE"/>
        <PARAMETER NAME="MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="TEMP_MON_CONTROL" VALUE="EXTERNAL"/>
        <PARAMETER NAME="POLARITY" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="USE_AXI" VALUE="1"/>
        <PARAMETER NAME="ECC" VALUE="OFF"/>
        <PARAMETER NAME="DDR3_DQ_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DDR3_DQS_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="DDR3_DM_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="DDR3_DQS_CNT_WIDTH" VALUE="3"/>
        <PARAMETER NAME="DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR3_ADDR_WIDTH" VALUE="28"/>
        <PARAMETER NAME="DDR3_nCK_PER_CLK" VALUE="4"/>
        <PARAMETER NAME="DDR3_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
        <PARAMETER NAME="PHASE" VALUE="0.000"/>
        <PARAMETER NAME="UI_EXTRA_CLOCKS" VALUE="TRUE"/>
        <PARAMETER NAME="MMCM_VCO" VALUE="800"/>
        <PARAMETER NAME="MMCM_CLKOUT0_FREQ" VALUE="100000000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_FREQ" VALUE="800000000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_FREQ" VALUE="800000000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_FREQ" VALUE="800000000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_FREQ" VALUE="800000000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_EN" VALUE="TRUE"/>
        <PARAMETER NAME="MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="30"/>
        <PARAMETER NAME="C_S_AXI_MEM_SIZE" VALUE="1073741824"/>
        <PARAMETER NAME="QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C0_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C0_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C0_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C0_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C0_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C0_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C0_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C0_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C0_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C0_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C0_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C0_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C0_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C0_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C0_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C0_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C1_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C1_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C1_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C1_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C1_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C1_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C1_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C1_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C1_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C1_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C1_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C1_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C1_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C1_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C1_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C1_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C1_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C2_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C2_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C2_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C2_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C2_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C2_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C2_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C2_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C2_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C2_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C2_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C2_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C2_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C2_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C2_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C2_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C2_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C3_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C3_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C3_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C3_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C3_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C3_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C3_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C3_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C3_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C3_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C3_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C3_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C3_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C3_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C3_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C3_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C3_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C4_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C4_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C4_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C4_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C4_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C4_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C4_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C4_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C4_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C4_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C4_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C4_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C4_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C4_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C4_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C4_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C4_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C4_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C4_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C4_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C5_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C5_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C5_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C5_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C5_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C5_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C5_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C5_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C5_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C5_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C5_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C5_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C5_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C5_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C5_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C5_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C5_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C5_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C5_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C5_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C6_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C6_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C6_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C6_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C6_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C6_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C6_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C6_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C6_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C6_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C6_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C6_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C6_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C6_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C6_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C6_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C6_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C6_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C6_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C6_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C7_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C7_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C7_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C7_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C7_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C7_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C7_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C7_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C7_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C7_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C7_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C7_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C7_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C7_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C7_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C7_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C7_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C7_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C7_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C7_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="XML_INPUT_FILE" VALUE="kc705_system_mig.prj"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="MIG_DONT_TOUCH_PARAM" VALUE="Custom"/>
        <PARAMETER NAME="BOARD_MIG_PARAM" VALUE="Custom"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_ddr_cntrl_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MEMORY_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x80000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xBFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="11" NAME="device_temp_i" RIGHT="0" SIGIS="undef" SIGNAME="GND_12_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_12" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sys_rst" SIGIS="rst" SIGNAME="External_Ports_sys_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="63" NAME="ddr3_dq" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_ddr3_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr3_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="ddr3_dqs_p" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_ddr3_dqs_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr3_dqs_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="ddr3_dqs_n" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_ddr3_dqs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr3_dqs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="ddr3_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_ddr3_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr3_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ddr3_ba" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_ddr3_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr3_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr3_ras_n" SIGIS="undef" SIGNAME="axi_ddr_cntrl_ddr3_ras_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr3_ras_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr3_cas_n" SIGIS="undef" SIGNAME="axi_ddr_cntrl_ddr3_cas_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr3_cas_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr3_we_n" SIGIS="undef" SIGNAME="axi_ddr_cntrl_ddr3_we_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr3_we_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr3_reset_n" SIGIS="rst" SIGNAME="axi_ddr_cntrl_ddr3_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr3_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ddr3_ck_p" RIGHT="0" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ddr3_ck_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr3_ck_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ddr3_ck_n" RIGHT="0" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ddr3_ck_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr3_ck_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ddr3_cke" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_ddr3_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr3_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ddr3_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_ddr3_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr3_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ddr3_dm" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_ddr3_dm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr3_dm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ddr3_odt" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_ddr3_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="ddr3_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ui_clk_sync_rst" SIGIS="rst" SIGNAME="axi_ddr_cntrl_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_200m_rstgen" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="ui_clk" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_200m_rstgen" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ui_addn_clk_0" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rom_sys_0" PORT="clk"/>
            <CONNECTION INSTANCE="sys_rstgen" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="sys_mb" PORT="Clk"/>
            <CONNECTION INSTANCE="sys_dlmb" PORT="LMB_Clk"/>
            <CONNECTION INSTANCE="sys_ilmb" PORT="LMB_Clk"/>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="LMB_Clk"/>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="LMB_Clk"/>
            <CONNECTION INSTANCE="axi_spi" PORT="ext_spi_clk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_ACLK"/>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_ACLK"/>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_ACLK"/>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="aclk1"/>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_clk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_ACLK"/>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_ACLK"/>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_ACLK"/>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="External_Ports" PORT="ddr_clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="29" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="29" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mmcm_locked" SIGIS="undef" SIGNAME="axi_ddr_cntrl_mmcm_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="dcm_locked"/>
            <CONNECTION INSTANCE="sys_200m_rstgen" PORT="dcm_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sys_clk_p" SIGIS="clk" SIGNAME="External_Ports_sys_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sys_clk_n" SIGIS="clk" SIGNAME="External_Ports_sys_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="init_calib_complete" SIGIS="undef"/>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_ddr_cntrl_DDR3" DATAWIDTH="8" NAME="DDR3" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddrx:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
          <PARAMETER NAME="MEMORY_PART"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="DQ" PHYSICAL="ddr3_dq"/>
            <PORTMAP LOGICAL="DQS_P" PHYSICAL="ddr3_dqs_p"/>
            <PORTMAP LOGICAL="DQS_N" PHYSICAL="ddr3_dqs_n"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="ddr3_addr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="ddr3_ba"/>
            <PORTMAP LOGICAL="RAS_N" PHYSICAL="ddr3_ras_n"/>
            <PORTMAP LOGICAL="CAS_N" PHYSICAL="ddr3_cas_n"/>
            <PORTMAP LOGICAL="WE_N" PHYSICAL="ddr3_we_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="ddr3_reset_n"/>
            <PORTMAP LOGICAL="CK_P" PHYSICAL="ddr3_ck_p"/>
            <PORTMAP LOGICAL="CK_N" PHYSICAL="ddr3_ck_n"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="ddr3_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="ddr3_cs_n"/>
            <PORTMAP LOGICAL="DM" PHYSICAL="ddr3_dm"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="ddr3_odt"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mem_interconnect_M00_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="30"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_ddr_cntrl_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="SYS_CLK" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="sys_clk_p"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="sys_clk_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/axi_gpio" HWVERSION="2.0" INSTANCE="axi_gpio" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="GPIO_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 GPIO DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 GPIO TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-2 GPIO DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-2 GPIO TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Global Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output&#xA;  0 - Disabled&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel-2 Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 2 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 Interrupt Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 Interrupt Status&#xA;  0 - No Channel 1 input interrupt&#xA;  1 - Channel 1 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel-2 Interrupt Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 2 Interrupt Status&#xA;  0 - No Channel 2 input interrupt&#xA;  1 - Channel 2 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_gpio_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x40000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ip2intc_irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_gpio_ip2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio_io_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gpio0_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio0_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio0_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_t" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_gpio_io_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio0_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio2_io_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gpio1_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio1_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio1_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio2_io_t" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_gpio2_io_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpio1_t"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M04_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_ddr_cntrl_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio_io_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio2_io_i"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio2_io_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/axi_intc" HWVERSION="4.1" INSTANCE="axi_intc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="INTERRUPT_CNTLR" MODTYPE="axi_intc" VLNV="xilinx.com:ip:axi_intc:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_intc;v=v4_1;d=pg099-axi-intc.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="16"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Status Register.&#xA;For each bit up to number of periperhal interrupts:&#xA;  R - Reads active interrupt signal.&#xA;  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.&#xA;For remaining bits defined by number of software interrupts:&#xA;  R - Reads software interrupt value.&#xA;  W - Writes software interrupt value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IPR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Pending Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="16"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Pending Register.&#xA;For each bit:&#xA;  R - Reads logical AND of bits in ISR and IER.&#xA;  W - No effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="16"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Enable Register.&#xA;For each bit:&#xA;  R - Reads interrupt enable value.&#xA;  W - Writes interrupt enable value.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IAR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Acknowledge Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="16"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Acknowledge Register.&#xA;For each bit:&#xA;  W - Acknowledge interrupt.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SIE">
              <PROPERTY NAME="DESCRIPTION" VALUE="Set Interrupt Enables"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10"/>
              <PROPERTY NAME="SIZE" VALUE="16"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Set Interrupt Enables&#xA;For each bit:&#xA;  R - Reads active interrupt.&#xA;  W - Writing 1 enables the interrupt, writing 0 has no effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToSet"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CIE">
              <PROPERTY NAME="DESCRIPTION" VALUE="Clear Interrupt Enables"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14"/>
              <PROPERTY NAME="SIZE" VALUE="16"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Clear Interrupt Enables&#xA;For each bit:&#xA;  R - Reads active interrupt.&#xA;  W - Writing 1 disables the interrupt, writing 0 has no effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x18"/>
              <PROPERTY NAME="SIZE" VALUE="5"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="IVN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Number.&#xA;  R - Reads ordinal of highest priority, enabled, active interrupt.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="MER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Master Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="ME">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master IRQ Enable.&#xA;  0 - All interrupts disabled.&#xA;  1 - All interrupts can be enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="HIE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Hardware Interrupt Enable.&#xA;  0 - HW interrupts disabled.&#xA;  1 - HW interrupts enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IMR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Mode Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x20"/>
              <PROPERTY NAME="SIZE" VALUE="16"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="INT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Mode Register.&#xA;For each bit:&#xA;  R - Reads interrupt mode.&#xA;  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ILR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Level Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x24"/>
              <PROPERTY NAME="SIZE" VALUE="5"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="ILN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Level Number.&#xA;  R - Reads ordinal of highest priority interrupt not allowed to generate IRQ.&#xA;  W - Writes ordinal of highest priority interrupt not allowed to generate IRQ.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[0]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 0"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x100"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 0 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[1]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 1"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x104"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 1 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[2]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 2"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x108"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 2 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[3]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 3"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 3 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[4]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 4"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x110"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 4 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[5]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 5"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x114"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 5 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[6]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 6"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x118"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 6 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[7]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 7"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 7 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[8]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 8"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 8 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[9]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 9"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x124"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 9 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[10]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 10"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 10 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[11]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 11"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x12C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 11 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[12]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 12"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x130"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 12 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[13]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 13"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x134"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 13 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[14]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 14"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x138"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 14 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[15]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 15"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x13C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 15 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[16]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 16"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x140"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 16 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[17]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 17"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x144"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 17 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[18]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 18"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x148"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 18 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[19]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 19"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 19 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[20]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 20"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x150"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 20 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[21]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 21"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x154"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 21 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[22]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 22"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x158"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 22 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[23]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 23"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x15C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 23 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[24]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 24"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x160"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 24 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[25]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 25"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x164"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 25 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[26]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 26"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x168"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 26 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[27]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 27"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x16C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 27 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[28]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 28"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x170"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 28 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[29]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 29"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x174"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 29 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[30]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 30"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x178"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 30 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVAR[31]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 31"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x17C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 31 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[0]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 0"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x200"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 0 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[1]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 1"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x208"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 1 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[2]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 2"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x210"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 2 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[3]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 3"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x218"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 3 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[4]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 4"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x220"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 4 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[5]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 5"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x228"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 5 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[6]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 6"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x230"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 6 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[7]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 7"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x238"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 7 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[8]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 8"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x240"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 8 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[9]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 9"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x248"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 9 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[10]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 10"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x250"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 10 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[11]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 11"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x258"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 11 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[12]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 12"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x260"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 12 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[13]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 13"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x268"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 13 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[14]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 14"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x270"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 14 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[15]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 15"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x278"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 15 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[16]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 16"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x280"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 16 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[17]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 17"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x288"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 17 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[18]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 18"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x290"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 18 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[19]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 19"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x298"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 19 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[20]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 20"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2A0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 20 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[21]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 21"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2A8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 21 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[22]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 22"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2B0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 22 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[23]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 23"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2B8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 23 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[24]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 24"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2C0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 24 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[25]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 25"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2C8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 25 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[26]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 26"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2D0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 26 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[27]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 27"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2D8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 27 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[28]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 28"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2E0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 28 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[29]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 29"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2E8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 29 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[30]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 30"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2F0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 30 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IVEAR[31]">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Vector Address Register 31"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x2F8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x00000000000000010"/>
              <FIELDS>
                <FIELD NAME="IVA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt vector address of active interrupt 31 with highest priority.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="system_axi_intc_0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_NUM_INTR_INPUTS" VALUE="16"/>
        <PARAMETER NAME="C_NUM_SW_INTR" VALUE="0"/>
        <PARAMETER NAME="C_KIND_OF_INTR" VALUE="0xffffffff"/>
        <PARAMETER NAME="C_KIND_OF_EDGE" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_KIND_OF_LVL" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_ASYNC_INTR" VALUE="0xFFFFF3EF"/>
        <PARAMETER NAME="C_NUM_SYNC_FF" VALUE="2"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_IVAR_RESET_VALUE" VALUE="0x0000000000000010"/>
        <PARAMETER NAME="C_ENABLE_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_IPR" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SIE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CIE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_IVR" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ILR" VALUE="0"/>
        <PARAMETER NAME="C_IRQ_IS_LEVEL" VALUE="1"/>
        <PARAMETER NAME="C_IRQ_ACTIVE" VALUE="0x1"/>
        <PARAMETER NAME="C_DISABLE_SYNCHRONIZERS" VALUE="0"/>
        <PARAMETER NAME="C_MB_CLK_NOT_CONNECTED" VALUE="1"/>
        <PARAMETER NAME="C_HAS_FAST" VALUE="0"/>
        <PARAMETER NAME="C_EN_CASCADE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_CASCADE_MASTER" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_intc_0"/>
        <PARAMETER NAME="Sense_of_IRQ_Level_Type" VALUE="Active_High"/>
        <PARAMETER NAME="Sense_of_IRQ_Edge_Type" VALUE="Rising"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_MHZ" VALUE="100.0"/>
        <PARAMETER NAME="C_PROCESSOR_CLK_FREQ_MHZ" VALUE="100.0"/>
        <PARAMETER NAME="C_IRQ_CONNECTION" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="INTR_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x41200000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x41200FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="intr" RIGHT="0" SENSITIVITY="NULL:LEVEL_HIGH:NULL:NULL:LEVEL_HIGH:EDGE_RISING:NULL:NULL:NULL:NULL:NULL:EDGE_RISING:NULL:NULL:NULL:NULL" SIGIS="INTERRUPT" SIGNAME="sys_concat_intc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SIGIS="undef" SIGNAME="axi_intc_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Interrupt"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M01_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_ddr_cntrl_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_intc_interrupt" NAME="interrupt" TYPE="INITIATOR" VLNV="xilinx.com:interface:mbinterrupt:1.0">
          <PARAMETER NAME="SENSITIVITY" VALUE="LEVEL_HIGH"/>
          <PARAMETER NAME="LOW_LATENCY" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="INTERRUPT" PHYSICAL="irq"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="system_axi_mem_interconnect_0" BDTYPE="SBD" COREREVISION="11" DRIVERMODE="CORE" FULLNAME="/axi_mem_interconnect" HWVERSION="1.0" INSTANCE="axi_mem_interconnect" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="system_axi_mem_interconnect_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="3"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="2"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_mem_interconnect_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk1" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="sys_200m_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_200m_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_DC_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="M_AXI_IC_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_awready" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_wready" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_bready" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_arready" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_rready" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="29" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="29" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_ddr_cntrl_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sys_mb_M_AXI_DC" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="4"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_ddr_cntrl_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_mb_M_AXI_IC" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_ddr_cntrl_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9250_xcvr_m_axi" DATAWIDTH="32" NAME="S02_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_ddr_cntrl_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_mem_interconnect_M00_AXI" DATAWIDTH="512" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="30"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_ddr_cntrl_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="18" FULLNAME="/axi_spi" HWVERSION="3.2" INSTANCE="axi_spi" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_quad_spi" VLNV="xilinx.com:ip:axi_quad_spi:3.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_quad_spi;v=v3_2;d=pg153-axi-quad-spi.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="AXI_LITE" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="XIP_Config_Reg">
              <PROPERTY NAME="DESCRIPTION" VALUE="XIP Configuration Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x60"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="CPHA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="CPHA&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPOL">
                  <PROPERTY NAME="DESCRIPTION" VALUE="CPOL&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="XIP_Status_Reg">
              <PROPERTY NAME="DESCRIPTION" VALUE="XIP Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x64"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x1"/>
              <FIELDS>
                <FIELD NAME="RX_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Receiver Empty.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Receiver Full.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Master_MODF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master mode fault. This bit is set to 1 if the spisel line is deasserted.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPOL_CPHA_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="CPOL_CPHA Error.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AXI_Transaction_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI Transaction Error.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SRR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Software Reset Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x40"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The only allowed operation on this register is a write of 0x0000000a, which resets the AXI Quad SPI core.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPICR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x60"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x180"/>
              <FIELDS>
                <FIELD NAME="LOOP">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Local loopback mode&#xA;Enables local loopback operation and is functional only in standard SPI master mode.&#xA;When set to:   0 - Normal operation.   1 - Loopback mode. The transmitter output is internally connected to the receiver input. The receiver and transmitter operate normally, except that received data (from remote slave) is ignored.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SPE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="SPI system enable&#xA;When set to:&#xA;  0 - SPI system disabled. Both master and slave outputs are in 3-state and slave inputs are ignored.&#xA;  1 - SPI system enabled. Master outputs active (for example, IO0 (MOSI) and SCK in idle state) and slave outputs become active if SS becomes asserted. The master starts transferring when transmit data is available.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Master">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master (SPI master mode)&#xA;Setting this bit configures the SPI device as a master or a slave.&#xA;When set to:&#xA;  0 - Slave configuration.&#xA;  1 - Master configuration.&#xA;In dual/quad SPI mode only the master mode of the core is allowed.&#xA;Standard Slave mode is not supported for SCK ratio = 2&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPOL">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Clock polarity&#xA;Setting this bit defines clock polarity.&#xA;When set to:&#xA;  0 - Active-High clock; SCK idles Low.&#xA;  1 - Active-Low clock; SCK idles High.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPHA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Clock phase&#xA;Setting this bit selects one of two fundamentally different transfer formats.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Transmit FIFO reset&#xA;When written to 1, this bit forces a reset of the transmit FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.&#xA;When set to:   0 - Transmit FIFO normal operation.   1 - Reset transmit FIFO pointer&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_FIFO_Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Receive FIFO reset&#xA;When written to 1, this bit forces a reset of the receive FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.&#xA;When set to:   0 - Receive FIFO normal operation.   1 - Reset receive FIFO pointer.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Manual_Slave_Select_Assertion_Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Manual slave select assertion enable&#xA;This bit forces the data in the slave select register to be asserted on the slave select output anytime the device is configured as a master and the device is enabled (SPE asserted).&#xA;This bit has no effect on slave operation.&#xA;When set to:   0 - Slave select output asserted by master core logic.   1 - Slave select output follows data in slave select register. The manual slave assertion mode is supported in standard SPI mode only.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Master_Transaction_Inhibit">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master transaction inhibit&#xA;This bit inhibits master transactions.&#xA;This bit has no effect on slave operation.&#xA;When set to:   0 - Master transactions enabled.   1 - Master transactions disabled. This bit immediately inhibits the transaction. Setting this bit while transfer is in progress would result in unpredictable outcome&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="LSB_First">
                  <PROPERTY NAME="DESCRIPTION" VALUE="LSB first&#xA;This bit selects LSB first data transfer format.&#xA;The default transfer format is MSB first.&#xA;When set to:&#xA;  0 - MSB first transfer format.&#xA;  1 - LSB first transfer format.&#xA;In Dual/Quad SPI mode, only the MSB first mode of the core is allowed.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x64"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0A5"/>
              <FIELDS>
                <FIELD NAME="RX_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Receive Empty.&#xA;When a receive FIFO exists, this bit is set High when the receive FIFO is empty. The occupancy of the FIFO is decremented with each FIFO read operation.&#xA;Note: When FIFOs do not exist, this bit is set High when the receive register has been read (this option is available only in standard SPI mode). This bit is cleared at the end of a successful SPI transfer. For dual/quad SPI mode, the FIFO is always present in the core.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Receive full.&#xA;When a receive FIFO exists, this bit is set High when the receive FIFO is full. The occupancy of the FIFO is incremented with the completion of each SPI transaction.&#xA;Note: When FIFOs do not exist, this bit is set High when an SPI transfer has completed (this option is available only in standard SPI mode). Rx_Empty and Rx_Full are complements in this case&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Transmit empty.&#xA;When a transmit FIFO exists, this bit is set to High when the transmit FIFO is empty. This bit goes High as soon as the TX FIFO becomes empty. While this bit is High, the last byte of the data that is to be transmitted would still be in the pipeline.&#xA;The occupancy of the FIFO is decremented with the completion of each SPI transfer.&#xA;Note: When FIFOs do not exist, this bit is set with the completion of an SPI transfer (this option is available only in standard SPI mode). Either with or without FIFOs, this bit is cleared on an AXI write to the FIFO or transmit register. For Dual/Quad SPI mode, the FIFO is always present in the core.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Transmit full.&#xA;When a transmit FIFO exists, this bit is set High when the transmit FIFO is full.&#xA;Note: When FIFOs do not exist, this bit is set High when an AXI write to the transmit register has been made (this option is available only in standard SPI mode). This bit is cleared when the SPI transfer is completed&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="MODF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Mode-fault error flag.&#xA;This flag is set if the SS signal goes active while the SPI device is configured as a master. MODF is automatically cleared by reading the SPISR. &#xA;A Low-to-High MODF transition generates a single-cycle strobe interrupt.   0 - No error.   1 - Error condition detected&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Mode_Select">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Slave_Mode_Select flag.&#xA;This flag is asserted when the core is configured in slave mode. Slave_Mode_Select is activated as soon as the master SPI core asserts the chip select pin for the core.&#xA;1 - Default in standard mode.&#xA;0 - Asserted when core configured in slave mode and selected by external SPI master.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPOL_CPHA_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="CPOL_CPHA_Error flag.&#xA;When set to:   0 - Default.   1 - The CPOL and CPHA are set to 01 or 10. When the SPI memory is chosen as either Winbond, Micron or Spansion, and CPOL and CPHA are configured as 01 or 10, this bit is set.&#xA;These memories support CPOL=CPHA mode in 00 or in 11 mode. CPOL_CPHA_Error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_mode_error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Slave mode error flag.&#xA;When set to:   1 - This bit is set when the core is configured with dual or quad SPI mode and the master is set to 0 in the control register (SPICR).   0 - Master mode is set in the control register (SPICR). Note: Quad SPI mode, only the master mode of the core is allowed. Slave mode error flag is only applicable when the core is configured either in dual or qu ad mode in legacy or enhanced AXI4 mode interface&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="MSB_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="MSB error flag.&#xA;When set to:   0 - Default.   1 - This bit is set when the core is configured to transfer the SPI transactions in either dual or quad SPI mode and LSB first bit is set in the control register (SPICR). Note: In dual/quad SPI mode, only the MSB first mode of the core is allowed. MSB error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Loopback_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Loopback error flag.&#xA;When set to:   0 - Default. The loopback bit in the control register is at default state.   1 - When the SPI command, address, and data bits are set to be transferred in other than standard SPI protocol mode and this bit is set in control register (SPICR). Note: Loopback is only allowed when the core is configured in standard mode. Other modes setting of the bit causes an error and the interrupt bit is set in legacy or enhanced mode AXI4 interface&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Command_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Command error flag.&#xA;When set to:   0 - Default.   1 - When the core is configured in dual/quad SPI mode and the first entry in the SPI DTR FIFO (after reset) do not match with the supported command list for the particular memory, this bit is set. Note: Command error is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPI_SSR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Slave Select Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x70"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0xFFFF"/>
              <FIELDS>
                <FIELD NAME="Selected_Slave">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Active-Low, one-hot encoded slave select&#xA;The slaves are numbered right to left starting at zero with the LSB. The slave numbers correspond to the indexes of signal SS&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPI_TXFIFO_OR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Transmit FIFO Occupancy Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x74"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Occupancy_Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The binary value plus 1 yields the occupancy.&#xA;Bit width is log(FIFO Depth). &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPI_RXFIFO_OR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Receive FIFO Occupancy Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x78"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Occupancy_Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The binary value plus 1 yields the occupancy. &#xA;Bit width is log(FIFO Depth). &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="DGIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Device Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="GIE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable.&#xA;Allows passing all individually enabled interrupts to the interrupt controller.&#xA;When set to:   0 - Disabled.   1 - Enabled. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPI_DTR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Data Transmit Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x68"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TX_Data">
                  <PROPERTY NAME="DESCRIPTION" VALUE="SPI Transmit Data.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPI_DRR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Data Receive Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x6C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RX_Data">
                  <PROPERTY NAME="DESCRIPTION" VALUE="SPI Receive Data&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IPISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x20"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MODF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Mode-fault error.&#xA;This interrupt is generated if the SS signal goes active while the SPI device is configured as a master. This bit is set immediately on SS going active.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_MODF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Slave mode-fault error.&#xA;This interrupt is generated if the SS signal goes active while the SPI device is configured as a slave, but is not enabled.&#xA;This bit is set immediately on SS going active and continually set if SS is active and the device is not enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DTR_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data transmit register/FIFO empty.&#xA;It is set when the last byte of data has been transferred out to the external flash memory.&#xA;In the context of the M68HC11 reference manual, when configured without FIFOs, this interrupt is equivalent in information content to the complement of the SPI transfer complete flag (SPIF ) interrupt bit.&#xA;In master mode if this bit is set to 1, no more SPI transfers are permitted&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DTR_Underrun">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data transmit register/FIFO underrun.&#xA;This bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register when data is requested from an empty transmit register/FIFO by the SPI core logic to perform a SPI transfer.&#xA;This can occur only when the SPI device is configured as a slave in standard SPI configuration and is enabled by the SPE bit as set. All zeros are loaded in the shift register and transmitted by the slave in an under-run condition&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DRR_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data receive register/FIFO full.&#xA;Without FIFOs, this bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register (An element can be a byte, half-word, or word depending on the value of Transfer Width).&#xA;With FIFOs, this bit is set at the end of the SPI element transfer, when the receive FIFO has been completely filled by a one-clock period strobe to the interrupt register.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DRR_Overrun">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data receive register/FIFO overrun.&#xA;This bit is set by a one-clock period strobe to the interrupt register when an attempt to write data to a full receive register or FIFO is made by the SPI core logic to complete a SPI transfer.&#xA;This can occur when the SPI device is in either master or slave mode (in standard SPI mode) or if the IP is configured in SPI master mode (dual or quad SPI mode).&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TXFIFO_Half_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Transmit FIFO half empty.&#xA;In standard SPI configuration, IPISR Bit[6] is the transmit FIFO half-empty interrupt. &#xA;In dual or quad SPI configuration, based on the FIFO depth, this bit is set at half-empty condition.&#xA;Note: This interrupt exists only if the AXI Quad SPI core is configured with FIFOs (In standard, dual or quad SPI mode).&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Select_Mode">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Slave select mode.&#xA;The assertion of this bit is applicable only when the core is configured in slave mode in standard SPI configuration. &#xA;This bit is set when the other SPI master core selects the core by asserting the slave select line. This bit is set by a one-clock period strobe to the interrupt register.&#xA;Note: This bit is applicable only in standard SPI slave mode&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DRR_Not_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="DRR not empty.&#xA;The assertion of this bit is applicable only in the case where FIFO Depth is 16 or 256 and the core is configured in slave mode and standard SPI mode. This bit is set when the DRR FIFO receives the first data value during the SPI transaction.&#xA;This bit is set by a one-clock period strobe to the interrupt register when the core receives the first data beat.&#xA;Note: The assertion of this bit is applicable only when the FIFO Depth parameter is 16 or 256 and the core is configured in slave mode in standard SPI mode. When FIFO Depth is set to 0, this bit always returns 0. This bit has no significance in dual/quad mode&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPOL_CPHA_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="CPOL_CPHA error.&#xA;This flag is asserted when:&#xA;  The core is configured in either dual or quad SPI mode and&#xA;  The CPOL - CPHA control register bits are set to 01 or 10.&#xA;In standard SPI mode, this bit is always in default state.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Mode_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="I/O mode instruction error.&#xA;This flag is asserted when:&#xA;  The core is configured in either dual or quad SPI mode and&#xA;  The core is configured in master = 0 in control register (SPICR(2)).&#xA;In standard SPI mode, this bit is always in default state.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="MSB_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="MSB error.&#xA;This flag is asserted when:&#xA;  The core is configured in either dual or quad SPI mode and&#xA;  The LSB First bit in the control register (SPICR) is set to 1.&#xA;In standard SPI mode, this bit is always in default state.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Loopback_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Loopback error.&#xA;This flag is asserted when:&#xA;  The core is configured in dual or quad SPI transfer mode and&#xA;  The LOOP bit is set in control register (SPICR(0)).&#xA;In standard SPI mode, this bit is always in default state.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Command_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Command error.&#xA;This flag is asserted when:   The core is configured in dual/quad SPI mode and   The first entry in the SPI DTR FIFO (after reset) does not match with the supported command list for particular memory. When the SPI command in DTR FIFO does not match with the internal supported command list, the core completes the SPI transactions in standard SPI format. This bit is set to show this behavior of the core.&#xA;In standard SPI mode this bit is always in default state.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IPIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x28"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MODF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Mode-fault error flag.&#xA;  0 - Disabled.&#xA;  1 - Enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_MODF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Slave mode-fault error flag.&#xA;  0 - Disabled.&#xA;  1 - Enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DTR_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data transmit register/FIFO empty.&#xA;  0 - Disabled.&#xA;  1 - Enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DTR_Underrun">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data transmit FIFO underrun.&#xA;  0 - Disabled.&#xA;  1 - Enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DRR_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data receive register/FIFO full.&#xA;  0 - Disabled.&#xA;  1 - Enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DRR_Overrun">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Receive FIFO overrun.&#xA;  0 - Disabled.&#xA;  1 - Enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Half_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Transmit FIFO half empty.   0 - Disabled.   1 - Enabled. Note: This bit is meaningful only if the AXI Quad SPI core is configured with FIFOs.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Select_Mode">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Slave_Select_Mode.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in slave mode by selecting the active-Low status on spisel.&#xA;In master mode, setting this bit has no effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DRR_Not_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="DRR_Not_Empty.   0 - Disabled.   1 - Enabled. Note: The setting of this bit is applicable only when FIFO Depth is set to 1 and the core is configured in slave mode of standard SPI mode.&#xA;If FIFO Depth is set to 0, the setting of this bit has no effect. This is allowed only in standard SPI configuration. It means this bit is not set in the IPIER register. Therefore, this bit should only be used when FIFO Depth is set to 1 and when the core is configured in slave mode.&#xA;This bit has no significance in dual or quad mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPOL_CPHA_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="CPOL_CPHA error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Mode_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="I/O mode instruction error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="MSB_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="MSB_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Loopback_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Loopback Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Command_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Command_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="Async_Clk" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="1"/>
        <PARAMETER NAME="C_SUB_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="axi_quad_spi_inst"/>
        <PARAMETER NAME="C_SPI_MEM_ADDR_BITS" VALUE="24"/>
        <PARAMETER NAME="C_TYPE_OF_AXI4_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_XIP_MODE" VALUE="0"/>
        <PARAMETER NAME="C_UC_FAMILY" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="16"/>
        <PARAMETER NAME="C_SCK_RATIO" VALUE="8"/>
        <PARAMETER NAME="C_DUAL_QUAD_MODE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SS_BITS" VALUE="8"/>
        <PARAMETER NAME="C_NUM_TRANSFER_BITS" VALUE="8"/>
        <PARAMETER NAME="C_NEW_SEQ_EN" VALUE="1"/>
        <PARAMETER NAME="C_SPI_MODE" VALUE="0"/>
        <PARAMETER NAME="C_USE_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_STARTUP_EXT" VALUE="0"/>
        <PARAMETER NAME="C_SPI_MEMORY" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI4_ADDR_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_S_AXI4_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI4_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SHARED_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_LSB_STUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_STARTUP_INT" VALUE="0"/>
        <PARAMETER NAME="UC_FAMILY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_spi_0"/>
        <PARAMETER NAME="Master_mode" VALUE="1"/>
        <PARAMETER NAME="FIFO_INCLUDED" VALUE="1"/>
        <PARAMETER NAME="Multiples16" VALUE="1"/>
        <PARAMETER NAME="C_SCK_RATIO1" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="QSPI_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A70000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A70FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ext_spi_clk" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="io0_i" SIGIS="undef" SIGNAME="External_Ports_spi_sdo_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi_sdo_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="io0_o" SIGIS="undef" SIGNAME="axi_spi_io0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi_sdo_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="io0_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="io1_i" SIGIS="undef" SIGNAME="External_Ports_spi_sdi_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi_sdi_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="io1_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="io1_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="sck_i" SIGIS="undef" SIGNAME="External_Ports_spi_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sck_o" SIGIS="undef" SIGNAME="axi_spi_sck_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi_clk_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sck_t" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="ss_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_spi_csn_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi_csn_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ss_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_spi_ss_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="spi_csn_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ss_t" SIGIS="undef"/>
        <PORT DIR="O" NAME="ip2intc_irpt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="axi_spi_ip2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In10"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="SPI_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:spi:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="IO0_I" PHYSICAL="io0_i"/>
            <PORTMAP LOGICAL="IO0_O" PHYSICAL="io0_o"/>
            <PORTMAP LOGICAL="IO0_T" PHYSICAL="io0_t"/>
            <PORTMAP LOGICAL="IO1_I" PHYSICAL="io1_i"/>
            <PORTMAP LOGICAL="IO1_O" PHYSICAL="io1_o"/>
            <PORTMAP LOGICAL="IO1_T" PHYSICAL="io1_t"/>
            <PORTMAP LOGICAL="SCK_I" PHYSICAL="sck_i"/>
            <PORTMAP LOGICAL="SCK_O" PHYSICAL="sck_o"/>
            <PORTMAP LOGICAL="SCK_T" PHYSICAL="sck_t"/>
            <PORTMAP LOGICAL="SS_I" PHYSICAL="ss_i"/>
            <PORTMAP LOGICAL="SS_O" PHYSICAL="ss_o"/>
            <PORTMAP LOGICAL="SS_T" PHYSICAL="ss_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M05_AXI" DATAWIDTH="32" NAME="AXI_LITE" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_ddr_cntrl_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/axi_sysid_0" HWVERSION="1.0" INSTANCE="axi_sysid_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_sysid" VLNV="analog.com:user:axi_sysid:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s_axi" NAME="axi_lite" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ROM_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ROM_ADDR_BITS" VALUE="9"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_sysid_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x45000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4500FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="sys_rom_data" RIGHT="0" SIGIS="undef" SIGNAME="rom_sys_0_rom_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rom_sys_0" PORT="rom_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pr_rom_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="8" NAME="rom_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_sysid_0_rom_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rom_sys_0" PORT="rom_addr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M03_AXI" DATAWIDTH="32" NAME="s_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_ddr_cntrl_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/axi_uart" HWVERSION="2.0" INSTANCE="axi_uart" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_uartlite" VLNV="xilinx.com:ip:axi_uartlite:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v2_0;d=pg142-axi-uartlite.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="RX_FIFO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Receive data FIFO"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RX_DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="UART Receive Data&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TX_FIFO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Transmit data FIFO"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TX_DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="UART Transmit Data&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CTRL_REG">
              <PROPERTY NAME="DESCRIPTION" VALUE="UART Lite control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RST_TXFIFO">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset/clear the transmit FIFO&#xA;Writing a 1 to this bit position clears the transmit FIFO&#xA;  0 - Do nothing&#xA;  1 - Clear the transmit FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RST_RXFIFO">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset/clear the receive FIFO&#xA;Writing a 1 to this bit position clears the receive FIFO&#xA;  0 - Do nothing&#xA;  1 - Clear the receive FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Enable_Intr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable interrupt for the AXI UART Lite&#xA;  0 - Disable interrupt signal&#xA;  1 - Enable interrupt signal&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="STAT_REG">
              <PROPERTY NAME="DESCRIPTION" VALUE="UART Lite status register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RX_FIFO_Valid_Data">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the receive FIFO has data.&#xA;  0 - Receive FIFO is empty&#xA;  1 - Receive FIFO has data&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_FIFO_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the receive FIFO is full.&#xA;  0 - Receive FIFO is not full&#xA;  1 - Receive FIFO is full&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the transmit FIFO is empty.&#xA;  0 - Transmit FIFO is not empty&#xA;  1 - Transmit FIFO is empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the transmit FIFO is full.&#xA;  0 - Transmit FIFO is not full&#xA;  1 - Transmit FIFO is full&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Intr_Enabled">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates that interrupts is enabled.&#xA;  0 - Interrupt is disabled&#xA;  1 - Interrupt is enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Overrun_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Frame_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Parity_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_BAUDRATE" VALUE="115200"/>
        <PARAMETER NAME="C_DATA_BITS" VALUE="8"/>
        <PARAMETER NAME="C_USE_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_ODD_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ_d" VALUE="100.0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_uart_0"/>
        <PARAMETER NAME="PARITY" VALUE="No_Parity"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="UARTLITE_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40600000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x40600FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="axi_uart_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_concat_intc" PORT="In4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx" SIGIS="undef" SIGNAME="External_Ports_uart_sin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="uart_sin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx" SIGIS="undef" SIGNAME="axi_uart_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="uart_sout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M02_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_ddr_cntrl_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="UART" TYPE="INITIATOR" VLNV="xilinx.com:interface:uart:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RxD" PHYSICAL="rx"/>
            <PORTMAP LOGICAL="TxD" PHYSICAL="tx"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/ila_0" HWVERSION="6.2" INSTANCE="ila_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ila" VLNV="xilinx.com:ip:ila:6.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=ila;v=v6_2;d=pg172-ila.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XLNX_HW_PROBE_INFO" VALUE="DEFAULT"/>
        <PARAMETER NAME="C_XLNX_HW_PROBE_INFO_DUMMY1" VALUE="DEFAULT"/>
        <PARAMETER NAME="C_XLNX_HW_PROBE_INFO_DUMMY2" VALUE="DEFAULT"/>
        <PARAMETER NAME="C_XLNX_HW_PROBE_INFO_DUMMY3" VALUE="DEFAULT"/>
        <PARAMETER NAME="C_XLNX_HW_PROBE_INFO_DUMMY4" VALUE="DEFAULT"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_CORE_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_CORE_INFO1" VALUE="0"/>
        <PARAMETER NAME="C_CORE_INFO2" VALUE="0"/>
        <PARAMETER NAME="C_CAPTURE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_MU_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_TC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_SLOT_0_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_NUM_MONITOR_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_ILA_AXI_MON" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OF_PROBES" VALUE="8"/>
        <PARAMETER NAME="C_DATA_DEPTH" VALUE="4096"/>
        <PARAMETER NAME="C_MAJOR_VERSION" VALUE="2019"/>
        <PARAMETER NAME="C_MINOR_VERSION" VALUE="1"/>
        <PARAMETER NAME="C_BUILD_REVISION" VALUE="0"/>
        <PARAMETER NAME="C_CORE_MAJOR_VER" VALUE="6"/>
        <PARAMETER NAME="C_CORE_MINOR_VER" VALUE="0"/>
        <PARAMETER NAME="C_XSDB_SLAVE_TYPE" VALUE="17"/>
        <PARAMETER NAME="C_NEXT_SLAVE" VALUE="0"/>
        <PARAMETER NAME="C_CSE_DRV_VER" VALUE="2"/>
        <PARAMETER NAME="C_USE_TEST_REG" VALUE="1"/>
        <PARAMETER NAME="C_PIPE_IFACE" VALUE="1"/>
        <PARAMETER NAME="C_RAM_STYLE" VALUE="SUBCORE"/>
        <PARAMETER NAME="C_TRIGOUT_EN" VALUE="0"/>
        <PARAMETER NAME="C_TRIGIN_EN" VALUE="0"/>
        <PARAMETER NAME="C_SLOT_0_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_0_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_0_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_0_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_0_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_0_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_0_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_0_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_0_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE0_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PROBE1_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PROBE2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE128_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE129_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE130_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE131_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE132_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE133_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE134_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE135_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE136_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE137_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE138_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE139_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE140_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE141_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE142_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE143_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE144_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE145_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE146_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE147_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE148_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE149_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE150_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE151_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE152_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE153_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE154_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE155_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE156_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE157_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE158_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE159_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE160_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE161_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE162_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE163_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE164_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE165_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE166_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE167_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE168_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE169_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE170_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE171_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE172_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE173_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE174_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE175_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE176_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE177_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE178_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE179_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE180_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE181_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE182_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE183_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE184_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE185_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE186_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE187_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE188_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE189_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE190_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE191_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE192_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE193_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE194_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE195_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE196_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE197_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE198_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE199_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE200_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE201_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE202_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE203_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE204_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE205_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE206_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE207_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE208_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE209_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE210_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE211_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE212_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE213_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE214_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE215_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE216_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE217_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE218_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE219_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE220_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE221_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE222_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE223_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE224_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE225_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE226_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE227_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE228_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE229_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE230_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE231_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE232_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE233_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE234_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE235_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE236_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE237_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE238_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE239_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE240_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE241_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE242_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE243_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE244_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE245_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE246_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE247_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE248_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE249_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE250_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE251_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE252_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE253_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE254_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE255_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE256_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE257_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE258_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE259_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE260_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE261_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE262_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE263_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE264_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE265_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE266_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE267_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE268_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE269_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE270_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE271_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE272_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE273_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE274_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE275_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE276_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE277_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE278_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE279_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE280_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE281_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE282_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE283_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE284_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE285_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE286_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE287_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE288_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE289_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE290_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE291_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE292_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE293_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE294_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE295_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE296_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE297_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE298_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE299_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE300_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE301_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE302_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE303_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE304_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE305_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE306_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE307_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE308_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE309_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE310_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE311_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE312_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE313_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE314_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE315_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE316_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE317_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE318_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE319_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE320_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE321_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE322_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE323_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE324_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE325_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE326_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE327_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE328_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE329_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE330_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE331_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE332_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE333_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE334_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE335_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE336_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE337_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE338_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE339_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE340_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE341_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE342_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE343_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE344_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE345_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE346_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE347_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE348_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE349_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE350_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE351_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE352_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE353_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE354_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE355_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE356_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE357_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE358_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE359_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE360_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE361_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE362_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE363_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE364_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE365_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE366_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE367_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE368_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE369_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE370_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE371_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE372_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE373_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE374_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE375_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE376_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE377_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE378_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE379_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE380_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE381_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE382_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE383_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE384_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE385_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE386_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE387_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE388_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE389_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE390_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE391_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE392_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE393_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE394_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE395_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE396_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE397_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE398_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE399_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE400_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE401_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE402_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE403_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE404_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE405_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE406_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE407_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE408_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE409_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE410_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE411_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE412_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE413_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE414_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE415_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE416_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE417_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE418_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE419_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE420_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE421_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE422_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE423_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE424_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE425_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE426_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE427_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE428_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE429_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE430_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE431_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE432_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE433_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE434_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE435_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE436_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE437_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE438_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE439_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE440_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE441_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE442_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE443_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE444_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE445_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE446_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE447_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE448_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE449_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE450_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE451_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE452_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE453_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE454_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE455_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE456_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE457_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE458_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE459_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE460_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE461_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE462_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE463_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE464_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE465_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE466_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE467_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE468_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE469_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE470_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE471_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE472_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE473_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE474_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE475_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE476_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE477_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE478_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE479_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE480_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE481_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE482_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE483_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE484_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE485_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE486_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE487_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE488_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE489_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE490_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE491_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE492_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE493_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE494_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE495_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE496_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE497_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE498_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE499_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE500_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE501_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE502_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE503_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE504_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE505_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE506_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE507_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE508_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE509_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE510_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE511_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE512_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE513_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE514_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE515_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE516_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE517_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE518_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE519_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE520_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE521_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE522_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE523_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE524_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE525_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE526_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE527_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE528_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE529_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE530_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE531_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE532_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE533_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE534_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE535_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE536_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE537_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE538_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE539_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE540_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE541_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE542_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE543_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE544_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE545_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE546_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE547_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE548_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE549_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE550_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE551_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE552_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE553_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE554_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE555_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE556_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE557_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE558_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE559_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE560_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE561_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE562_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE563_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE564_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE565_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE566_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE567_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE568_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE569_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE570_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE571_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE572_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE573_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE574_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE575_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE576_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE577_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE578_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE579_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE580_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE581_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE582_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE583_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE584_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE585_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE586_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE587_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE588_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE589_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE590_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE591_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE592_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE593_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE594_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE595_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE596_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE597_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE598_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE599_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE600_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE601_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE602_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE603_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE604_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE605_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE606_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE607_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE608_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE609_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE610_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE611_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE612_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE613_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE614_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE615_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE616_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE617_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE618_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE619_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE620_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE621_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE622_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE623_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE624_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE625_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE626_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE627_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE628_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE629_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE630_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE631_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE632_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE633_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE634_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE635_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE636_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE637_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE638_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE639_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE640_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE641_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE642_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE643_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE644_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE645_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE646_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE647_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE648_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE649_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE650_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE651_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE652_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE653_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE654_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE655_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE656_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE657_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE658_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE659_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE660_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE661_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE662_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE663_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE664_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE665_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE666_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE667_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE668_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE669_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE670_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE671_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE672_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE673_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE674_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE675_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE676_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE677_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE678_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE679_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE680_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE681_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE682_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE683_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE684_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE685_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE686_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE687_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE688_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE689_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE690_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE691_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE692_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE693_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE694_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE695_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE696_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE697_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE698_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE699_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE700_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE701_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE702_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE703_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE704_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE705_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE706_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE707_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE708_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE709_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE710_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE711_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE712_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE713_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE714_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE715_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE716_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE717_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE718_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE719_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE720_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE721_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE722_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE723_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE724_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE725_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE726_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE727_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE728_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE729_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE730_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE731_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE732_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE733_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE734_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE735_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE736_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE737_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE738_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE739_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE740_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE741_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE742_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE743_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE744_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE745_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE746_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE747_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE748_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE749_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE750_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE751_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE752_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE753_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE754_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE755_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE756_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE757_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE758_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE759_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE760_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE761_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE762_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE763_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE764_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE765_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE766_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE767_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE768_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE769_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE770_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE771_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE772_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE773_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE774_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE775_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE776_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE777_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE778_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE779_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE780_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE781_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE782_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE783_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE784_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE785_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE786_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE787_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE788_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE789_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE790_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE791_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE792_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE793_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE794_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE795_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE796_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE797_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE798_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE799_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE800_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE801_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE802_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE803_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE804_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE805_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE806_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE807_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE808_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE809_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE810_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE811_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE812_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE813_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE814_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE815_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE816_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE817_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE818_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE819_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE820_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE821_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE822_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE823_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE824_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE825_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE826_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE827_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE828_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE829_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE830_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE831_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE832_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE833_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE834_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE835_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE836_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE837_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE838_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE839_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE840_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE841_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE842_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE843_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE844_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE845_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE846_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE847_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE848_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE849_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE850_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE851_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE852_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE853_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE854_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE855_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE856_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE857_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE858_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE859_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE860_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE861_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE862_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE863_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE864_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE865_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE866_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE867_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE868_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE869_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE870_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE871_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE872_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE873_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE874_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE875_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE876_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE877_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE878_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE879_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE880_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE881_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE882_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE883_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE884_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE885_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE886_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE887_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE888_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE889_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE890_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE891_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE892_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE893_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE894_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE895_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE896_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE897_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE898_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE899_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE900_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE901_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE902_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE903_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE904_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE905_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE906_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE907_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE908_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE909_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE910_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE911_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE912_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE913_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE914_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE915_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE916_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE917_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE918_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE919_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE920_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE921_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE922_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE923_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE924_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE925_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE926_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE927_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE928_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE929_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE930_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE931_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE932_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE933_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE934_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE935_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE936_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE937_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE938_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE939_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE940_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE941_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE942_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE943_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE944_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE945_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE946_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE947_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE948_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE949_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE950_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE951_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE952_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE953_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE954_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE955_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE956_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE957_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE958_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE959_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE960_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE961_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE962_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE963_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE964_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE965_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE966_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE967_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE968_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE969_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE970_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE971_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE972_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE973_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE974_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE975_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE976_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE977_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE978_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE979_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE980_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE981_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE982_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE983_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE984_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE985_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE986_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE987_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE988_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE989_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE990_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE991_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE992_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE993_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE994_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE995_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE996_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE997_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE998_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE999_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1000_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1001_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1002_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1003_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1004_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1005_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1006_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1007_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1008_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1009_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1010_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1011_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1012_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1013_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1014_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1015_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1016_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1017_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1018_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1019_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1020_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1021_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1022_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1023_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PROBE0_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE1_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_PROBE2_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE3_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE4_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_PROBE5_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_PROBE6_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE7_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE8_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE9_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE10_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE11_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE12_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_PROBE13_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_PROBE14_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE15_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE16_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE17_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE18_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE19_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE20_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE21_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE22_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE23_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE24_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE25_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE26_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE27_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE28_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE29_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE30_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE31_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE32_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE33_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE34_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE35_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE36_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE37_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE38_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE39_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE40_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE41_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE42_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE43_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE44_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE45_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE46_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE47_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE48_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE49_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE50_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE51_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE52_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE53_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE54_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE55_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE56_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE57_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE58_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE59_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE60_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE61_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE62_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE63_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE64_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE65_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE66_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE67_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE68_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE69_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE70_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE71_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE72_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE73_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE74_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE75_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE76_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE77_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE78_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE79_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE80_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE81_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE82_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE83_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE84_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE85_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE86_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE87_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE88_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE89_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE90_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE91_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE92_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE93_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE94_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE95_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE96_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE97_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE98_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE99_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE100_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE101_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE102_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE103_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE104_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE105_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE106_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE107_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE108_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE109_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE110_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE111_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE112_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE113_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE114_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE115_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE116_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE117_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE118_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE119_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE120_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE121_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE122_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE123_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE124_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE125_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE126_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE127_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE128_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE129_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE130_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE131_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE132_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE133_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE134_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE135_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE136_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE137_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE138_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE139_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE140_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE141_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE142_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE143_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE144_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE145_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE146_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE147_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE148_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE149_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE150_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE151_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE152_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE153_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE154_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE155_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE156_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE157_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE158_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE159_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE160_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE161_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE162_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE163_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE164_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE165_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE166_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE167_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE168_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE169_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE170_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE171_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE172_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE173_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE174_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE175_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE176_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE177_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE178_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE179_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE180_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE181_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE182_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE183_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE184_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE185_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE186_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE187_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE188_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE189_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE190_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE191_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE192_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE193_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE194_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE195_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE196_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE197_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE198_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE199_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE200_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE201_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE202_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE203_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE204_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE205_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE206_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE207_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE208_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE209_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE210_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE211_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE212_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE213_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE214_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE215_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE216_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE217_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE218_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE219_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE220_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE221_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE222_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE223_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE224_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE225_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE226_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE227_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE228_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE229_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE230_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE231_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE232_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE233_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE234_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE235_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE236_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE237_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE238_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE239_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE240_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE241_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE242_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE243_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE244_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE245_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE246_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE247_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE248_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE249_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE250_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE251_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE252_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE253_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE254_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE255_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE256_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE257_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE258_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE259_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE260_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE261_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE262_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE263_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE264_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE265_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE266_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE267_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE268_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE269_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE270_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE271_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE272_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE273_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE274_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE275_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE276_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE277_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE278_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE279_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE280_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE281_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE282_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE283_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE284_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE285_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE286_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE287_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE288_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE289_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE290_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE291_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE292_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE293_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE294_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE295_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE296_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE297_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE298_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE299_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE300_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE301_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE302_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE303_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE304_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE305_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE306_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE307_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE308_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE309_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE310_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE311_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE312_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE313_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE314_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE315_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE316_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE317_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE318_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE319_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE320_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE321_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE322_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE323_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE324_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE325_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE326_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE327_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE328_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE329_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE330_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE331_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE332_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE333_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE334_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE335_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE336_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE337_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE338_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE339_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE340_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE341_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE342_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE343_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE344_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE345_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE346_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE347_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE348_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE349_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE350_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE351_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE352_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE353_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE354_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE355_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE356_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE357_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE358_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE359_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE360_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE361_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE362_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE363_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE364_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE365_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE366_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE367_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE368_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE369_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE370_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE371_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE372_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE373_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE374_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE375_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE376_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE377_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE378_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE379_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE380_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE381_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE382_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE383_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE384_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE385_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE386_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE387_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE388_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE389_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE390_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE391_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE392_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE393_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE394_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE395_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE396_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE397_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE398_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE399_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE400_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE401_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE402_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE403_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE404_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE405_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE406_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE407_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE408_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE409_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE410_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE411_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE412_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE413_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE414_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE415_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE416_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE417_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE418_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE419_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE420_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE421_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE422_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE423_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE424_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE425_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE426_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE427_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE428_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE429_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE430_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE431_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE432_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE433_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE434_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE435_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE436_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE437_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE438_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE439_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE440_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE441_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE442_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE443_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE444_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE445_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE446_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE447_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE448_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE449_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE450_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE451_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE452_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE453_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE454_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE455_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE456_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE457_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE458_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE459_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE460_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE461_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE462_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE463_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE464_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE465_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE466_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE467_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE468_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE469_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE470_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE471_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE472_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE473_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE474_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE475_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE476_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE477_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE478_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE479_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE480_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE481_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE482_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE483_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE484_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE485_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE486_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE487_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE488_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE489_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE490_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE491_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE492_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE493_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE494_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE495_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE496_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE497_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE498_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE499_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE500_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE501_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE502_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE503_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE504_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE505_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE506_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE507_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE508_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE509_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE510_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE511_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE512_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE513_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE514_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE515_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE516_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE517_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE518_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE519_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE520_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE521_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE522_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE523_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE524_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE525_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE526_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE527_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE528_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE529_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE530_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE531_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE532_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE533_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE534_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE535_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE536_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE537_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE538_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE539_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE540_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE541_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE542_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE543_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE544_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE545_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE546_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE547_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE548_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE549_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE550_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE551_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE552_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE553_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE554_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE555_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE556_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE557_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE558_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE559_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE560_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE561_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE562_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE563_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE564_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE565_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE566_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE567_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE568_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE569_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE570_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE571_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE572_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE573_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE574_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE575_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE576_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE577_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE578_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE579_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE580_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE581_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE582_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE583_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE584_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE585_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE586_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE587_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE588_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE589_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE590_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE591_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE592_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE593_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE594_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE595_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE596_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE597_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE598_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE599_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE600_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE601_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE602_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE603_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE604_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE605_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE606_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE607_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE608_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE609_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE610_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE611_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE612_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE613_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE614_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE615_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE616_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE617_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE618_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE619_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE620_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE621_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE622_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE623_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE624_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE625_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE626_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE627_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE628_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE629_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE630_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE631_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE632_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE633_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE634_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE635_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE636_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE637_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE638_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE639_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE640_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE641_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE642_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE643_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE644_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE645_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE646_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE647_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE648_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE649_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE650_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE651_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE652_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE653_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE654_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE655_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE656_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE657_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE658_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE659_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE660_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE661_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE662_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE663_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE664_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE665_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE666_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE667_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE668_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE669_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE670_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE671_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE672_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE673_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE674_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE675_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE676_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE677_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE678_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE679_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE680_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE681_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE682_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE683_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE684_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE685_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE686_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE687_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE688_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE689_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE690_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE691_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE692_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE693_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE694_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE695_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE696_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE697_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE698_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE699_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE700_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE701_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE702_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE703_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE704_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE705_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE706_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE707_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE708_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE709_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE710_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE711_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE712_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE713_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE714_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE715_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE716_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE717_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE718_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE719_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE720_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE721_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE722_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE723_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE724_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE725_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE726_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE727_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE728_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE729_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE730_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE731_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE732_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE733_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE734_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE735_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE736_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE737_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE738_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE739_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE740_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE741_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE742_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE743_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE744_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE745_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE746_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE747_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE748_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE749_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE750_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE751_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE752_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE753_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE754_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE755_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE756_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE757_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE758_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE759_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE760_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE761_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE762_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE763_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE764_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE765_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE766_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE767_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE768_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE769_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE770_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE771_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE772_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE773_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE774_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE775_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE776_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE777_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE778_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE779_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE780_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE781_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE782_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE783_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE784_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE785_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE786_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE787_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE788_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE789_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE790_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE791_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE792_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE793_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE794_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE795_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE796_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE797_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE798_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE799_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE800_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE801_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE802_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE803_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE804_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE805_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE806_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE807_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE808_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE809_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE810_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE811_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE812_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE813_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE814_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE815_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE816_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE817_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE818_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE819_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE820_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE821_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE822_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE823_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE824_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE825_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE826_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE827_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE828_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE829_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE830_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE831_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE832_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE833_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE834_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE835_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE836_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE837_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE838_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE839_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE840_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE841_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE842_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE843_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE844_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE845_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE846_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE847_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE848_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE849_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE850_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE851_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE852_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE853_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE854_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE855_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE856_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE857_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE858_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE859_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE860_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE861_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE862_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE863_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE864_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE865_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE866_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE867_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE868_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE869_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE870_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE871_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE872_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE873_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE874_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE875_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE876_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE877_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE878_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE879_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE880_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE881_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE882_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE883_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE884_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE885_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE886_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE887_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE888_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE889_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE890_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE891_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE892_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE893_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE894_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE895_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE896_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE897_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE898_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE899_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE900_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE901_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE902_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE903_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE904_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE905_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE906_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE907_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE908_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE909_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE910_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE911_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE912_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE913_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE914_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE915_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE916_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE917_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE918_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE919_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE920_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE921_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE922_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE923_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE924_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE925_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE926_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE927_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE928_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE929_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE930_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE931_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE932_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE933_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE934_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE935_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE936_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE937_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE938_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE939_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE940_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE941_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE942_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE943_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE944_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE945_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE946_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE947_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE948_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE949_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE950_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE951_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE952_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE953_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE954_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE955_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE956_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE957_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE958_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE959_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE960_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE961_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE962_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE963_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE964_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE965_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE966_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE967_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE968_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE969_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE970_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE971_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE972_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE973_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE974_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE975_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE976_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE977_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE978_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE979_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE980_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE981_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE982_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE983_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE984_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE985_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE986_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE987_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE988_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE989_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE990_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE991_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE992_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE993_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE994_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE995_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE996_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE997_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE998_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE999_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE1000_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE1001_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE1002_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE1003_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE1004_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE1005_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE1006_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE1007_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE1008_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE1009_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE1010_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE1011_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE1012_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE1013_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE1014_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE1015_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE1016_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE1017_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE1018_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE1019_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE1020_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE1021_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE1022_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE1023_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROBE0_MU_CNT" VALUE="2"/>
        <PARAMETER NAME="C_PROBE1_MU_CNT" VALUE="2"/>
        <PARAMETER NAME="C_PROBE2_MU_CNT" VALUE="2"/>
        <PARAMETER NAME="C_PROBE3_MU_CNT" VALUE="2"/>
        <PARAMETER NAME="C_PROBE4_MU_CNT" VALUE="2"/>
        <PARAMETER NAME="C_PROBE5_MU_CNT" VALUE="2"/>
        <PARAMETER NAME="C_PROBE6_MU_CNT" VALUE="2"/>
        <PARAMETER NAME="C_PROBE7_MU_CNT" VALUE="2"/>
        <PARAMETER NAME="C_PROBE8_MU_CNT" VALUE="2"/>
        <PARAMETER NAME="C_PROBE9_MU_CNT" VALUE="2"/>
        <PARAMETER NAME="C_PROBE10_MU_CNT" VALUE="2"/>
        <PARAMETER NAME="C_PROBE11_MU_CNT" VALUE="2"/>
        <PARAMETER NAME="C_PROBE12_MU_CNT" VALUE="2"/>
        <PARAMETER NAME="C_PROBE13_MU_CNT" VALUE="2"/>
        <PARAMETER NAME="C_PROBE14_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE15_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE16_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE17_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE18_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE19_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE20_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE21_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE22_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE23_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE24_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE25_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE26_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE27_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE28_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE29_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE30_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE31_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE32_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE33_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE34_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE35_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE36_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE37_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE38_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE39_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE40_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE41_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE42_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE43_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE44_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE45_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE46_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE47_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE48_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE49_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE50_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE51_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE52_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE53_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE54_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE55_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE56_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE57_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE58_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE59_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE60_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE61_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE62_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE63_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE64_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE65_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE66_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE67_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE68_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE69_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE70_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE71_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE72_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE73_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE74_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE75_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE76_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE77_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE78_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE79_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE80_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE81_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE82_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE83_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE84_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE85_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE86_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE87_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE88_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE89_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE90_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE91_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE92_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE93_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE94_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE95_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE96_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE97_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE98_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE99_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE100_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE101_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE102_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE103_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE104_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE105_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE106_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE107_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE108_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE109_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE110_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE111_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE112_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE113_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE114_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE115_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE116_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE117_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE118_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE119_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE120_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE121_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE122_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE123_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE124_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE125_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE126_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE127_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE128_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE129_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE130_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE131_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE132_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE133_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE134_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE135_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE136_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE137_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE138_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE139_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE140_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE141_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE142_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE143_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE144_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE145_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE146_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE147_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE148_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE149_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE150_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE151_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE152_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE153_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE154_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE155_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE156_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE157_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE158_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE159_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE160_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE161_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE162_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE163_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE164_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE165_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE166_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE167_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE168_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE169_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE170_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE171_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE172_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE173_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE174_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE175_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE176_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE177_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE178_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE179_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE180_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE181_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE182_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE183_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE184_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE185_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE186_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE187_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE188_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE189_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE190_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE191_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE192_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE193_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE194_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE195_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE196_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE197_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE198_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE199_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE200_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE201_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE202_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE203_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE204_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE205_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE206_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE207_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE208_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE209_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE210_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE211_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE212_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE213_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE214_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE215_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE216_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE217_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE218_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE219_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE220_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE221_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE222_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE223_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE224_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE225_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE226_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE227_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE228_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE229_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE230_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE231_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE232_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE233_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE234_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE235_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE236_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE237_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE238_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE239_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE240_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE241_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE242_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE243_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE244_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE245_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE246_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE247_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE248_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE249_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE250_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE251_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE252_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE253_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE254_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE255_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE256_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE257_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE258_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE259_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE260_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE261_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE262_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE263_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE264_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE265_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE266_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE267_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE268_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE269_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE270_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE271_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE272_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE273_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE274_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE275_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE276_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE277_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE278_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE279_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE280_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE281_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE282_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE283_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE284_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE285_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE286_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE287_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE288_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE289_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE290_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE291_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE292_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE293_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE294_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE295_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE296_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE297_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE298_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE299_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE300_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE301_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE302_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE303_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE304_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE305_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE306_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE307_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE308_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE309_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE310_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE311_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE312_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE313_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE314_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE315_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE316_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE317_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE318_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE319_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE320_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE321_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE322_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE323_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE324_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE325_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE326_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE327_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE328_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE329_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE330_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE331_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE332_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE333_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE334_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE335_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE336_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE337_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE338_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE339_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE340_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE341_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE342_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE343_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE344_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE345_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE346_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE347_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE348_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE349_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE350_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE351_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE352_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE353_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE354_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE355_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE356_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE357_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE358_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE359_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE360_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE361_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE362_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE363_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE364_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE365_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE366_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE367_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE368_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE369_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE370_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE371_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE372_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE373_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE374_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE375_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE376_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE377_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE378_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE379_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE380_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE381_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE382_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE383_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE384_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE385_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE386_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE387_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE388_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE389_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE390_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE391_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE392_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE393_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE394_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE395_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE396_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE397_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE398_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE399_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE400_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE401_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE402_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE403_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE404_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE405_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE406_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE407_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE408_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE409_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE410_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE411_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE412_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE413_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE414_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE415_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE416_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE417_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE418_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE419_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE420_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE421_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE422_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE423_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE424_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE425_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE426_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE427_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE428_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE429_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE430_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE431_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE432_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE433_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE434_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE435_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE436_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE437_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE438_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE439_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE440_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE441_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE442_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE443_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE444_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE445_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE446_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE447_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE448_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE449_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE450_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE451_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE452_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE453_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE454_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE455_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE456_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE457_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE458_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE459_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE460_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE461_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE462_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE463_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE464_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE465_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE466_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE467_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE468_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE469_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE470_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE471_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE472_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE473_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE474_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE475_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE476_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE477_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE478_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE479_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE480_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE481_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE482_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE483_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE484_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE485_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE486_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE487_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE488_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE489_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE490_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE491_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE492_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE493_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE494_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE495_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE496_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE497_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE498_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE499_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE500_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE501_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE502_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE503_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE504_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE505_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE506_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE507_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE508_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE509_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE510_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE511_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE512_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE513_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE514_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE515_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE516_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE517_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE518_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE519_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE520_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE521_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE522_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE523_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE524_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE525_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE526_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE527_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE528_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE529_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE530_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE531_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE532_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE533_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE534_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE535_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE536_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE537_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE538_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE539_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE540_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE541_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE542_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE543_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE544_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE545_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE546_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE547_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE548_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE549_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE550_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE551_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE552_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE553_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE554_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE555_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE556_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE557_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE558_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE559_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE560_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE561_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE562_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE563_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE564_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE565_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE566_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE567_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE568_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE569_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE570_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE571_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE572_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE573_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE574_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE575_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE576_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE577_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE578_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE579_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE580_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE581_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE582_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE583_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE584_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE585_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE586_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE587_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE588_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE589_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE590_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE591_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE592_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE593_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE594_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE595_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE596_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE597_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE598_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE599_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE600_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE601_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE602_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE603_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE604_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE605_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE606_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE607_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE608_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE609_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE610_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE611_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE612_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE613_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE614_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE615_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE616_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE617_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE618_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE619_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE620_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE621_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE622_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE623_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE624_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE625_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE626_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE627_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE628_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE629_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE630_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE631_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE632_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE633_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE634_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE635_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE636_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE637_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE638_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE639_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE640_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE641_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE642_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE643_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE644_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE645_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE646_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE647_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE648_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE649_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE650_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE651_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE652_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE653_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE654_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE655_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE656_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE657_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE658_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE659_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE660_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE661_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE662_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE663_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE664_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE665_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE666_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE667_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE668_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE669_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE670_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE671_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE672_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE673_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE674_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE675_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE676_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE677_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE678_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE679_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE680_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE681_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE682_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE683_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE684_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE685_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE686_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE687_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE688_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE689_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE690_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE691_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE692_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE693_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE694_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE695_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE696_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE697_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE698_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE699_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE700_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE701_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE702_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE703_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE704_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE705_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE706_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE707_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE708_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE709_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE710_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE711_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE712_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE713_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE714_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE715_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE716_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE717_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE718_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE719_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE720_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE721_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE722_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE723_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE724_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE725_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE726_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE727_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE728_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE729_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE730_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE731_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE732_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE733_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE734_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE735_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE736_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE737_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE738_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE739_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE740_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE741_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE742_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE743_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE744_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE745_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE746_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE747_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE748_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE749_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE750_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE751_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE752_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE753_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE754_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE755_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE756_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE757_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE758_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE759_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE760_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE761_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE762_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE763_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE764_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE765_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE766_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE767_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE768_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE769_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE770_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE771_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE772_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE773_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE774_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE775_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE776_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE777_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE778_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE779_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE780_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE781_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE782_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE783_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE784_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE785_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE786_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE787_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE788_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE789_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE790_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE791_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE792_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE793_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE794_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE795_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE796_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE797_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE798_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE799_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE800_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE801_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE802_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE803_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE804_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE805_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE806_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE807_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE808_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE809_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE810_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE811_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE812_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE813_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE814_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE815_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE816_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE817_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE818_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE819_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE820_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE821_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE822_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE823_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE824_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE825_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE826_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE827_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE828_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE829_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE830_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE831_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE832_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE833_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE834_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE835_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE836_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE837_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE838_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE839_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE840_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE841_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE842_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE843_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE844_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE845_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE846_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE847_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE848_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE849_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE850_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE851_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE852_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE853_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE854_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE855_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE856_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE857_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE858_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE859_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE860_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE861_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE862_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE863_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE864_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE865_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE866_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE867_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE868_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE869_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE870_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE871_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE872_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE873_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE874_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE875_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE876_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE877_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE878_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE879_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE880_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE881_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE882_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE883_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE884_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE885_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE886_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE887_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE888_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE889_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE890_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE891_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE892_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE893_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE894_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE895_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE896_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE897_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE898_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE899_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE900_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE901_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE902_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE903_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE904_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE905_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE906_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE907_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE908_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE909_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE910_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE911_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE912_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE913_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE914_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE915_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE916_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE917_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE918_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE919_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE920_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE921_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE922_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE923_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE924_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE925_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE926_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE927_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE928_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE929_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE930_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE931_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE932_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE933_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE934_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE935_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE936_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE937_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE938_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE939_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE940_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE941_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE942_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE943_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE944_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE945_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE946_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE947_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE948_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE949_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE950_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE951_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE952_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE953_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE954_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE955_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE956_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE957_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE958_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE959_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE960_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE961_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE962_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE963_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE964_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE965_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE966_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE967_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE968_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE969_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE970_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE971_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE972_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE973_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE974_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE975_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE976_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE977_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE978_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE979_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE980_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE981_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE982_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE983_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE984_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE985_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE986_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE987_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE988_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE989_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE990_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE991_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE992_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE993_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE994_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE995_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE996_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE997_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE998_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE999_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1000_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1001_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1002_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1003_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1004_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1005_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1006_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1007_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1008_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1009_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1010_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1011_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1012_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1013_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1014_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1015_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1016_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1017_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1018_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1019_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1020_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1021_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1022_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_PROBE1023_MU_CNT" VALUE="1"/>
        <PARAMETER NAME="C_ADV_TRIGGER" VALUE="1"/>
        <PARAMETER NAME="C_EN_DDR_ILA" VALUE="0"/>
        <PARAMETER NAME="C_DDR_CLK_GEN" VALUE="0"/>
        <PARAMETER NAME="C_CLK_FREQ" VALUE="200"/>
        <PARAMETER NAME="C_ILA_CLK_FREQ" VALUE="2000000"/>
        <PARAMETER NAME="C_CLK_PERIOD" VALUE="5.0"/>
        <PARAMETER NAME="C_INPUT_PIPE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_EN_STRG_QUAL" VALUE="1"/>
        <PARAMETER NAME="C_EN_TIME_TAG" VALUE="0"/>
        <PARAMETER NAME="C_TIME_TAG_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_CLKFBOUT_MULT_F" VALUE="10"/>
        <PARAMETER NAME="C_DIVCLK_DIVIDE" VALUE="3"/>
        <PARAMETER NAME="C_CLKOUT0_DIVIDE_F" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="system_ila_0_0"/>
        <PARAMETER NAME="EN_BRAM_DRC" VALUE="TRUE"/>
        <PARAMETER NAME="ALL_PROBE_SAME_MU" VALUE="TRUE"/>
        <PARAMETER NAME="ALL_PROBE_SAME_MU_CNT" VALUE="2"/>
        <PARAMETER NAME="C_SLOT_0_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_0_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_0_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_MONITOR_TYPE" VALUE="Native"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_sgmii_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sgmii_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="probe0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_core_adc_data_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="adc_data_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="probe1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_core_adc_data_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="adc_data_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="probe2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_core_rx_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="rx_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="probe3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_core_adc_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="adc_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="probe4" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_core_adc_valid_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="adc_valid_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="probe5" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_core_adc_enable_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="adc_enable_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="probe6" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_core_adc_valid_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="adc_valid_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="probe7" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_core_adc_enable_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="adc_enable_b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rom_sys_0" HWVERSION="1.0" INSTANCE="rom_sys_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sysid_rom" VLNV="analog.com:user:sysid_rom:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ROM_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ROM_ADDR_BITS" VALUE="9"/>
        <PARAMETER NAME="PATH_TO_FILE" VALUE="d:/adi_minimal/hdl/projects/fmcjesdadc1/kc705/mem_init_sys.txt"/>
        <PARAMETER NAME="Component_Name" VALUE="system_rom_sys_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="rom_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_sysid_0_rom_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="rom_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rom_data" RIGHT="0" SIGIS="undef" SIGNAME="rom_sys_0_rom_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="sys_rom_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/sys_200m_rstgen" HWVERSION="5.0" INSTANCE="sys_200m_rstgen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_200m_rstgen_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="axi_ddr_cntrl_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_clk_sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="axi_ddr_cntrl_mmcm_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="mmcm_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="sys_200m_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/sys_concat_intc" HWVERSION="2.1" INSTANCE="sys_concat_intc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="16"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_concat_intc_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="axi_uart_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_uart" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="axi_spi_ip2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_spi" PORT="ip2intc_irpt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ip2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio" PORT="ip2intc_irpt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_axi_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="GND_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GND_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="sys_concat_intc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="intr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/sys_dlmb" HWVERSION="3.0" INSTANCE="sys_dlmb" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="lmb_v10" VLNV="xilinx.com:ip:lmb_v10:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v3_0;d=pg113-lmb-v10.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_LMB_NUM_SLAVES" VALUE="1"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_dlmb_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SYS_Rst" SIGIS="rst" SIGNAME="sys_rstgen_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Rst" SIGIS="rst"/>
        <PORT DIR="I" LEFT="0" NAME="M_ABus" RIGHT="31" SIGIS="undef" SIGNAME="sys_dlmb_M_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Data_Addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_ReadStrobe" SIGIS="undef" SIGNAME="sys_dlmb_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Read_Strobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_WriteStrobe" SIGIS="undef" SIGNAME="sys_dlmb_M_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Write_Strobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AddrStrobe" SIGIS="undef" SIGNAME="sys_dlmb_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="D_AS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_DBus" RIGHT="31" SIGIS="undef" SIGNAME="sys_dlmb_M_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Data_Write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_BE" RIGHT="3" SIGIS="undef" SIGNAME="sys_dlmb_M_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Byte_Enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_DBus" RIGHT="31" SIGIS="undef" SIGNAME="sys_dlmb_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_Ready" RIGHT="0" SIGIS="undef" SIGNAME="sys_dlmb_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_Wait" RIGHT="0" SIGIS="undef" SIGNAME="sys_dlmb_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_UE" RIGHT="0" SIGIS="undef" SIGNAME="sys_dlmb_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_CE" RIGHT="0" SIGIS="undef" SIGNAME="sys_dlmb_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_ABus" RIGHT="31" SIGIS="undef" SIGNAME="sys_dlmb_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="sys_dlmb_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="sys_dlmb_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="sys_dlmb_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_ReadDBus" RIGHT="31" SIGIS="undef" SIGNAME="sys_dlmb_LMB_ReadDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Data_Read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_WriteDBus" RIGHT="31" SIGIS="undef" SIGNAME="sys_dlmb_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Ready" SIGIS="undef" SIGNAME="sys_dlmb_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="DReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Wait" SIGIS="undef" SIGNAME="sys_dlmb_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="DWait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_UE" SIGIS="undef" SIGNAME="sys_dlmb_LMB_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="DUE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_CE" SIGIS="undef" SIGNAME="sys_dlmb_LMB_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="DCE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_BE" RIGHT="3" SIGIS="undef" SIGNAME="sys_dlmb_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sys_dlmb_cntlr_SLMB" DATAWIDTH="32" NAME="LMB_Sl_0" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="LMB_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="LMB_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="Sl_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Sl_DBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="Sl_Ready"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="LMB_Rst"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="Sl_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="Sl_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_mb_DLMB" DATAWIDTH="32" NAME="LMB_M" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="M_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="M_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="M_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="LMB_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="LMB_ReadDBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="M_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="LMB_Ready"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="LMB_Rst"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="LMB_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="LMB_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="M_DBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="M_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="16" FULLNAME="/sys_dlmb_cntlr" HWVERSION="4.0" INSTANCE="sys_dlmb_cntlr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="lmb_bram_if_cntlr" VLNV="xilinx.com:ip:lmb_bram_if_cntlr:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v4_0;d=pg112-lmb-bram-if-cntlr.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="SLMB" NAME="Mem" RANGE="8192" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_NUM_LMB" VALUE="1"/>
        <PARAMETER NAME="C_MASK" VALUE="0x00000000c0000000"/>
        <PARAMETER NAME="C_MASK1" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_MASK2" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_MASK3" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_CE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_UE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_STATUS_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_REGISTER" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_COUNTER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_WRITE_ACCESS" VALUE="2"/>
        <PARAMETER NAME="C_BRAM_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_dlmb_cntlr_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0001FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_Rst" SIGIS="rst" SIGNAME="sys_rstgen_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_ABus" RIGHT="31" SIGIS="undef" SIGNAME="sys_dlmb_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_WriteDBus" RIGHT="31" SIGIS="undef" SIGNAME="sys_dlmb_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="sys_dlmb_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="sys_dlmb_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="sys_dlmb_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_BE" RIGHT="3" SIGIS="undef" SIGNAME="sys_dlmb_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Sl_DBus" RIGHT="31" SIGIS="undef" SIGNAME="sys_dlmb_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Ready" SIGIS="undef" SIGNAME="sys_dlmb_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Wait" SIGIS="undef" SIGNAME="sys_dlmb_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_UE" SIGIS="undef" SIGNAME="sys_dlmb_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_CE" SIGIS="undef" SIGNAME="sys_dlmb_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Rst_A" SIGIS="rst" SIGNAME="sys_dlmb_cntlr_BRAM_Rst_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_lmb_bram" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Clk_A" SIGIS="clk" SIGNAME="sys_dlmb_cntlr_BRAM_Clk_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_lmb_bram" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_Addr_A" RIGHT="31" SIGIS="undef" SIGNAME="sys_dlmb_cntlr_BRAM_Addr_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_lmb_bram" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_EN_A" SIGIS="undef" SIGNAME="sys_dlmb_cntlr_BRAM_EN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_lmb_bram" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_WEN_A" RIGHT="3" SIGIS="undef" SIGNAME="sys_dlmb_cntlr_BRAM_WEN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_lmb_bram" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_Dout_A" RIGHT="31" SIGIS="undef" SIGNAME="sys_dlmb_cntlr_BRAM_Dout_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_lmb_bram" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BRAM_Din_A" RIGHT="31" SIGIS="undef" SIGNAME="sys_dlmb_cntlr_BRAM_Din_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_lmb_bram" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sys_dlmb_cntlr_SLMB" DATAWIDTH="32" NAME="SLMB" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="LMB_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="LMB_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="Sl_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Sl_DBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="Sl_Ready"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="Sl_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="Sl_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_dlmb_cntlr_BRAM_PORT" NAME="BRAM_PORT" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="131072"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_Dout_A"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_WEN_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/sys_ilmb" HWVERSION="3.0" INSTANCE="sys_ilmb" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="lmb_v10" VLNV="xilinx.com:ip:lmb_v10:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v3_0;d=pg113-lmb-v10.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_LMB_NUM_SLAVES" VALUE="1"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_ilmb_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SYS_Rst" SIGIS="rst" SIGNAME="sys_rstgen_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Rst" SIGIS="rst"/>
        <PORT DIR="I" LEFT="0" NAME="M_ABus" RIGHT="31" SIGIS="undef" SIGNAME="sys_ilmb_M_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Instr_Addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_ReadStrobe" SIGIS="undef" SIGNAME="sys_ilmb_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="IFetch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_WriteStrobe" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AddrStrobe" SIGIS="undef" SIGNAME="sys_ilmb_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="I_AS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_DBus" RIGHT="31" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="M_BE" RIGHT="3" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="Sl_DBus" RIGHT="31" SIGIS="undef" SIGNAME="sys_ilmb_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_Ready" RIGHT="0" SIGIS="undef" SIGNAME="sys_ilmb_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_Wait" RIGHT="0" SIGIS="undef" SIGNAME="sys_ilmb_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_UE" RIGHT="0" SIGIS="undef" SIGNAME="sys_ilmb_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Sl_CE" RIGHT="0" SIGIS="undef" SIGNAME="sys_ilmb_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_ABus" RIGHT="31" SIGIS="undef" SIGNAME="sys_ilmb_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="sys_ilmb_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="sys_ilmb_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="sys_ilmb_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_ReadDBus" RIGHT="31" SIGIS="undef" SIGNAME="sys_ilmb_LMB_ReadDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Instr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_WriteDBus" RIGHT="31" SIGIS="undef" SIGNAME="sys_ilmb_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Ready" SIGIS="undef" SIGNAME="sys_ilmb_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="IReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Wait" SIGIS="undef" SIGNAME="sys_ilmb_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="IWAIT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_UE" SIGIS="undef" SIGNAME="sys_ilmb_LMB_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="IUE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_CE" SIGIS="undef" SIGNAME="sys_ilmb_LMB_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="ICE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="LMB_BE" RIGHT="3" SIGIS="undef" SIGNAME="sys_ilmb_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sys_ilmb_cntlr_SLMB" DATAWIDTH="32" NAME="LMB_Sl_0" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="LMB_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="LMB_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="Sl_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Sl_DBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="Sl_Ready"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="LMB_Rst"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="Sl_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="Sl_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_mb_ILMB" DATAWIDTH="32" NAME="LMB_M" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="M_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="M_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="M_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="LMB_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="LMB_ReadDBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="M_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="LMB_Ready"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="LMB_Rst"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="LMB_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="LMB_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="M_DBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="M_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="16" FULLNAME="/sys_ilmb_cntlr" HWVERSION="4.0" INSTANCE="sys_ilmb_cntlr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="lmb_bram_if_cntlr" VLNV="xilinx.com:ip:lmb_bram_if_cntlr:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v4_0;d=pg112-lmb-bram-if-cntlr.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_NUM_LMB" VALUE="1"/>
        <PARAMETER NAME="C_MASK" VALUE="0x0000000080000000"/>
        <PARAMETER NAME="C_MASK1" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_MASK2" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_MASK3" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_CE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_UE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_STATUS_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_REGISTER" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_COUNTER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_WRITE_ACCESS" VALUE="2"/>
        <PARAMETER NAME="C_BRAM_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_ilmb_cntlr_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0001FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_Rst" SIGIS="rst" SIGNAME="sys_rstgen_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_ABus" RIGHT="31" SIGIS="undef" SIGNAME="sys_ilmb_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_WriteDBus" RIGHT="31" SIGIS="undef" SIGNAME="sys_ilmb_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="sys_ilmb_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="sys_ilmb_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="sys_ilmb_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="LMB_BE" RIGHT="3" SIGIS="undef" SIGNAME="sys_ilmb_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Sl_DBus" RIGHT="31" SIGIS="undef" SIGNAME="sys_ilmb_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Ready" SIGIS="undef" SIGNAME="sys_ilmb_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Wait" SIGIS="undef" SIGNAME="sys_ilmb_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_UE" SIGIS="undef" SIGNAME="sys_ilmb_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_CE" SIGIS="undef" SIGNAME="sys_ilmb_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Rst_A" SIGIS="rst" SIGNAME="sys_ilmb_cntlr_BRAM_Rst_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_lmb_bram" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Clk_A" SIGIS="clk" SIGNAME="sys_ilmb_cntlr_BRAM_Clk_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_lmb_bram" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_Addr_A" RIGHT="31" SIGIS="undef" SIGNAME="sys_ilmb_cntlr_BRAM_Addr_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_lmb_bram" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_EN_A" SIGIS="undef" SIGNAME="sys_ilmb_cntlr_BRAM_EN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_lmb_bram" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_WEN_A" RIGHT="3" SIGIS="undef" SIGNAME="sys_ilmb_cntlr_BRAM_WEN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_lmb_bram" PORT="web"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BRAM_Dout_A" RIGHT="31" SIGIS="undef" SIGNAME="sys_ilmb_cntlr_BRAM_Dout_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_lmb_bram" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BRAM_Din_A" RIGHT="31" SIGIS="undef" SIGNAME="sys_ilmb_cntlr_BRAM_Din_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_lmb_bram" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sys_ilmb_cntlr_SLMB" DATAWIDTH="32" NAME="SLMB" TYPE="SLAVE" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="LMB_ABus"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="LMB_BE"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="Sl_CE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Sl_DBus"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="Sl_Ready"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="Sl_UE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="Sl_Wait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_ilmb_cntlr_BRAM_PORT" NAME="BRAM_PORT" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="131072"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="BRAM_Dout_A"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="BRAM_WEN_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/sys_lmb_bram" HWVERSION="8.4" INSTANCE="sys_lmb_bram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="system_sys_lmb_bram_0.mem"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="32768"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="32768"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="32768"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="32768"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="1"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="32"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     20.388 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_lmb_bram_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="32768"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="system_sys_lmb_bram_0.mem"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="true"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="sys_dlmb_cntlr_BRAM_Clk_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="rst" SIGNAME="sys_dlmb_cntlr_BRAM_Rst_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="sys_dlmb_cntlr_BRAM_EN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="sys_dlmb_cntlr_BRAM_WEN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="sys_dlmb_cntlr_BRAM_Addr_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="sys_dlmb_cntlr_BRAM_Dout_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="sys_dlmb_cntlr_BRAM_Din_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="clk" SIGNAME="sys_ilmb_cntlr_BRAM_Clk_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="rst" SIGNAME="sys_ilmb_cntlr_BRAM_Rst_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="sys_ilmb_cntlr_BRAM_EN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="sys_ilmb_cntlr_BRAM_WEN_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="sys_ilmb_cntlr_BRAM_Addr_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="sys_ilmb_cntlr_BRAM_Dout_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="sys_ilmb_cntlr_BRAM_Din_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rsta_busy" SIGIS="undef"/>
        <PORT DIR="O" NAME="rstb_busy" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sys_dlmb_cntlr_BRAM_PORT" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="131072"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_ilmb_cntlr_BRAM_PORT" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="131072"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dinb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="enb"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rstb"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/sys_mb" HWVERSION="11.0" INSTANCE="sys_mb" IPTYPE="PROCESSOR" IS_ENABLE="1" MODCLASS="PROCESSOR" MODTYPE="microblaze" PROCTYPE="microblaze" VLNV="xilinx.com:ip:microblaze:11.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2018.3;d=ug984-vivado-microblaze-ref.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_SCO" VALUE="0"/>
        <PARAMETER NAME="C_FREQ" VALUE="100000000"/>
        <PARAMETER NAME="C_USE_CONFIG_RESET" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_CLK" VALUE="2"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_CLK_IRQ" VALUE="1"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_CLK_DEBUG" VALUE="2"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_DBG_CLK" VALUE="1"/>
        <PARAMETER NAME="C_NUM_SYNC_FF_DBG_TRACE_CLK" VALUE="2"/>
        <PARAMETER NAME="C_FAULT_TOLERANT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_USE_CE_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_LOCKSTEP_SLAVE" VALUE="0"/>
        <PARAMETER NAME="C_LOCKSTEP_MASTER" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_DATA_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_LMB_DATA_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_INSTR_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_IADDR_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_PIADDR_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_DADDR_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="system_sys_mb_0"/>
        <PARAMETER NAME="C_AVOID_PRIMITIVES" VALUE="0"/>
        <PARAMETER NAME="C_AREA_OPTIMIZED" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="2"/>
        <PARAMETER NAME="C_BASE_VECTORS" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_M_AXI_DP_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DP_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DP_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DP_EXCLUSIVE_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_D_BUS_EXCEPTION" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IP_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IP_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_IP_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_I_BUS_EXCEPTION" VALUE="1"/>
        <PARAMETER NAME="C_D_LMB" VALUE="1"/>
        <PARAMETER NAME="C_D_AXI" VALUE="1"/>
        <PARAMETER NAME="C_I_LMB" VALUE="1"/>
        <PARAMETER NAME="C_I_AXI" VALUE="0"/>
        <PARAMETER NAME="C_USE_MSR_INSTR" VALUE="1"/>
        <PARAMETER NAME="C_USE_PCMP_INSTR" VALUE="1"/>
        <PARAMETER NAME="C_USE_BARREL" VALUE="1"/>
        <PARAMETER NAME="C_USE_DIV" VALUE="1"/>
        <PARAMETER NAME="C_USE_HW_MUL" VALUE="2"/>
        <PARAMETER NAME="C_USE_FPU" VALUE="0"/>
        <PARAMETER NAME="C_USE_REORDER_INSTR" VALUE="1"/>
        <PARAMETER NAME="C_UNALIGNED_EXCEPTIONS" VALUE="1"/>
        <PARAMETER NAME="C_ILL_OPCODE_EXCEPTION" VALUE="1"/>
        <PARAMETER NAME="C_DIV_ZERO_EXCEPTION" VALUE="1"/>
        <PARAMETER NAME="C_FPU_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_FSL_LINKS" VALUE="0"/>
        <PARAMETER NAME="C_USE_EXTENDED_FSL_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_FSL_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_USE_STACK_PROTECTION" VALUE="0"/>
        <PARAMETER NAME="C_IMPRECISE_EXCEPTIONS" VALUE="0"/>
        <PARAMETER NAME="C_USE_INTERRUPT" VALUE="1"/>
        <PARAMETER NAME="C_USE_EXT_BRK" VALUE="0"/>
        <PARAMETER NAME="C_USE_EXT_NM_BRK" VALUE="0"/>
        <PARAMETER NAME="C_USE_NON_SECURE" VALUE="0"/>
        <PARAMETER NAME="C_USE_MMU" VALUE="3"/>
        <PARAMETER NAME="C_MMU_DTLB_SIZE" VALUE="4"/>
        <PARAMETER NAME="C_MMU_ITLB_SIZE" VALUE="2"/>
        <PARAMETER NAME="C_MMU_TLB_ACCESS" VALUE="3"/>
        <PARAMETER NAME="C_MMU_ZONES" VALUE="2"/>
        <PARAMETER NAME="C_MMU_PRIVILEGED_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRANCH_TARGET_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_BRANCH_TARGET_CACHE_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_PC_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PVR" VALUE="2"/>
        <PARAMETER NAME="C_PVR_USER1" VALUE="0x00"/>
        <PARAMETER NAME="C_PVR_USER2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_DYNAMIC_BUS_SIZING" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_OPCODE_0x0_ILLEGAL" VALUE="1"/>
        <PARAMETER NAME="C_DEBUG_ENABLED" VALUE="1"/>
        <PARAMETER NAME="C_DEBUG_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_NUMBER_OF_PC_BRK" VALUE="1"/>
        <PARAMETER NAME="C_NUMBER_OF_RD_ADDR_BRK" VALUE="0"/>
        <PARAMETER NAME="C_NUMBER_OF_WR_ADDR_BRK" VALUE="0"/>
        <PARAMETER NAME="C_DEBUG_EVENT_COUNTERS" VALUE="5"/>
        <PARAMETER NAME="C_DEBUG_LATENCY_COUNTERS" VALUE="1"/>
        <PARAMETER NAME="C_DEBUG_COUNTER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DEBUG_TRACE_SIZE" VALUE="8192"/>
        <PARAMETER NAME="C_DEBUG_EXTERNAL_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_DEBUG_TRACE_ASYNC_RESET" VALUE="0"/>
        <PARAMETER NAME="C_DEBUG_PROFILE_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_IS_EDGE" VALUE="0"/>
        <PARAMETER NAME="C_EDGE_IS_POSITIVE" VALUE="1"/>
        <PARAMETER NAME="C_ASYNC_INTERRUPT" VALUE="1"/>
        <PARAMETER NAME="C_ASYNC_WAKEUP" VALUE="3"/>
        <PARAMETER NAME="C_M0_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S0_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M1_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S1_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M2_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S2_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M3_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S3_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M4_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S4_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M5_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S5_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M6_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S6_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M7_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S7_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M8_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S8_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M9_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S9_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M10_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S10_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M11_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S11_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M12_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S12_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M13_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S13_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M14_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S14_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M15_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S15_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ICACHE_BASEADDR" VALUE="0x0000000080000000"/>
        <PARAMETER NAME="C_ICACHE_HIGHADDR" VALUE="0x00000000bfffffff"/>
        <PARAMETER NAME="C_USE_ICACHE" VALUE="1"/>
        <PARAMETER NAME="C_ALLOW_ICACHE_WR" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_TAG_BITS" VALUE="16"/>
        <PARAMETER NAME="C_CACHE_BYTE_SIZE" VALUE="16384"/>
        <PARAMETER NAME="C_ICACHE_LINE_LEN" VALUE="8"/>
        <PARAMETER NAME="C_ICACHE_ALWAYS_USED" VALUE="1"/>
        <PARAMETER NAME="C_ICACHE_STREAMS" VALUE="1"/>
        <PARAMETER NAME="C_ICACHE_VICTIMS" VALUE="8"/>
        <PARAMETER NAME="C_ICACHE_FORCE_TAG_LUTRAM" VALUE="0"/>
        <PARAMETER NAME="C_ICACHE_DATA_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_IC_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IC_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_IC_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_IC_USER_VALUE" VALUE="31"/>
        <PARAMETER NAME="C_M_AXI_IC_AWUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_IC_ARUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_IC_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IC_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IC_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DCACHE_BASEADDR" VALUE="0x0000000080000000"/>
        <PARAMETER NAME="C_DCACHE_HIGHADDR" VALUE="0x00000000bfffffff"/>
        <PARAMETER NAME="C_USE_DCACHE" VALUE="1"/>
        <PARAMETER NAME="C_ALLOW_DCACHE_WR" VALUE="1"/>
        <PARAMETER NAME="C_DCACHE_ADDR_TAG" VALUE="16"/>
        <PARAMETER NAME="C_DCACHE_BYTE_SIZE" VALUE="16384"/>
        <PARAMETER NAME="C_DCACHE_LINE_LEN" VALUE="4"/>
        <PARAMETER NAME="C_DCACHE_ALWAYS_USED" VALUE="1"/>
        <PARAMETER NAME="C_DCACHE_USE_WRITEBACK" VALUE="0"/>
        <PARAMETER NAME="C_DCACHE_VICTIMS" VALUE="8"/>
        <PARAMETER NAME="C_DCACHE_FORCE_TAG_LUTRAM" VALUE="0"/>
        <PARAMETER NAME="C_DCACHE_DATA_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_DC_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DC_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DC_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DC_EXCLUSIVE_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_DC_USER_VALUE" VALUE="31"/>
        <PARAMETER NAME="C_M_AXI_DC_AWUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_DC_ARUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_DC_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DC_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DC_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_DP_AXI_MON" VALUE="0"/>
        <PARAMETER NAME="C_DC_AXI_MON" VALUE="0"/>
        <PARAMETER NAME="C_D_LMB_MON" VALUE="0"/>
        <PARAMETER NAME="C_IP_AXI_MON" VALUE="0"/>
        <PARAMETER NAME="C_IC_AXI_MON" VALUE="0"/>
        <PARAMETER NAME="C_I_LMB_MON" VALUE="0"/>
        <PARAMETER NAME="C_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_LOCKSTEP_SELECT" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DISCRETE_PORTS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_DC_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_IC_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="G_TEMPLATE_LIST" VALUE="4"/>
        <PARAMETER NAME="G_USE_EXCEPTIONS" VALUE="1"/>
        <PARAMETER NAME="C_RESET_MSR_IE" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_BIP" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_ICE" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_DCE" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_EE" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR_EIP" VALUE="0"/>
        <PARAMETER NAME="C_M0_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S0_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M1_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S1_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M2_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S2_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M3_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S3_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M4_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S4_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M5_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S5_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M6_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S6_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M7_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S7_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M8_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S8_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M9_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S9_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M10_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S10_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M11_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S11_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M12_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S12_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M13_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S13_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M14_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S14_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M15_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S15_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_INTERRUPT_MON" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_mb_0"/>
        <PARAMETER NAME="C_ENDIANNESS" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PROCESSOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="microblaze"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="Clk" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Reset" SIGIS="rst" SIGNAME="sys_rstgen_mb_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="mb_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Interrupt" SIGIS="INTERRUPT" SIGNAME="axi_intc_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_intc" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Interrupt_Address" RIGHT="31" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="Interrupt_Ack" RIGHT="1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="Instr_Addr" RIGHT="31" SIGIS="undef" SIGNAME="sys_ilmb_M_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="M_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Instr" RIGHT="31" SIGIS="undef" SIGNAME="sys_ilmb_LMB_ReadDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="LMB_ReadDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="IFetch" SIGIS="undef" SIGNAME="sys_ilmb_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="M_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="I_AS" SIGIS="undef" SIGNAME="sys_ilmb_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="M_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IReady" SIGIS="undef" SIGNAME="sys_ilmb_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="LMB_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IWAIT" SIGIS="undef" SIGNAME="sys_ilmb_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="LMB_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ICE" SIGIS="undef" SIGNAME="sys_ilmb_LMB_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="LMB_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IUE" SIGIS="undef" SIGNAME="sys_ilmb_LMB_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_ilmb" PORT="LMB_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Data_Addr" RIGHT="31" SIGIS="undef" SIGNAME="sys_dlmb_M_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="M_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Data_Read" RIGHT="31" SIGIS="undef" SIGNAME="sys_dlmb_LMB_ReadDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="LMB_ReadDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Data_Write" RIGHT="31" SIGIS="undef" SIGNAME="sys_dlmb_M_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="M_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_AS" SIGIS="undef" SIGNAME="sys_dlmb_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="M_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Read_Strobe" SIGIS="undef" SIGNAME="sys_dlmb_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="M_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Write_Strobe" SIGIS="undef" SIGNAME="sys_dlmb_M_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="M_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DReady" SIGIS="undef" SIGNAME="sys_dlmb_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="LMB_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DWait" SIGIS="undef" SIGNAME="sys_dlmb_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="LMB_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DCE" SIGIS="undef" SIGNAME="sys_dlmb_LMB_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="LMB_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DUE" SIGIS="undef" SIGNAME="sys_dlmb_LMB_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="LMB_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Byte_Enable" RIGHT="3" SIGIS="undef" SIGNAME="sys_dlmb_M_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="M_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DP_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DP_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_AWVALID" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_AWREADY" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DP_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DP_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_WVALID" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_WREADY" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_DP_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_BVALID" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_BREADY" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DP_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DP_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_ARVALID" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_ARREADY" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_DP_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_DP_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_RVALID" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_RREADY" SIGIS="undef" SIGNAME="axi_cpu_interconnect_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Clk" SIGIS="clk" SIGNAME="sys_mb_Dbg_Clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="Dbg_Clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_TDI" SIGIS="undef" SIGNAME="sys_mb_Dbg_TDI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="Dbg_TDI_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_TDO" SIGIS="undef" SIGNAME="sys_mb_Dbg_TDO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="Dbg_TDO_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Dbg_Reg_En" RIGHT="7" SIGIS="undef" SIGNAME="sys_mb_Dbg_Reg_En">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="Dbg_Reg_En_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Shift" SIGIS="undef" SIGNAME="sys_mb_Dbg_Shift">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="Dbg_Shift_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Capture" SIGIS="undef" SIGNAME="sys_mb_Dbg_Capture">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="Dbg_Capture_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Update" SIGIS="undef" SIGNAME="sys_mb_Dbg_Update">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="Dbg_Update_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Debug_Rst" SIGIS="rst" SIGNAME="sys_mb_Debug_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="Dbg_Rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Disable" SIGIS="undef" SIGNAME="sys_mb_Dbg_Disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="Dbg_Disable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_IC_AWID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_IC_AWADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_IC_AWLEN" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_IC_AWSIZE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_IC_AWBURST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_IC_AWLOCK" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_IC_AWCACHE" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_IC_AWPROT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_IC_AWQOS" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_IC_AWVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AXI_IC_AWREADY" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_IC_WDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_IC_WSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_IC_WLAST" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_IC_WVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AXI_IC_WREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_IC_BID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_IC_BRESP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AXI_IC_BVALID" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_IC_BREADY" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_IC_ARID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_IC_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_IC_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_IC_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_IC_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_ARLOCK" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_IC_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_IC_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_IC_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_ARVALID" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_ARREADY" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_IC_RID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_IC_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_IC_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_RLAST" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_RVALID" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_RREADY" SIGIS="undef" SIGNAME="axi_mem_interconnect_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_DC_AWID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DC_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_DC_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DC_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_DC_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_AWLOCK" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DC_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DC_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DC_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_AWVALID" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_AWREADY" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DC_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DC_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_WLAST" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_WVALID" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_WREADY" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_DC_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_DC_BID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AXI_DC_BVALID" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_BREADY" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_DC_ARID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_DC_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_DC_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DC_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_DC_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_ARLOCK" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DC_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_DC_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_DC_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_ARVALID" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_ARREADY" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_DC_RID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_DC_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_DC_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_RLAST" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_RVALID" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_RREADY" SIGIS="undef" SIGNAME="axi_mem_interconnect_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_mem_interconnect" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_intc_interrupt" NAME="INTERRUPT" TYPE="TARGET" VLNV="xilinx.com:interface:mbinterrupt:1.0">
          <PARAMETER NAME="SENSITIVITY" VALUE="LEVEL_HIGH"/>
          <PARAMETER NAME="LOW_LATENCY" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ACK" PHYSICAL="Interrupt_Ack"/>
            <PORTMAP LOGICAL="ADDRESS" PHYSICAL="Interrupt_Address"/>
            <PORTMAP LOGICAL="INTERRUPT" PHYSICAL="Interrupt"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_mb_DLMB" DATAWIDTH="32" NAME="DLMB" TYPE="MASTER" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="Data_Addr"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="D_AS"/>
            <PORTMAP LOGICAL="BE" PHYSICAL="Byte_Enable"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="DCE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Data_Read"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="Read_Strobe"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="DReady"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="DUE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="DWait"/>
            <PORTMAP LOGICAL="WRITEDBUS" PHYSICAL="Data_Write"/>
            <PORTMAP LOGICAL="WRITESTROBE" PHYSICAL="Write_Strobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_mb_ILMB" DATAWIDTH="32" NAME="ILMB" TYPE="MASTER" VLNV="xilinx.com:interface:lmb:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ABUS" PHYSICAL="Instr_Addr"/>
            <PORTMAP LOGICAL="ADDRSTROBE" PHYSICAL="I_AS"/>
            <PORTMAP LOGICAL="CE" PHYSICAL="ICE"/>
            <PORTMAP LOGICAL="READDBUS" PHYSICAL="Instr"/>
            <PORTMAP LOGICAL="READSTROBE" PHYSICAL="IFetch"/>
            <PORTMAP LOGICAL="READY" PHYSICAL="IReady"/>
            <PORTMAP LOGICAL="UE" PHYSICAL="IUE"/>
            <PORTMAP LOGICAL="WAIT" PHYSICAL="IWAIT"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_mb_M_AXI_DP" DATAWIDTH="32" NAME="M_AXI_DP" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_ddr_cntrl_0_ui_clk"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_DP_ARADDR"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_DP_ARPROT"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_DP_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_DP_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_DP_AWADDR"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_DP_AWPROT"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_DP_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_DP_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_DP_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_DP_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_DP_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_DP_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_DP_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_DP_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_DP_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_DP_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_DP_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_DP_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_DP_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_mb_M_AXI_DC" DATAWIDTH="32" NAME="M_AXI_DC" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_ddr_cntrl_0_ui_clk"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_DC_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_DC_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_DC_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_DC_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_DC_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_DC_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_DC_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_DC_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_DC_ARREADY"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_DC_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_DC_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_DC_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_DC_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_DC_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_DC_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_DC_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_DC_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_DC_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_DC_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_DC_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_DC_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_DC_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_DC_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_DC_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_DC_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_DC_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_DC_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_DC_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_DC_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_DC_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_DC_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_DC_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_DC_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_DC_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_DC_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_DC_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_DC_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_mb_M_AXI_IC" DATAWIDTH="32" NAME="M_AXI_IC" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_ddr_cntrl_0_ui_clk"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_IC_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_IC_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_IC_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_IC_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_IC_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_IC_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_IC_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_IC_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_IC_ARREADY"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_IC_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_IC_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_IC_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_IC_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_IC_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_IC_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_IC_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_IC_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_IC_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_IC_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_IC_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_IC_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_IC_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_IC_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_IC_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_IC_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_IC_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_IC_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_IC_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_IC_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_IC_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_IC_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_IC_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_IC_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_IC_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_IC_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_IC_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_IC_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_mb_debug_MBDEBUG_0" NAME="DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:mbdebug:3.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="CAPTURE" PHYSICAL="Dbg_Capture"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="Dbg_Clk"/>
            <PORTMAP LOGICAL="DISABLE" PHYSICAL="Dbg_Disable"/>
            <PORTMAP LOGICAL="REG_EN" PHYSICAL="Dbg_Reg_En"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="Debug_Rst"/>
            <PORTMAP LOGICAL="SHIFT" PHYSICAL="Dbg_Shift"/>
            <PORTMAP LOGICAL="TDI" PHYSICAL="Dbg_TDI"/>
            <PORTMAP LOGICAL="TDO" PHYSICAL="Dbg_TDO"/>
            <PORTMAP LOGICAL="UPDATE" PHYSICAL="Dbg_Update"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0001FFFF" INSTANCE="sys_dlmb_cntlr" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="DLMB" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="SLMB"/>
        <MEMRANGE ADDRESSBLOCK="Mem" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0001FFFF" INSTANCE="sys_ilmb_cntlr" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ILMB" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="SLMB"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x40000FFF" INSTANCE="axi_gpio" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40600000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x40600FFF" INSTANCE="axi_uart" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x41200000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41200FFF" INSTANCE="axi_intc" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x41400000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41400FFF" INSTANCE="sys_mb_debug" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x44A10000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A10FFF" INSTANCE="axi_ad9250_core" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x44A60000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A6FFFF" INSTANCE="axi_ad9250_xcvr" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A70000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A70FFF" INSTANCE="axi_spi" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="AXI_LITE"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x44AA0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44AA3FFF" INSTANCE="axi_ad9250_jesd_rx_axi" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="axi_lite" BASENAME="C_BASEADDR" BASEVALUE="0x45000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4500FFFF" INSTANCE="axi_sysid_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DP" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi"/>
        <MEMRANGE ADDRESSBLOCK="memaddr" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xBFFFFFFF" INSTANCE="axi_ddr_cntrl" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MASTERBUSINTERFACE="M_AXI_DC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="memaddr" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xBFFFFFFF" INSTANCE="axi_ddr_cntrl" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_IC" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="sys_dlmb_cntlr"/>
        <PERIPHERAL INSTANCE="sys_ilmb_cntlr"/>
        <PERIPHERAL INSTANCE="axi_gpio"/>
        <PERIPHERAL INSTANCE="axi_uart"/>
        <PERIPHERAL INSTANCE="axi_intc"/>
        <PERIPHERAL INSTANCE="sys_mb_debug"/>
        <PERIPHERAL INSTANCE="axi_ad9250_core"/>
        <PERIPHERAL INSTANCE="axi_ad9250_xcvr"/>
        <PERIPHERAL INSTANCE="axi_spi"/>
        <PERIPHERAL INSTANCE="axi_ad9250_jesd_rx_axi"/>
        <PERIPHERAL INSTANCE="axi_sysid_0"/>
        <PERIPHERAL INSTANCE="axi_ddr_cntrl"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="16" FULLNAME="/sys_mb_debug" HWVERSION="3.2" INSTANCE="sys_mb_debug" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="DEBUG" MODTYPE="mdm" VLNV="xilinx.com:ip:mdm:3.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v3_2;d=pg115-mdm.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="UART Receive">
              <PROPERTY NAME="DESCRIPTION" VALUE="JTAG UART Receive Data"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="8"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="UART_RX">
                  <PROPERTY NAME="DESCRIPTION" VALUE="UART Receive Data."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="UART Transmit">
              <PROPERTY NAME="DESCRIPTION" VALUE="JTAG UART Transmit Data"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="8"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="UART_TX">
                  <PROPERTY NAME="DESCRIPTION" VALUE="UART Transmit Data."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="UART Status">
              <PROPERTY NAME="DESCRIPTION" VALUE="JTAG UART Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="5"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RX FIFO Valid Data">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the receive FIFO has valid data:&#xA;  0 - Receive FIFO is empty.&#xA;  1 - Receive FIFO has valid data.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX FIFO Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the receive FIFO is full:&#xA;  0 - Receive FIFO is not full.&#xA;  1 - Receive FIFO is full.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX FIFO Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the transmit FIFO is empty:&#xA;  0 - Transmit FIFO is not empty.&#xA;  1 - Transmit FIFO is empty.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX FIFO Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates if the transmit FIFO is full:&#xA;  0 - Transmit FIFO is not full.&#xA;  1 - Transmit FIFO is full.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Interrupt Enabled">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates that interrupt is enabled:&#xA;  0 - Interrupt is disabled.&#xA;  1 - Interrupt is enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="UART Control">
              <PROPERTY NAME="DESCRIPTION" VALUE="JTAG UART Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="5"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Reset TX FIFO">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset/clear the transmit FIFO:&#xA;  0 - Do nothing.&#xA;  1 - Clear the transmit FIFO.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Reset RX FIFO">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset/clear the receive FIFO:&#xA;  0 - Do nothing.&#xA;  1 - Clear the receive FIFO.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Clear EXT_BRK">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Clear the EXT_BRK signal set by JTAG:&#xA;  0 - Do nothing.&#xA;  1 - Clear the signal.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Interrupt Enabled">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates interrupt for the MDM JTAG UART:&#xA;  0 - Disable interrupt interrupt.&#xA;  1 - Enable interrupt signal.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Debug Status">
              <PROPERTY NAME="DESCRIPTION" VALUE="Debug Register Access Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="LOCK">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the access lock status:&#xA;  0 - The lock is not acquired.&#xA;  1 - The lock has been acquired by the JTAG interface.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Debug Control">
              <PROPERTY NAME="DESCRIPTION" VALUE="Debug Register Access Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10"/>
              <PROPERTY NAME="SIZE" VALUE="20"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Bit Size">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Number of bits in the accessed debug register - 1"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="9"/>
                </FIELD>
                <FIELD NAME="MDM Command">
                  <PROPERTY NAME="DESCRIPTION" VALUE="MDM command."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
                <FIELD NAME="Access MDM">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Access MDM or MicroBlaze Debug register:&#xA;  0 - MicroBlaze debug register access.&#xA;  1 - MDM debug register access.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="17"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="17"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Access Lock Type">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Access lock type write:&#xA;  0 - Release access lock to abort atomic sequence.&#xA;  1 - Lock before first access and unlock after last.&#xA;  2 - Lock before first access, otherwise keep lock.&#xA;  3 - Force lock acquisition, even if aquired by JTAG.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="18"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="18"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Debug Data">
              <PROPERTY NAME="DESCRIPTION" VALUE="Debug Register Access Data Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="DBG Data">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Read or write debug register data indicated by DBG_CTRL."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Debug Lock">
              <PROPERTY NAME="DESCRIPTION" VALUE="Debug Register Access Locking Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x18"/>
              <PROPERTY NAME="SIZE" VALUE="16"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="DBG_LOCK">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Unlock access to registers DBG_CTLR and DBG_DATA when writing 0xEBAB."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Performance Counter Control">
              <PROPERTY NAME="DESCRIPTION" VALUE="Debug Register Performance Counter Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x5440"/>
              <PROPERTY NAME="SIZE" VALUE="8"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Event">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Performance counter event"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Performance Counter Command">
              <PROPERTY NAME="DESCRIPTION" VALUE="Debug Register Performance Counter Command Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x5480"/>
              <PROPERTY NAME="SIZE" VALUE="8"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RES">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset accessed counter to the first event counter"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SAM">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Sample status and values in all counters for reading"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="STOP">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Stop counting all counters"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="STA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Start counting configured events for all counters"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CLR">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Clear all counters to zero"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Performance Counter Status">
              <PROPERTY NAME="DESCRIPTION" VALUE="Debug Register Performance Counter Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x54C0"/>
              <PROPERTY NAME="SIZE" VALUE="2"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="FULL">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Set when a new latency counter event is started before previous event has finished"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="OF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Set when the counter has counted past its maximum value"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Performance Counter Data Read">
              <PROPERTY NAME="DESCRIPTION" VALUE="Performance Counter Data Read Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x5580"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Item">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Sampled counter value item"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Performance Counter Data Write">
              <PROPERTY NAME="DESCRIPTION" VALUE="Performance Counter Data Write Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x55C0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Item">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Counter value item to write into a counter"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Trace Control">
              <PROPERTY NAME="DESCRIPTION" VALUE="Debug Register Trace Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x5840"/>
              <PROPERTY NAME="SIZE" VALUE="22"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="SR">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Save new program counter for return instructions"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SL">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Save load and get instructions for new data value"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SPC">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Save new program counter for all taken branches"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="FH">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Debug Halt on full trace buffer or cycle count overflow"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="LEVEL">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Trace compression level:&#xA;  00 - Complete trace&#xA;  01 - Program flow&#xA;  11 - Program flow and cycle count&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
                <FIELD NAME="TP">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Change corresponding breakpoint or watchpoint to a tracepoint"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Trace Command">
              <PROPERTY NAME="DESCRIPTION" VALUE="Debug Register Trace Command Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x5880"/>
              <PROPERTY NAME="SIZE" VALUE="4"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="SAM">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Sample number of current items in the trace buffer"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="STOP">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Stop trace immediately"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="STA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Start trace immediately"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CLR">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Clear trace status and empty the trace buffer"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Trace Status">
              <PROPERTY NAME="DESCRIPTION" VALUE="Debug Register Trace Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x58C0"/>
              <PROPERTY NAME="SIZE" VALUE="18"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="IC">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Sampled trace buffer item count"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
                <FIELD NAME="OF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Cycle count overflow"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="STA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Trace started"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="17"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="17"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Trace Data Read">
              <PROPERTY NAME="DESCRIPTION" VALUE="Trace Data Read Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x5980"/>
              <PROPERTY NAME="SIZE" VALUE="18"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Item">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Embedded Trace Buffer item"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE="modify"/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="18"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Profiling Control">
              <PROPERTY NAME="DESCRIPTION" VALUE="Debug Register Profiling Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x5C40"/>
              <PROPERTY NAME="SIZE" VALUE="8"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="BIN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Number of addresses counted by each bin"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
                <FIELD NAME="CC">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable cycle count to count cycles of executed instructions"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DIS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Disable and stop profiling"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ENA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable and start profiling"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Profiling Low Address">
              <PROPERTY NAME="DESCRIPTION" VALUE="Profiling Low Address Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x5C80"/>
              <PROPERTY NAME="SIZE" VALUE="30"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Low word address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Low word address of the profiled area"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Profiling High Address">
              <PROPERTY NAME="DESCRIPTION" VALUE="Profiling High Address Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x5CC0"/>
              <PROPERTY NAME="SIZE" VALUE="30"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="High word address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="High word address of the profiled area"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="30"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Profiling Buffer Address">
              <PROPERTY NAME="DESCRIPTION" VALUE="Profiling Buffer Address Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x5D00"/>
              <PROPERTY NAME="SIZE" VALUE="15"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Buffer word address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Buffer word address of the profiled area"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="15"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Profiling Data Read 0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Profiling Data Read Register, 32 LSB"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x5D80"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Read Data">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Number of executed instructions or clock cycles in the bin, 32 LSB"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Profiling Data Read 1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Profiling Data Read Register, 4 MSB"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x5D84"/>
              <PROPERTY NAME="SIZE" VALUE="4"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Read Data">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Number of executed instructions or clock cycles in the bin, 4 MSB"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Profiling Data Write">
              <PROPERTY NAME="DESCRIPTION" VALUE="Profiling Data Write Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x5DC0"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Write Data">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data to write to a bin"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_JTAG_CHAIN" VALUE="2"/>
        <PARAMETER NAME="C_USE_BSCAN" VALUE="0"/>
        <PARAMETER NAME="C_BSCANID" VALUE="76547328"/>
        <PARAMETER NAME="C_DEBUG_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_USE_CONFIG_RESET" VALUE="0"/>
        <PARAMETER NAME="C_AVOID_PRIMITIVES" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="2"/>
        <PARAMETER NAME="C_MB_DBG_PORTS" VALUE="1"/>
        <PARAMETER NAME="C_USE_UART" VALUE="1"/>
        <PARAMETER NAME="C_DBG_REG_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_DBG_MEM_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_USE_CROSS_TRIGGER" VALUE="0"/>
        <PARAMETER NAME="C_EXT_TRIG_RESET_VALUE" VALUE="0xF1234"/>
        <PARAMETER NAME="C_TRACE_OUTPUT" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_TRACE_CLK_FREQ_HZ" VALUE="200000000"/>
        <PARAMETER NAME="C_TRACE_CLK_OUT_PHASE" VALUE="90"/>
        <PARAMETER NAME="C_TRACE_ASYNC_RESET" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_PROTOCOL" VALUE="1"/>
        <PARAMETER NAME="C_TRACE_ID" VALUE="110"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_DATA_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_ID_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_XMTC" VALUE="0"/>
        <PARAMETER NAME="C_BRK" VALUE="0"/>
        <PARAMETER NAME="C_TRIG_IN_PORTS" VALUE="1"/>
        <PARAMETER NAME="C_TRIG_OUT_PORTS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_mb_debug_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x41400000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x41400FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="Debug_SYS_Rst" SIGIS="rst" SIGNAME="sys_mb_debug_Debug_SYS_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="mb_debug_sys_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="axi_cpu_interconnect_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Clk_0" SIGIS="clk" SIGNAME="sys_mb_Dbg_Clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Dbg_Clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_TDI_0" SIGIS="undef" SIGNAME="sys_mb_Dbg_TDI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Dbg_TDI"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_TDO_0" SIGIS="undef" SIGNAME="sys_mb_Dbg_TDO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Dbg_TDO"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dbg_Reg_En_0" RIGHT="7" SIGIS="undef" SIGNAME="sys_mb_Dbg_Reg_En">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Dbg_Reg_En"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Capture_0" SIGIS="undef" SIGNAME="sys_mb_Dbg_Capture">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Dbg_Capture"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Shift_0" SIGIS="undef" SIGNAME="sys_mb_Dbg_Shift">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Dbg_Shift"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Update_0" SIGIS="undef" SIGNAME="sys_mb_Dbg_Update">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Dbg_Update"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Rst_0" SIGIS="rst" SIGNAME="sys_mb_Debug_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Debug_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Disable_0" SIGIS="undef" SIGNAME="sys_mb_Dbg_Disable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Dbg_Disable"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_cpu_interconnect_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_axi_ddr_cntrl_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="sys_mb_debug_MBDEBUG_0" NAME="MBDEBUG_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:mbdebug:3.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="CAPTURE" PHYSICAL="Dbg_Capture_0"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="Dbg_Clk_0"/>
            <PORTMAP LOGICAL="DISABLE" PHYSICAL="Dbg_Disable_0"/>
            <PORTMAP LOGICAL="REG_EN" PHYSICAL="Dbg_Reg_En_0"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="Dbg_Rst_0"/>
            <PORTMAP LOGICAL="SHIFT" PHYSICAL="Dbg_Shift_0"/>
            <PORTMAP LOGICAL="TDI" PHYSICAL="Dbg_TDI_0"/>
            <PORTMAP LOGICAL="TDO" PHYSICAL="Dbg_TDO_0"/>
            <PORTMAP LOGICAL="UPDATE" PHYSICAL="Dbg_Update_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="sys_mb"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/sys_rstgen" HWVERSION="5.0" INSTANCE="sys_rstgen" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sys_rstgen_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_sys_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst" SIGNAME="sys_mb_debug_Debug_SYS_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="Debug_SYS_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="axi_ddr_cntrl_mmcm_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="mmcm_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst" SIGNAME="sys_rstgen_mb_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_mb" PORT="Reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst" SIGNAME="sys_rstgen_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_dlmb" PORT="SYS_Rst"/>
            <CONNECTION INSTANCE="sys_ilmb" PORT="SYS_Rst"/>
            <CONNECTION INSTANCE="sys_dlmb_cntlr" PORT="LMB_Rst"/>
            <CONNECTION INSTANCE="sys_ilmb_cntlr" PORT="LMB_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="aresetn"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="sys_mb_debug" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="axi_intc" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="axi_uart" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M03_ARESETN"/>
            <CONNECTION INSTANCE="axi_sysid_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M04_ARESETN"/>
            <CONNECTION INSTANCE="axi_gpio" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M05_ARESETN"/>
            <CONNECTION INSTANCE="axi_spi" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="up_rstn"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M06_ARESETN"/>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M07_ARESETN"/>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_cpu_interconnect" PORT="M08_ARESETN"/>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="s_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_fmcjesdadc1_xcvr" HWVERSION="1.0" INSTANCE="util_fmcjesdadc1_xcvr" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_adxcvr" VLNV="analog.com:user:util_adxcvr:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="XCVR_TYPE" VALUE="2"/>
        <PARAMETER NAME="QPLL_REFCLK_DIV" VALUE="1"/>
        <PARAMETER NAME="QPLL_FBDIV_RATIO" VALUE="1"/>
        <PARAMETER NAME="POR_CFG" VALUE="0x0006"/>
        <PARAMETER NAME="PPF0_CFG" VALUE="0x0600"/>
        <PARAMETER NAME="QPLL_CFG" VALUE="&quot;000011010000000000110000001&quot;"/>
        <PARAMETER NAME="QPLL_FBDIV" VALUE="0x080"/>
        <PARAMETER NAME="QPLL_CFG0" VALUE="0x331C"/>
        <PARAMETER NAME="QPLL_CFG1" VALUE="0xD038"/>
        <PARAMETER NAME="QPLL_CFG1_G3" VALUE="0xD038"/>
        <PARAMETER NAME="QPLL_CFG2" VALUE="0x0FC0"/>
        <PARAMETER NAME="QPLL_CFG2_G3" VALUE="0x0FC0"/>
        <PARAMETER NAME="QPLL_CFG3" VALUE="0x0120"/>
        <PARAMETER NAME="QPLL_CFG4" VALUE="0x0003"/>
        <PARAMETER NAME="QPLL_CP_G3" VALUE="&quot;0000011111&quot;"/>
        <PARAMETER NAME="QPLL_LPF" VALUE="0b0100110111"/>
        <PARAMETER NAME="QPLL_CP" VALUE="&quot;0001111111&quot;"/>
        <PARAMETER NAME="CPLL_FBDIV" VALUE="2"/>
        <PARAMETER NAME="CPLL_FBDIV_4_5" VALUE="5"/>
        <PARAMETER NAME="CPLL_CFG0" VALUE="0x01FA"/>
        <PARAMETER NAME="CPLL_CFG1" VALUE="0x0023"/>
        <PARAMETER NAME="CPLL_CFG2" VALUE="0x0002"/>
        <PARAMETER NAME="CPLL_CFG3" VALUE="0x0000"/>
        <PARAMETER NAME="CH_HSPMUX" VALUE="0000000000000000"/>
        <PARAMETER NAME="PREIQ_FREQ_BST" VALUE="0"/>
        <PARAMETER NAME="RXPI_CFG0" VALUE="0000000000000000"/>
        <PARAMETER NAME="RXPI_CFG1" VALUE="0000000000000000"/>
        <PARAMETER NAME="RTX_BUF_CML_CTRL" VALUE="000"/>
        <PARAMETER NAME="TX_NUM_OF_LANES" VALUE="0"/>
        <PARAMETER NAME="TX_OUT_DIV" VALUE="1"/>
        <PARAMETER NAME="TX_CLK25_DIV" VALUE="10"/>
        <PARAMETER NAME="TX_LANE_INVERT" VALUE="0"/>
        <PARAMETER NAME="TX_PI_BIASSET" VALUE="1"/>
        <PARAMETER NAME="TXPI_CFG" VALUE="0x0054"/>
        <PARAMETER NAME="A_TXDIFFCTRL" VALUE="&quot;10110&quot;"/>
        <PARAMETER NAME="RX_NUM_OF_LANES" VALUE="2"/>
        <PARAMETER NAME="RX_OUT_DIV" VALUE="1"/>
        <PARAMETER NAME="RX_CLK25_DIV" VALUE="10"/>
        <PARAMETER NAME="RX_DFE_LPM_CFG" VALUE="0x0904"/>
        <PARAMETER NAME="RX_PMA_CFG" VALUE="0x00018480"/>
        <PARAMETER NAME="RX_CDR_CFG" VALUE="0x03000023ff10200020"/>
        <PARAMETER NAME="RXCDR_CFG0" VALUE="0x0002"/>
        <PARAMETER NAME="RXCDR_CFG2" VALUE="0x0269"/>
        <PARAMETER NAME="RXCDR_CFG2_GEN2" VALUE="&quot;1001100101&quot;"/>
        <PARAMETER NAME="RXCDR_CFG2_GEN4" VALUE="0x00B4"/>
        <PARAMETER NAME="RXCDR_CFG3" VALUE="0x0012"/>
        <PARAMETER NAME="RXCDR_CFG3_GEN2" VALUE="0b011010"/>
        <PARAMETER NAME="RXCDR_CFG3_GEN3" VALUE="0x0012"/>
        <PARAMETER NAME="RXCDR_CFG3_GEN4" VALUE="0x0024"/>
        <PARAMETER NAME="RX_WIDEMODE_CDR" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="RX_XMODE_SEL" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="TXDRV_FREQBAND" VALUE="0"/>
        <PARAMETER NAME="TXFE_CFG1" VALUE="0x6C00"/>
        <PARAMETER NAME="TXFE_CFG2" VALUE="0x6C00"/>
        <PARAMETER NAME="TXFE_CFG3" VALUE="0x6C00"/>
        <PARAMETER NAME="TXPI_CFG0" VALUE="0x0300"/>
        <PARAMETER NAME="TXPI_CFG1" VALUE="0x1000"/>
        <PARAMETER NAME="RX_LANE_INVERT" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_util_fmcjesdadc1_xcvr_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="up_rstn" SIGIS="rst" SIGNAME="sys_rstgen_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sys_rstgen" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="up_clk" SIGIS="clk" SIGNAME="axi_ddr_cntrl_ui_addn_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ddr_cntrl" PORT="ui_addn_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="qpll_ref_clk_0" SIGIS="clk" SIGNAME="External_Ports_rx_ref_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_ref_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_qpll_rst_0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_pll_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_pll_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="cpll_ref_clk_0" SIGIS="clk" SIGNAME="External_Ports_rx_ref_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_ref_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_cpll_rst_0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_pll_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_pll_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_0_p" SIGIS="undef" SIGNAME="External_Ports_rx_data_0_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_data_0_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_0_n" SIGIS="undef" SIGNAME="External_Ports_rx_data_0_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_data_0_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="rx_out_clk_0" SIGIS="clk" SIGNAME="util_fmcjesdadc1_xcvr_rx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="rx_clk_0"/>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="rx_clk_1"/>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx_axi" PORT="core_clk"/>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="clk"/>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_core_clk"/>
            <CONNECTION INSTANCE="axi_ad9250_core" PORT="rx_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="rx_clk_0" SIGIS="clk" SIGNAME="util_fmcjesdadc1_xcvr_rx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="rx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_charisk_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="phy_charisk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_disperr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_phy_disperr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="phy_disperr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_notintable_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_phy_notintable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="phy_notintable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rx_data_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="phy_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_calign_0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_phy_en_char_align">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="phy_en_char_align"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_cm_enb_0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="11" NAME="up_cm_addr_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="up_cm_wr_0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="up_cm_wdata_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="up_cm_rdata_0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="up_cm_ready_0" SIGIS="undef"/>
        <PORT DIR="I" NAME="up_es_enb_0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_es_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_es_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_es_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_es_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_es_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_wr_0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_es_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_es_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_es_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_es_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_es_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_es_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_es_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_es_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_ready_0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_es_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_es_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_reset_0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_es_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_es_reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_pll_locked_0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_pll_locked_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_ch_pll_locked_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_rst_0" SIGIS="rst" SIGNAME="axi_ad9250_xcvr_up_ch_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_ch_rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_user_ready_0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_user_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_ch_user_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_rst_done_0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_rst_done_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_ch_rst_done_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_lpm_dfe_n_0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_lpm_dfe_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_ch_lpm_dfe_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_rx_rate_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_rate_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_ch_rate_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="up_rx_sys_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_sys_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_ch_sys_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_rx_out_clk_sel_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_out_clk_sel_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_ch_out_clk_sel_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_enb_0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_enb_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_ch_enb_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_rx_addr_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_addr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_ch_addr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_wr_0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_wr_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_ch_wr_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_rx_wdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_wdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_ch_wdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_rx_rdata_0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_rdata_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_ch_rdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_ready_0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_ready_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_ch_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="cpll_ref_clk_1" SIGIS="clk" SIGNAME="External_Ports_rx_ref_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_ref_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_cpll_rst_1" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_pll_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_pll_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_1_p" SIGIS="undef" SIGNAME="External_Ports_rx_data_1_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_data_1_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_1_n" SIGIS="undef" SIGNAME="External_Ports_rx_data_1_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rx_data_1_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="rx_out_clk_1" SIGIS="clk"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="rx_clk_1" SIGIS="clk" SIGNAME="util_fmcjesdadc1_xcvr_rx_out_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_fmcjesdadc1_xcvr" PORT="rx_out_clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_charisk_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_phy_charisk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="phy_charisk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_disperr_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_phy_disperr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="phy_disperr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="rx_notintable_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_phy_notintable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="phy_notintable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="rx_data_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_phy_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="phy_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_calign_1" SIGIS="undef" SIGNAME="axi_ad9250_jesd_rx_phy_en_char_align">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_jesd_rx" PORT="phy_en_char_align"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_enb_1" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_es_enb_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_es_enb_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_es_addr_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_es_addr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_es_addr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_wr_1" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_es_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_es_wr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_es_wdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_es_wdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_es_wdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_es_rdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_es_rdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_es_rdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_es_ready_1" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_es_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_es_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_es_reset_1" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_es_reset_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_es_reset_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_pll_locked_1" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_pll_locked_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_ch_pll_locked_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_rst_1" SIGIS="rst" SIGNAME="axi_ad9250_xcvr_up_ch_rst_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_ch_rst_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_user_ready_1" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_user_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_ch_user_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_rst_done_1" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_rst_done_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_ch_rst_done_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_lpm_dfe_n_1" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_lpm_dfe_n_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_ch_lpm_dfe_n_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_rx_rate_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_rate_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_ch_rate_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="up_rx_sys_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_sys_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_ch_sys_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="up_rx_out_clk_sel_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_out_clk_sel_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_ch_out_clk_sel_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_enb_1" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_enb_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_ch_enb_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="up_rx_addr_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_addr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_ch_addr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up_rx_wr_1" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_wr_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_ch_wr_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="up_rx_wdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_wdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_ch_wdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="up_rx_rdata_1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_rdata_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_ch_rdata_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="up_rx_ready_1" SIGIS="undef" SIGNAME="axi_ad9250_xcvr_up_ch_ready_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ad9250_xcvr" PORT="up_ch_ready_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="up_cm_0" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_cm_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_cm_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_cm_wr_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_cm_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_cm_rdata_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_cm_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9250_xcvr_up_es_0" NAME="up_es_0" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_es_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_es_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_es_wr_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_es_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_es_rdata_0"/>
            <PORTMAP LOGICAL="reset" PHYSICAL="up_es_reset_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_es_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9250_xcvr_up_ch_0" NAME="up_rx_0" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_rx_pll_locked_0"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_rx_rst_0"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_rx_user_ready_0"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_rx_rst_done_0"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_rx_lpm_dfe_n_0"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_rx_rate_0"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_rx_sys_clk_sel_0"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_rx_out_clk_sel_0"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_rx_enb_0"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_rx_addr_0"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_rx_wr_0"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_rx_wdata_0"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_rx_rdata_0"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_rx_ready_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="util_fmcjesdadc1_xcvr_rx_0" NAME="rx_0" TYPE="INITIATOR" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxcharisk" PHYSICAL="rx_charisk_0"/>
            <PORTMAP LOGICAL="rxnotintable" PHYSICAL="rx_notintable_0"/>
            <PORTMAP LOGICAL="rxdisperr" PHYSICAL="rx_disperr_0"/>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="rx_data_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9250_xcvr_up_es_1" NAME="up_es_1" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_cm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_es_enb_1"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_es_addr_1"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_es_wr_1"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_es_wdata_1"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_es_rdata_1"/>
            <PORTMAP LOGICAL="reset" PHYSICAL="up_es_reset_1"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_es_ready_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ad9250_xcvr_up_ch_1" NAME="up_rx_1" TYPE="TARGET" VLNV="analog.com:interface:if_xcvr_ch:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="pll_locked" PHYSICAL="up_rx_pll_locked_1"/>
            <PORTMAP LOGICAL="rst" PHYSICAL="up_rx_rst_1"/>
            <PORTMAP LOGICAL="user_ready" PHYSICAL="up_rx_user_ready_1"/>
            <PORTMAP LOGICAL="rst_done" PHYSICAL="up_rx_rst_done_1"/>
            <PORTMAP LOGICAL="lpm_dfe_n" PHYSICAL="up_rx_lpm_dfe_n_1"/>
            <PORTMAP LOGICAL="rate" PHYSICAL="up_rx_rate_1"/>
            <PORTMAP LOGICAL="sys_clk_sel" PHYSICAL="up_rx_sys_clk_sel_1"/>
            <PORTMAP LOGICAL="out_clk_sel" PHYSICAL="up_rx_out_clk_sel_1"/>
            <PORTMAP LOGICAL="enb" PHYSICAL="up_rx_enb_1"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="up_rx_addr_1"/>
            <PORTMAP LOGICAL="wr" PHYSICAL="up_rx_wr_1"/>
            <PORTMAP LOGICAL="wdata" PHYSICAL="up_rx_wdata_1"/>
            <PORTMAP LOGICAL="rdata" PHYSICAL="up_rx_rdata_1"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="up_rx_ready_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="util_fmcjesdadc1_xcvr_rx_1" NAME="rx_1" TYPE="INITIATOR" VLNV="xilinx.com:display_jesd204:jesd204_rx_bus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxcharisk" PHYSICAL="rx_charisk_1"/>
            <PORTMAP LOGICAL="rxnotintable" PHYSICAL="rx_notintable_1"/>
            <PORTMAP LOGICAL="rxdisperr" PHYSICAL="rx_disperr_1"/>
            <PORTMAP LOGICAL="rxdata" PHYSICAL="rx_data_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
