### File Name: hdl_prj\fil_prj\Auditory_Nerve_Model_fil.log
### Created: 16-Apr-2020 11:46:43
### Generated by MATLAB 9.7 

### FPGA-in-the-Loop Summary
###    Board: ReFlex Arria 10 SoC SoM
###    DUT frequency: 50.0000MHz

### Generating Quartus II project and running HDL compilation ...
###    Project:
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\fil_prj\fpgaproj\Auditory_Nerve_Model_fil.qpf
###    Target Device:
###       Arria 10 10AS066H1F34E1SG
###    Property Settings:
###       CYCLONEII_OPTIMIZATION_TECHNIQUE = SPEED
###    User design files:
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\Auditory_Nerve_Model_pkg.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\nfp_uminus_single.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\nfp_mul_single.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\nfp_add_single.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\nfp_gain_pow2_single.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\C1_FIlter.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\Calculate_C1filterout.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\nfp_recip_single.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\nfp_sub_single.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\Calculate_rsigma.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\nfp_add2_single.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\nfp_div_single.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\nfp_atan_single.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\nfp_tan_single.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\Get_C1_Coefficients.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\C1_Chirp_Filter.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\nfp_abs_single.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\Calculate_C2filterout.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\C2_Wideband_Filter.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\Middle_Ear_Filter.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\nfp_log10_single.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\nfp_exp_single.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\Subsystem1.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\nfp_relop_single.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\nfp_log_single.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\IHC_C1_NL_Logarithmic_Function.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\Subsystem1_block.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\IHC_C2_NL_Logarithmic_Function.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\IHC_LP_Filter.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\Subsystem.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\hdlsrc\AN_Simulink_Model_v1\Auditory_Nerve_Model.vhd
###    Generated files:
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\fil_prj\filsrc\MWClkMgr.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\fil_prj\filsrc\MWAJTAG.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\fil_prj\filsrc\MWDPRAM.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\fil_prj\filsrc\FILUDPCRC.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\fil_prj\filsrc\FILPktMUX.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\fil_prj\filsrc\FILCmdProc.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\fil_prj\filsrc\MWAsyncFIFO.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\fil_prj\filsrc\FILDataProc.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\fil_prj\filsrc\MWPKTBuffer.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\fil_prj\filsrc\MWUDPPKTBuilder.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\fil_prj\filsrc\FILPktProc.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\fil_prj\filsrc\FILCommLayer.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\fil_prj\filsrc\mwfil_dpscram.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\fil_prj\filsrc\mwfil_udfifo.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\fil_prj\filsrc\mwfil_bus2dut.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\fil_prj\filsrc\mwfil_chifcore.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\fil_prj\filsrc\mwfil_controller.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\fil_prj\filsrc\mwfil_dut2bus.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\fil_prj\filsrc\Auditory_Nerve_Model_wrapper.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\fil_prj\filsrc\mwfil_chiftop.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\fil_prj\filsrc\FILCore.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\fil_prj\filsrc\Auditory_Nerve_Model_fil.vhd
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\fil_prj\filsrc\Auditory_Nerve_Model_fil.qsf
###       C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\fil_prj\filsrc\Auditory_Nerve_Model_fil.sdc
### 
### Running HDL compilation ...

### HDL compilation completed.

### Running programming file generation outside MATLAB.
### Check external shell for programming file generation progress.
### Programming file location (when process is completed):
###    C:\Users\t96f346\Documents\MATLAB\AN_Simulink_Model_v1_FPGA_Draft\hdl_prj\fil_prj\Auditory_Nerve_Model_fil.sof

