
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ff_n40C_1v95 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _272_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 v input external delay
     1    0.002648    0.004509    0.002126    4.002126 v rst (in)
                                                         rst (net)
                      0.004509    0.000000    4.002126 v input17/A (sky130_fd_sc_hd__buf_1)
     2    0.013256    0.055819    0.078511    4.080637 v input17/X (sky130_fd_sc_hd__buf_1)
                                                         net17 (net)
                      0.055819    0.000151    4.080787 v fanout40/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.047651    0.073056    0.147407    4.228194 v fanout40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.073071    0.001012    4.229206 v _256_/A (sky130_fd_sc_hd__inv_2)
     1    0.004139    0.028139    0.045186    4.274392 ^ _256_/Y (sky130_fd_sc_hd__inv_2)
                                                         _013_ (net)
                      0.028139    0.000037    4.274429 ^ _272_/SET_B (sky130_fd_sc_hd__dfstp_1)
                                              4.274429   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.010342    0.039678    0.025933   20.025934 ^ clk (in)
                                                         clk (net)
                      0.039679    0.000000   20.025934 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.018789    0.030383    0.086199   20.112133 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.030383    0.000137   20.112270 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.008881    0.023770    0.076714   20.188984 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.023770    0.000094   20.189077 ^ _272_/CLK (sky130_fd_sc_hd__dfstp_1)
                                 -0.250000   19.939079   clock uncertainty
                                  0.000000   19.939079   clock reconvergence pessimism
                                  0.084400   20.023479   library recovery time
                                             20.023479   data required time
---------------------------------------------------------------------------------------------
                                             20.023479   data required time
                                             -4.274429   data arrival time
---------------------------------------------------------------------------------------------
                                             15.749049   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: ready (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.002836    0.014046    0.007316    4.007316 ^ rst (in)
                                                         rst (net)
                      0.014046    0.000000    4.007316 ^ input17/A (sky130_fd_sc_hd__buf_1)
     2    0.013867    0.125451    0.112466    4.119781 ^ input17/X (sky130_fd_sc_hd__buf_1)
                                                         net17 (net)
                      0.125451    0.000158    4.119940 ^ fanout40/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.050775    0.119882    0.177336    4.297276 ^ fanout40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.119882    0.000401    4.297677 ^ _186_/A (sky130_fd_sc_hd__nor2_1)
     1    0.002192    0.032959    0.030541    4.328218 v _186_/Y (sky130_fd_sc_hd__nor2_1)
                                                         net27 (net)
                      0.032959    0.000021    4.328239 v output27/A (sky130_fd_sc_hd__buf_2)
     1    0.034099    0.062361    0.118501    4.446740 v output27/X (sky130_fd_sc_hd__buf_2)
                                                         ready (net)
                      0.062361    0.000242    4.446982 v ready (out)
                                              4.446982   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (propagated)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -4.000000   15.750001   output external delay
                                             15.750001   data required time
---------------------------------------------------------------------------------------------
                                             15.750001   data required time
                                             -4.446982   data arrival time
---------------------------------------------------------------------------------------------
                                             11.303019   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 41 unclocked register/latch pins.
  _273_/CLK
  _274_/CLK
  _275_/CLK
  _276_/CLK
  _277_/CLK
  _278_/CLK
  _279_/CLK
  _280_/CLK
  _281_/CLK
  _282_/CLK
  _283_/CLK
  _284_/CLK
  _285_/CLK
  _286_/CLK
  _287_/CLK
  _288_/CLK
  _289_/CLK
  _290_/CLK
  _291_/CLK
  _292_/CLK
  _293_/CLK
  _294_/CLK
  _295_/CLK
  _296_/CLK
  _297_/CLK
  _298_/CLK
  _299_/CLK
  _300_/CLK
  _301_/CLK
  _302_/CLK
  _303_/CLK
  _304_/CLK
  _305_/CLK
  _306_/CLK
  _307_/CLK
  _308_/CLK
  _309_/CLK
  _310_/CLK
  _311_/CLK
  _312_/CLK
  _313_/CLK
Warning: There are 50 unconstrained endpoints.
  data_out[0]
  data_out[1]
  data_out[2]
  data_out[3]
  data_out[4]
  data_out[5]
  data_out[6]
  data_out[7]
  i2c_sda
  _273_/D
  _274_/D
  _275_/D
  _276_/D
  _277_/D
  _278_/D
  _279_/D
  _280_/D
  _281_/D
  _282_/D
  _283_/D
  _284_/D
  _285_/D
  _286_/D
  _287_/D
  _288_/D
  _289_/D
  _290_/D
  _291_/D
  _292_/D
  _293_/D
  _294_/D
  _295_/D
  _296_/D
  _297_/D
  _298_/D
  _299_/D
  _300_/D
  _301_/D
  _302_/D
  _303_/D
  _304_/D
  _305_/D
  _306_/D
  _307_/D
  _308_/D
  _309_/D
  _310_/D
  _311_/D
  _312_/D
  _313_/D
