`timescale 1ns / 1ps

module imm_gen(
    input             clk_i,
    input             rst_n_i
);



endmodule
