Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Mar 22 13:24:15 2024
| Host         : cseelab831 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CE869_CPU_SYS_timing_summary_routed.rpt -pb CE869_CPU_SYS_timing_summary_routed.pb -rpx CE869_CPU_SYS_timing_summary_routed.rpx -warn_on_violation
| Design       : CE869_CPU_SYS
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  10          
TIMING-20  Warning           Non-clocked latch            98          
TIMING-23  Warning           Combinational loop found     13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (272)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (112)
5. checking no_input_delay (17)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (90)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (4)

1. checking no_clock (272)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: btnC (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu_instance/contorl_unit_instance/E_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: cpu_instance/contorl_unit_instance/IRLoad_reg_i_2/O (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu_instance/contorl_unit_instance/WA_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu_instance/contorl_unit_instance/WA_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cpu_instance/contorl_unit_instance/WE_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_instance/contorl_unit_instance/ZE_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu_instance/ir_reg_instance/IR_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu_instance/ir_reg_instance/IR_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: cpu_instance/ir_reg_instance/IR_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: cpu_instance/ir_reg_instance/IR_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: cpu_instance/ir_reg_instance/IR_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: cpu_instance/ir_reg_instance/IR_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: freq_div/ckState_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (112)
--------------------------------------------------
 There are 112 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (90)
----------------------
 There are 90 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (4)
----------------------------
 There are 4 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.332        0.000                      0                   65        0.280        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.332        0.000                      0                   65        0.280        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.332ns  (required time - arrival time)
  Source:                 freq_div/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 2.481ns (40.214%)  route 3.688ns (59.786%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    freq_div/clk
    SLICE_X62Y22         FDRE                                         r  freq_div/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  freq_div/state_reg[0]/Q
                         net (fo=3, routed)           0.650     6.248    freq_div/state_reg[0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.828 r  freq_div/state_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.828    freq_div/state_reg[0]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  freq_div/state_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.942    freq_div/state_reg[0]_i_11_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  freq_div/state_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.065    freq_div/state_reg[0]_i_12_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  freq_div/state_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.179    freq_div/state_reg[0]_i_13_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  freq_div/state_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.293    freq_div/state_reg[0]_i_14_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  freq_div/state_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.407    freq_div/state_reg[0]_i_15_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  freq_div/state_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.521    freq_div/state_reg[0]_i_16_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.855 f  freq_div/state_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.801     8.656    freq_div/state_reg[0]_i_17_n_6
    SLICE_X63Y30         LUT6 (Prop_lut6_I1_O)        0.303     8.959 r  freq_div/state[0]_i_8/O
                         net (fo=1, routed)           1.155    10.114    freq_div/state[0]_i_8_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.238 r  freq_div/state[0]_i_1/O
                         net (fo=33, routed)          1.074    11.312    freq_div/clear
    SLICE_X62Y28         FDRE                                         r  freq_div/state_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    freq_div/clk
    SLICE_X62Y28         FDRE                                         r  freq_div/state_reg[24]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y28         FDRE (Setup_fdre_C_R)       -0.429    14.644    freq_div/state_reg[24]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -11.312    
  -------------------------------------------------------------------
                         slack                                  3.332    

Slack (MET) :             3.332ns  (required time - arrival time)
  Source:                 freq_div/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 2.481ns (40.214%)  route 3.688ns (59.786%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    freq_div/clk
    SLICE_X62Y22         FDRE                                         r  freq_div/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  freq_div/state_reg[0]/Q
                         net (fo=3, routed)           0.650     6.248    freq_div/state_reg[0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.828 r  freq_div/state_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.828    freq_div/state_reg[0]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  freq_div/state_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.942    freq_div/state_reg[0]_i_11_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  freq_div/state_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.065    freq_div/state_reg[0]_i_12_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  freq_div/state_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.179    freq_div/state_reg[0]_i_13_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  freq_div/state_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.293    freq_div/state_reg[0]_i_14_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  freq_div/state_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.407    freq_div/state_reg[0]_i_15_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  freq_div/state_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.521    freq_div/state_reg[0]_i_16_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.855 f  freq_div/state_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.801     8.656    freq_div/state_reg[0]_i_17_n_6
    SLICE_X63Y30         LUT6 (Prop_lut6_I1_O)        0.303     8.959 r  freq_div/state[0]_i_8/O
                         net (fo=1, routed)           1.155    10.114    freq_div/state[0]_i_8_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.238 r  freq_div/state[0]_i_1/O
                         net (fo=33, routed)          1.074    11.312    freq_div/clear
    SLICE_X62Y28         FDRE                                         r  freq_div/state_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    freq_div/clk
    SLICE_X62Y28         FDRE                                         r  freq_div/state_reg[25]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y28         FDRE (Setup_fdre_C_R)       -0.429    14.644    freq_div/state_reg[25]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -11.312    
  -------------------------------------------------------------------
                         slack                                  3.332    

Slack (MET) :             3.332ns  (required time - arrival time)
  Source:                 freq_div/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 2.481ns (40.214%)  route 3.688ns (59.786%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    freq_div/clk
    SLICE_X62Y22         FDRE                                         r  freq_div/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  freq_div/state_reg[0]/Q
                         net (fo=3, routed)           0.650     6.248    freq_div/state_reg[0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.828 r  freq_div/state_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.828    freq_div/state_reg[0]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  freq_div/state_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.942    freq_div/state_reg[0]_i_11_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  freq_div/state_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.065    freq_div/state_reg[0]_i_12_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  freq_div/state_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.179    freq_div/state_reg[0]_i_13_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  freq_div/state_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.293    freq_div/state_reg[0]_i_14_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  freq_div/state_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.407    freq_div/state_reg[0]_i_15_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  freq_div/state_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.521    freq_div/state_reg[0]_i_16_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.855 f  freq_div/state_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.801     8.656    freq_div/state_reg[0]_i_17_n_6
    SLICE_X63Y30         LUT6 (Prop_lut6_I1_O)        0.303     8.959 r  freq_div/state[0]_i_8/O
                         net (fo=1, routed)           1.155    10.114    freq_div/state[0]_i_8_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.238 r  freq_div/state[0]_i_1/O
                         net (fo=33, routed)          1.074    11.312    freq_div/clear
    SLICE_X62Y28         FDRE                                         r  freq_div/state_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    freq_div/clk
    SLICE_X62Y28         FDRE                                         r  freq_div/state_reg[26]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y28         FDRE (Setup_fdre_C_R)       -0.429    14.644    freq_div/state_reg[26]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -11.312    
  -------------------------------------------------------------------
                         slack                                  3.332    

Slack (MET) :             3.332ns  (required time - arrival time)
  Source:                 freq_div/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 2.481ns (40.214%)  route 3.688ns (59.786%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    freq_div/clk
    SLICE_X62Y22         FDRE                                         r  freq_div/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  freq_div/state_reg[0]/Q
                         net (fo=3, routed)           0.650     6.248    freq_div/state_reg[0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.828 r  freq_div/state_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.828    freq_div/state_reg[0]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  freq_div/state_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.942    freq_div/state_reg[0]_i_11_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  freq_div/state_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.065    freq_div/state_reg[0]_i_12_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  freq_div/state_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.179    freq_div/state_reg[0]_i_13_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  freq_div/state_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.293    freq_div/state_reg[0]_i_14_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  freq_div/state_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.407    freq_div/state_reg[0]_i_15_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  freq_div/state_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.521    freq_div/state_reg[0]_i_16_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.855 f  freq_div/state_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.801     8.656    freq_div/state_reg[0]_i_17_n_6
    SLICE_X63Y30         LUT6 (Prop_lut6_I1_O)        0.303     8.959 r  freq_div/state[0]_i_8/O
                         net (fo=1, routed)           1.155    10.114    freq_div/state[0]_i_8_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.238 r  freq_div/state[0]_i_1/O
                         net (fo=33, routed)          1.074    11.312    freq_div/clear
    SLICE_X62Y28         FDRE                                         r  freq_div/state_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    freq_div/clk
    SLICE_X62Y28         FDRE                                         r  freq_div/state_reg[27]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y28         FDRE (Setup_fdre_C_R)       -0.429    14.644    freq_div/state_reg[27]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -11.312    
  -------------------------------------------------------------------
                         slack                                  3.332    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 freq_div/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 2.481ns (40.213%)  route 3.689ns (59.787%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    freq_div/clk
    SLICE_X62Y22         FDRE                                         r  freq_div/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  freq_div/state_reg[0]/Q
                         net (fo=3, routed)           0.650     6.248    freq_div/state_reg[0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.828 r  freq_div/state_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.828    freq_div/state_reg[0]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  freq_div/state_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.942    freq_div/state_reg[0]_i_11_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  freq_div/state_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.065    freq_div/state_reg[0]_i_12_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  freq_div/state_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.179    freq_div/state_reg[0]_i_13_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  freq_div/state_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.293    freq_div/state_reg[0]_i_14_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  freq_div/state_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.407    freq_div/state_reg[0]_i_15_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  freq_div/state_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.521    freq_div/state_reg[0]_i_16_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.855 f  freq_div/state_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.801     8.656    freq_div/state_reg[0]_i_17_n_6
    SLICE_X63Y30         LUT6 (Prop_lut6_I1_O)        0.303     8.959 r  freq_div/state[0]_i_8/O
                         net (fo=1, routed)           1.155    10.114    freq_div/state[0]_i_8_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.238 r  freq_div/state[0]_i_1/O
                         net (fo=33, routed)          1.074    11.312    freq_div/clear
    SLICE_X62Y29         FDRE                                         r  freq_div/state_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    freq_div/clk
    SLICE_X62Y29         FDRE                                         r  freq_div/state_reg[28]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y29         FDRE (Setup_fdre_C_R)       -0.429    14.645    freq_div/state_reg[28]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -11.312    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 freq_div/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 2.481ns (40.213%)  route 3.689ns (59.787%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    freq_div/clk
    SLICE_X62Y22         FDRE                                         r  freq_div/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  freq_div/state_reg[0]/Q
                         net (fo=3, routed)           0.650     6.248    freq_div/state_reg[0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.828 r  freq_div/state_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.828    freq_div/state_reg[0]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  freq_div/state_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.942    freq_div/state_reg[0]_i_11_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  freq_div/state_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.065    freq_div/state_reg[0]_i_12_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  freq_div/state_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.179    freq_div/state_reg[0]_i_13_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  freq_div/state_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.293    freq_div/state_reg[0]_i_14_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  freq_div/state_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.407    freq_div/state_reg[0]_i_15_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  freq_div/state_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.521    freq_div/state_reg[0]_i_16_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.855 f  freq_div/state_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.801     8.656    freq_div/state_reg[0]_i_17_n_6
    SLICE_X63Y30         LUT6 (Prop_lut6_I1_O)        0.303     8.959 r  freq_div/state[0]_i_8/O
                         net (fo=1, routed)           1.155    10.114    freq_div/state[0]_i_8_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.238 r  freq_div/state[0]_i_1/O
                         net (fo=33, routed)          1.074    11.312    freq_div/clear
    SLICE_X62Y29         FDRE                                         r  freq_div/state_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    freq_div/clk
    SLICE_X62Y29         FDRE                                         r  freq_div/state_reg[29]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y29         FDRE (Setup_fdre_C_R)       -0.429    14.645    freq_div/state_reg[29]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -11.312    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 freq_div/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 2.481ns (40.213%)  route 3.689ns (59.787%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    freq_div/clk
    SLICE_X62Y22         FDRE                                         r  freq_div/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  freq_div/state_reg[0]/Q
                         net (fo=3, routed)           0.650     6.248    freq_div/state_reg[0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.828 r  freq_div/state_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.828    freq_div/state_reg[0]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  freq_div/state_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.942    freq_div/state_reg[0]_i_11_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  freq_div/state_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.065    freq_div/state_reg[0]_i_12_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  freq_div/state_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.179    freq_div/state_reg[0]_i_13_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  freq_div/state_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.293    freq_div/state_reg[0]_i_14_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  freq_div/state_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.407    freq_div/state_reg[0]_i_15_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  freq_div/state_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.521    freq_div/state_reg[0]_i_16_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.855 f  freq_div/state_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.801     8.656    freq_div/state_reg[0]_i_17_n_6
    SLICE_X63Y30         LUT6 (Prop_lut6_I1_O)        0.303     8.959 r  freq_div/state[0]_i_8/O
                         net (fo=1, routed)           1.155    10.114    freq_div/state[0]_i_8_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.238 r  freq_div/state[0]_i_1/O
                         net (fo=33, routed)          1.074    11.312    freq_div/clear
    SLICE_X62Y29         FDRE                                         r  freq_div/state_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    freq_div/clk
    SLICE_X62Y29         FDRE                                         r  freq_div/state_reg[30]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y29         FDRE (Setup_fdre_C_R)       -0.429    14.645    freq_div/state_reg[30]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -11.312    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 freq_div/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 2.481ns (40.213%)  route 3.689ns (59.787%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    freq_div/clk
    SLICE_X62Y22         FDRE                                         r  freq_div/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  freq_div/state_reg[0]/Q
                         net (fo=3, routed)           0.650     6.248    freq_div/state_reg[0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.828 r  freq_div/state_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.828    freq_div/state_reg[0]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  freq_div/state_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.942    freq_div/state_reg[0]_i_11_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  freq_div/state_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.065    freq_div/state_reg[0]_i_12_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  freq_div/state_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.179    freq_div/state_reg[0]_i_13_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  freq_div/state_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.293    freq_div/state_reg[0]_i_14_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  freq_div/state_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.407    freq_div/state_reg[0]_i_15_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  freq_div/state_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.521    freq_div/state_reg[0]_i_16_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.855 f  freq_div/state_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.801     8.656    freq_div/state_reg[0]_i_17_n_6
    SLICE_X63Y30         LUT6 (Prop_lut6_I1_O)        0.303     8.959 r  freq_div/state[0]_i_8/O
                         net (fo=1, routed)           1.155    10.114    freq_div/state[0]_i_8_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.238 r  freq_div/state[0]_i_1/O
                         net (fo=33, routed)          1.074    11.312    freq_div/clear
    SLICE_X62Y29         FDRE                                         r  freq_div/state_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    freq_div/clk
    SLICE_X62Y29         FDRE                                         r  freq_div/state_reg[31]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y29         FDRE (Setup_fdre_C_R)       -0.429    14.645    freq_div/state_reg[31]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -11.312    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 freq_div/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 2.481ns (41.161%)  route 3.547ns (58.839%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    freq_div/clk
    SLICE_X62Y22         FDRE                                         r  freq_div/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  freq_div/state_reg[0]/Q
                         net (fo=3, routed)           0.650     6.248    freq_div/state_reg[0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.828 r  freq_div/state_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.828    freq_div/state_reg[0]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  freq_div/state_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.942    freq_div/state_reg[0]_i_11_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  freq_div/state_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.065    freq_div/state_reg[0]_i_12_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  freq_div/state_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.179    freq_div/state_reg[0]_i_13_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  freq_div/state_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.293    freq_div/state_reg[0]_i_14_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  freq_div/state_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.407    freq_div/state_reg[0]_i_15_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  freq_div/state_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.521    freq_div/state_reg[0]_i_16_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.855 f  freq_div/state_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.801     8.656    freq_div/state_reg[0]_i_17_n_6
    SLICE_X63Y30         LUT6 (Prop_lut6_I1_O)        0.303     8.959 r  freq_div/state[0]_i_8/O
                         net (fo=1, routed)           1.155    10.114    freq_div/state[0]_i_8_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.238 r  freq_div/state[0]_i_1/O
                         net (fo=33, routed)          0.932    11.170    freq_div/clear
    SLICE_X62Y27         FDRE                                         r  freq_div/state_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.846    freq_div/clk
    SLICE_X62Y27         FDRE                                         r  freq_div/state_reg[20]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDRE (Setup_fdre_C_R)       -0.429    14.642    freq_div/state_reg[20]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -11.170    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 freq_div/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 2.481ns (41.161%)  route 3.547ns (58.839%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    freq_div/clk
    SLICE_X62Y22         FDRE                                         r  freq_div/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  freq_div/state_reg[0]/Q
                         net (fo=3, routed)           0.650     6.248    freq_div/state_reg[0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.828 r  freq_div/state_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.828    freq_div/state_reg[0]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  freq_div/state_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.942    freq_div/state_reg[0]_i_11_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  freq_div/state_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.065    freq_div/state_reg[0]_i_12_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  freq_div/state_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.179    freq_div/state_reg[0]_i_13_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  freq_div/state_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.293    freq_div/state_reg[0]_i_14_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  freq_div/state_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.407    freq_div/state_reg[0]_i_15_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  freq_div/state_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.521    freq_div/state_reg[0]_i_16_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.855 f  freq_div/state_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.801     8.656    freq_div/state_reg[0]_i_17_n_6
    SLICE_X63Y30         LUT6 (Prop_lut6_I1_O)        0.303     8.959 r  freq_div/state[0]_i_8/O
                         net (fo=1, routed)           1.155    10.114    freq_div/state[0]_i_8_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.238 r  freq_div/state[0]_i_1/O
                         net (fo=33, routed)          0.932    11.170    freq_div/clear
    SLICE_X62Y27         FDRE                                         r  freq_div/state_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.846    freq_div/clk
    SLICE_X62Y27         FDRE                                         r  freq_div/state_reg[21]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDRE (Setup_fdre_C_R)       -0.429    14.642    freq_div/state_reg[21]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -11.170    
  -------------------------------------------------------------------
                         slack                                  3.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 freq_div/state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.465    freq_div/clk
    SLICE_X62Y24         FDRE                                         r  freq_div/state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  freq_div/state_reg[10]/Q
                         net (fo=2, routed)           0.133     1.739    freq_div/state_reg[10]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  freq_div/state_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    freq_div/state_reg[8]_i_1_n_5
    SLICE_X62Y24         FDRE                                         r  freq_div/state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.850     1.977    freq_div/clk
    SLICE_X62Y24         FDRE                                         r  freq_div/state_reg[10]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    freq_div/state_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 freq_div/state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.465    freq_div/clk
    SLICE_X62Y25         FDRE                                         r  freq_div/state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  freq_div/state_reg[14]/Q
                         net (fo=2, routed)           0.133     1.739    freq_div/state_reg[14]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  freq_div/state_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    freq_div/state_reg[12]_i_1_n_5
    SLICE_X62Y25         FDRE                                         r  freq_div/state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.850     1.977    freq_div/clk
    SLICE_X62Y25         FDRE                                         r  freq_div/state_reg[14]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    freq_div/state_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 freq_div/state_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.583     1.466    freq_div/clk
    SLICE_X62Y26         FDRE                                         r  freq_div/state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  freq_div/state_reg[18]/Q
                         net (fo=2, routed)           0.133     1.740    freq_div/state_reg[18]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  freq_div/state_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    freq_div/state_reg[16]_i_1_n_5
    SLICE_X62Y26         FDRE                                         r  freq_div/state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.978    freq_div/clk
    SLICE_X62Y26         FDRE                                         r  freq_div/state_reg[18]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    freq_div/state_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 freq_div/state_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    freq_div/clk
    SLICE_X62Y27         FDRE                                         r  freq_div/state_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  freq_div/state_reg[22]/Q
                         net (fo=2, routed)           0.133     1.742    freq_div/state_reg[22]
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  freq_div/state_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    freq_div/state_reg[20]_i_1_n_5
    SLICE_X62Y27         FDRE                                         r  freq_div/state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     1.980    freq_div/clk
    SLICE_X62Y27         FDRE                                         r  freq_div/state_reg[22]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    freq_div/state_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 freq_div/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    freq_div/clk
    SLICE_X62Y28         FDRE                                         r  freq_div/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  freq_div/state_reg[26]/Q
                         net (fo=2, routed)           0.133     1.742    freq_div/state_reg[26]
    SLICE_X62Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  freq_div/state_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    freq_div/state_reg[24]_i_1_n_5
    SLICE_X62Y28         FDRE                                         r  freq_div/state_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     1.981    freq_div/clk
    SLICE_X62Y28         FDRE                                         r  freq_div/state_reg[26]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    freq_div/state_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 freq_div/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    freq_div/clk
    SLICE_X62Y22         FDRE                                         r  freq_div/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  freq_div/state_reg[2]/Q
                         net (fo=2, routed)           0.133     1.742    freq_div/state_reg[2]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  freq_div/state_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.853    freq_div/state_reg[0]_i_2_n_5
    SLICE_X62Y22         FDRE                                         r  freq_div/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     1.980    freq_div/clk
    SLICE_X62Y22         FDRE                                         r  freq_div/state_reg[2]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    freq_div/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 freq_div/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.583     1.466    freq_div/clk
    SLICE_X62Y23         FDRE                                         r  freq_div/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  freq_div/state_reg[6]/Q
                         net (fo=2, routed)           0.133     1.740    freq_div/state_reg[6]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  freq_div/state_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    freq_div/state_reg[4]_i_1_n_5
    SLICE_X62Y23         FDRE                                         r  freq_div/state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.978    freq_div/clk
    SLICE_X62Y23         FDRE                                         r  freq_div/state_reg[6]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    freq_div/state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 freq_div/state_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.469    freq_div/clk
    SLICE_X62Y29         FDRE                                         r  freq_div/state_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  freq_div/state_reg[30]/Q
                         net (fo=2, routed)           0.133     1.743    freq_div/state_reg[30]
    SLICE_X62Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  freq_div/state_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    freq_div/state_reg[28]_i_1_n_5
    SLICE_X62Y29         FDRE                                         r  freq_div/state_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    freq_div/clk
    SLICE_X62Y29         FDRE                                         r  freq_div/state_reg[30]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.105     1.574    freq_div/state_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 freq_div/state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.465    freq_div/clk
    SLICE_X62Y24         FDRE                                         r  freq_div/state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  freq_div/state_reg[10]/Q
                         net (fo=2, routed)           0.133     1.739    freq_div/state_reg[10]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.883 r  freq_div/state_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    freq_div/state_reg[8]_i_1_n_4
    SLICE_X62Y24         FDRE                                         r  freq_div/state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.850     1.977    freq_div/clk
    SLICE_X62Y24         FDRE                                         r  freq_div/state_reg[11]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    freq_div/state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 freq_div/state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.465    freq_div/clk
    SLICE_X62Y25         FDRE                                         r  freq_div/state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  freq_div/state_reg[14]/Q
                         net (fo=2, routed)           0.133     1.739    freq_div/state_reg[14]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.883 r  freq_div/state_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    freq_div/state_reg[12]_i_1_n_4
    SLICE_X62Y25         FDRE                                         r  freq_div/state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.850     1.977    freq_div/clk
    SLICE_X62Y25         FDRE                                         r  freq_div/state_reg[15]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    freq_div/state_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   freq_div/ckState_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   freq_div/state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   freq_div/state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   freq_div/state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   freq_div/state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   freq_div/state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   freq_div/state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   freq_div/state_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   freq_div/state_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   freq_div/ckState_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   freq_div/ckState_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   freq_div/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   freq_div/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   freq_div/state_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   freq_div/state_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   freq_div/state_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   freq_div/state_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   freq_div/state_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   freq_div/state_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   freq_div/ckState_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   freq_div/ckState_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   freq_div/state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   freq_div/state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   freq_div/state_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   freq_div/state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   freq_div/state_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   freq_div/state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   freq_div/state_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   freq_div/state_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           123 Endpoints
Min Delay           123 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cpu_instance/zero_flag_reg_instance/Zstatus_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.225ns  (logic 14.242ns (28.356%)  route 35.983ns (71.644%))
  Logic Levels:           56  (CARRY4=11 IBUF=1 LUT2=6 LUT3=3 LUT4=2 LUT5=6 LUT6=21 MUXF7=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           3.766     5.219    cpu_instance/contorl_unit_instance/sw_IBUF[0]
    SLICE_X61Y29         LUT5 (Prop_lut5_I0_O)        0.124     5.343 r  cpu_instance/contorl_unit_instance/memory_reg[3][0]_i_1/O
                         net (fo=8, routed)           0.971     6.313    cpu_instance/contorl_unit_instance/ID[0]
    SLICE_X59Y28         LUT3 (Prop_lut3_I2_O)        0.154     6.467 r  cpu_instance/contorl_unit_instance/i__carry_i_16/O
                         net (fo=7, routed)           1.301     7.769    cpu_instance/contorl_unit_instance/outB[0]
    SLICE_X60Y32         LUT4 (Prop_lut4_I2_O)        0.327     8.096 r  cpu_instance/contorl_unit_instance/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     8.096    cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0_1[0]
    SLICE_X60Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.609 r  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.609    cpu_instance/alu_instance/alu_result2_inferred__1/i__carry_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.726 r  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           1.087     9.812    cpu_instance/contorl_unit_instance/Zstatus_reg_i_6_0[0]
    SLICE_X63Y33         LUT5 (Prop_lut5_I4_O)        0.124     9.936 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_4/O
                         net (fo=24, routed)          0.787    10.723    cpu_instance/contorl_unit_instance/alu_instance/alu_result1__0
    SLICE_X62Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.847 f  cpu_instance/contorl_unit_instance/memory_reg[3][15]_i_3/O
                         net (fo=4, routed)           0.821    11.668    cpu_instance/contorl_unit_instance/memory_reg[3][15]_i_3_n_0
    SLICE_X57Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.792 f  cpu_instance/contorl_unit_instance/i__carry__2_i_11/O
                         net (fo=7, routed)           1.263    13.055    cpu_instance/contorl_unit_instance/outB__0[15]
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.156    13.211 r  cpu_instance/contorl_unit_instance/alu_result2_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.211    cpu_instance/alu_instance/output_reg[3]_i_2[3]
    SLICE_X60Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.338    13.549 r  cpu_instance/alu_instance/alu_result2_carry__0/CO[3]
                         net (fo=1, routed)           0.602    14.150    cpu_instance/contorl_unit_instance/CO[0]
    SLICE_X63Y35         LUT5 (Prop_lut5_I4_O)        0.124    14.274 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_2/O
                         net (fo=24, routed)          0.814    15.088    cpu_instance/contorl_unit_instance/alu_instance/alu_result12_out
    SLICE_X63Y32         LUT5 (Prop_lut5_I0_O)        0.124    15.212 f  cpu_instance/contorl_unit_instance/output_reg[1]_i_1/O
                         net (fo=3, routed)           0.821    16.034    cpu_instance/contorl_unit_instance/output_reg[3]_i_5_0[1]
    SLICE_X60Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.158 f  cpu_instance/contorl_unit_instance/memory_reg[3][1]_i_1/O
                         net (fo=9, routed)           0.957    17.115    cpu_instance/contorl_unit_instance/ID[1]
    SLICE_X58Y32         LUT3 (Prop_lut3_I1_O)        0.124    17.239 r  cpu_instance/contorl_unit_instance/output_reg[1]_i_2/O
                         net (fo=10, routed)          0.983    18.222    cpu_instance/contorl_unit_instance/S[1]
    SLICE_X59Y29         LUT2 (Prop_lut2_I0_O)        0.124    18.346 r  cpu_instance/contorl_unit_instance/i__carry_i_7/O
                         net (fo=1, routed)           0.000    18.346    cpu_instance/alu_instance/output_reg[0]_i_5[1]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.896 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.896    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.118 f  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.318    19.436    cpu_instance/contorl_unit_instance/data5[4]
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.299    19.735 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_23/O
                         net (fo=1, routed)           0.000    19.735    cpu_instance/contorl_unit_instance/Zstatus_reg_i_23_n_0
    SLICE_X60Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    19.949 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_9/O
                         net (fo=2, routed)           0.340    20.289    cpu_instance/contorl_unit_instance/p_0_out[4]
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.297    20.586 f  cpu_instance/contorl_unit_instance/memory_reg[3][4]_i_2/O
                         net (fo=6, routed)           0.982    21.568    cpu_instance/contorl_unit_instance/memory_reg[3][4]_i_2_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.124    21.692 r  cpu_instance/contorl_unit_instance/minusOp_carry__0_i_8/O
                         net (fo=11, routed)          0.750    22.442    cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5_1[0]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124    22.566 r  cpu_instance/contorl_unit_instance/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    22.566    cpu_instance/alu_instance/Zstatus_reg_i_23_0[0]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    22.990 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.573    23.562    cpu_instance/contorl_unit_instance/data5[5]
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.303    23.865 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_31/O
                         net (fo=1, routed)           0.000    23.865    cpu_instance/contorl_unit_instance/Zstatus_reg_i_31_n_0
    SLICE_X62Y32         MUXF7 (Prop_muxf7_I1_O)      0.217    24.082 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_18/O
                         net (fo=2, routed)           0.583    24.666    cpu_instance/contorl_unit_instance/p_0_out[5]
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.299    24.965 r  cpu_instance/contorl_unit_instance/memory_reg[3][5]_i_2/O
                         net (fo=6, routed)           1.129    26.093    cpu_instance/contorl_unit_instance/memory_reg[3][5]_i_2_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I3_O)        0.124    26.217 r  cpu_instance/contorl_unit_instance/i__carry__0_i_15/O
                         net (fo=7, routed)           0.899    27.116    cpu_instance/contorl_unit_instance/outB[5]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124    27.240 r  cpu_instance/contorl_unit_instance/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    27.240    cpu_instance/alu_instance/Zstatus_reg_i_23_0[1]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.820 f  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.818    28.638    cpu_instance/contorl_unit_instance/data5[6]
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.302    28.940 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_29/O
                         net (fo=1, routed)           0.000    28.940    cpu_instance/contorl_unit_instance/Zstatus_reg_i_29_n_0
    SLICE_X60Y31         MUXF7 (Prop_muxf7_I1_O)      0.247    29.187 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_16/O
                         net (fo=2, routed)           0.817    30.004    cpu_instance/contorl_unit_instance/p_0_out[6]
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.298    30.302 f  cpu_instance/contorl_unit_instance/memory_reg[3][6]_i_2/O
                         net (fo=6, routed)           1.463    31.765    cpu_instance/contorl_unit_instance/memory_reg[3][6]_i_2_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.124    31.889 r  cpu_instance/contorl_unit_instance/minusOp_carry__0_i_6/O
                         net (fo=11, routed)          0.894    32.783    cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5_1[2]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124    32.907 r  cpu_instance/contorl_unit_instance/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    32.907    cpu_instance/alu_instance/Zstatus_reg_i_23_0[2]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    33.259 f  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.413    33.672    cpu_instance/contorl_unit_instance/data5[7]
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.306    33.978 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_27/O
                         net (fo=1, routed)           0.000    33.978    cpu_instance/contorl_unit_instance/Zstatus_reg_i_27_n_0
    SLICE_X60Y30         MUXF7 (Prop_muxf7_I1_O)      0.214    34.192 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_14/O
                         net (fo=2, routed)           0.834    35.026    cpu_instance/contorl_unit_instance/p_0_out[7]
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.297    35.323 f  cpu_instance/contorl_unit_instance/memory_reg[3][7]_i_2/O
                         net (fo=6, routed)           1.103    36.426    cpu_instance/contorl_unit_instance/memory_reg[3][7]_i_2_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.124    36.550 r  cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5/O
                         net (fo=11, routed)          1.452    38.002    cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5_1[3]
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.124    38.126 r  cpu_instance/contorl_unit_instance/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    38.126    cpu_instance/alu_instance/Zstatus_reg_i_23_0[3]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.527 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.527    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.749 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.681    39.430    cpu_instance/contorl_unit_instance/data5[8]
    SLICE_X61Y34         LUT6 (Prop_lut6_I3_O)        0.299    39.729 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_25/O
                         net (fo=1, routed)           0.000    39.729    cpu_instance/contorl_unit_instance/Zstatus_reg_i_25_n_0
    SLICE_X61Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    39.946 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_12/O
                         net (fo=2, routed)           0.824    40.770    cpu_instance/contorl_unit_instance/p_0_out[8]
    SLICE_X63Y34         LUT6 (Prop_lut6_I4_O)        0.299    41.069 r  cpu_instance/contorl_unit_instance/memory_reg[3][8]_i_2/O
                         net (fo=6, routed)           0.990    42.059    cpu_instance/contorl_unit_instance/memory_reg[3][8]_i_2_n_0
    SLICE_X58Y36         LUT6 (Prop_lut6_I3_O)        0.124    42.183 r  cpu_instance/contorl_unit_instance/i__carry__1_i_16/O
                         net (fo=7, routed)           0.998    43.181    cpu_instance/contorl_unit_instance/outB[8]
    SLICE_X59Y31         LUT2 (Prop_lut2_I1_O)        0.124    43.305 r  cpu_instance/contorl_unit_instance/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000    43.305    cpu_instance/alu_instance/Zstatus_reg_i_25_0[0]
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    43.729 f  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.873    44.602    cpu_instance/contorl_unit_instance/data5[9]
    SLICE_X63Y33         LUT6 (Prop_lut6_I3_O)        0.303    44.905 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_21/O
                         net (fo=1, routed)           0.000    44.905    cpu_instance/contorl_unit_instance/Zstatus_reg_i_21_n_0
    SLICE_X63Y33         MUXF7 (Prop_muxf7_I1_O)      0.217    45.122 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_7/O
                         net (fo=2, routed)           0.815    45.937    cpu_instance/contorl_unit_instance/p_0_out[9]
    SLICE_X64Y33         LUT6 (Prop_lut6_I4_O)        0.299    46.236 f  cpu_instance/contorl_unit_instance/memory_reg[3][9]_i_2/O
                         net (fo=6, routed)           0.737    46.972    cpu_instance/contorl_unit_instance/memory_reg[3][9]_i_2_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I3_O)        0.124    47.096 r  cpu_instance/contorl_unit_instance/minusOp_carry__1_i_7/O
                         net (fo=11, routed)          0.957    48.054    cpu_instance/contorl_unit_instance/minusOp_carry__1_i_5_0[1]
    SLICE_X64Y31         LUT3 (Prop_lut3_I1_O)        0.150    48.204 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_8/O
                         net (fo=1, routed)           0.818    49.021    cpu_instance/contorl_unit_instance/Zstatus_reg_i_8_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I4_O)        0.328    49.349 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_2/O
                         net (fo=1, routed)           0.420    49.769    cpu_instance/contorl_unit_instance/Zstatus_reg_i_2_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.124    49.893 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_1/O
                         net (fo=1, routed)           0.332    50.225    cpu_instance/zero_flag_reg_instance/IRMux_reg_i_1
    SLICE_X62Y33         LDCE                                         r  cpu_instance/zero_flag_reg_instance/Zstatus_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cpu_instance/register_file_instance/memory_reg[1][9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.618ns  (logic 13.640ns (28.055%)  route 34.978ns (71.945%))
  Logic Levels:           53  (CARRY4=11 IBUF=1 LUT2=6 LUT3=2 LUT4=3 LUT5=5 LUT6=19 MUXF7=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           3.766     5.219    cpu_instance/contorl_unit_instance/sw_IBUF[0]
    SLICE_X61Y29         LUT5 (Prop_lut5_I0_O)        0.124     5.343 r  cpu_instance/contorl_unit_instance/memory_reg[3][0]_i_1/O
                         net (fo=8, routed)           0.971     6.313    cpu_instance/contorl_unit_instance/ID[0]
    SLICE_X59Y28         LUT3 (Prop_lut3_I2_O)        0.154     6.467 r  cpu_instance/contorl_unit_instance/i__carry_i_16/O
                         net (fo=7, routed)           1.301     7.769    cpu_instance/contorl_unit_instance/outB[0]
    SLICE_X60Y32         LUT4 (Prop_lut4_I2_O)        0.327     8.096 r  cpu_instance/contorl_unit_instance/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     8.096    cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0_1[0]
    SLICE_X60Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.609 r  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.609    cpu_instance/alu_instance/alu_result2_inferred__1/i__carry_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.726 r  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           1.087     9.812    cpu_instance/contorl_unit_instance/Zstatus_reg_i_6_0[0]
    SLICE_X63Y33         LUT5 (Prop_lut5_I4_O)        0.124     9.936 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_4/O
                         net (fo=24, routed)          0.787    10.723    cpu_instance/contorl_unit_instance/alu_instance/alu_result1__0
    SLICE_X62Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.847 f  cpu_instance/contorl_unit_instance/memory_reg[3][15]_i_3/O
                         net (fo=4, routed)           0.821    11.668    cpu_instance/contorl_unit_instance/memory_reg[3][15]_i_3_n_0
    SLICE_X57Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.792 f  cpu_instance/contorl_unit_instance/i__carry__2_i_11/O
                         net (fo=7, routed)           1.263    13.055    cpu_instance/contorl_unit_instance/outB__0[15]
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.156    13.211 r  cpu_instance/contorl_unit_instance/alu_result2_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.211    cpu_instance/alu_instance/output_reg[3]_i_2[3]
    SLICE_X60Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.338    13.549 r  cpu_instance/alu_instance/alu_result2_carry__0/CO[3]
                         net (fo=1, routed)           0.602    14.150    cpu_instance/contorl_unit_instance/CO[0]
    SLICE_X63Y35         LUT5 (Prop_lut5_I4_O)        0.124    14.274 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_2/O
                         net (fo=24, routed)          0.814    15.088    cpu_instance/contorl_unit_instance/alu_instance/alu_result12_out
    SLICE_X63Y32         LUT5 (Prop_lut5_I0_O)        0.124    15.212 f  cpu_instance/contorl_unit_instance/output_reg[1]_i_1/O
                         net (fo=3, routed)           0.821    16.034    cpu_instance/contorl_unit_instance/output_reg[3]_i_5_0[1]
    SLICE_X60Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.158 f  cpu_instance/contorl_unit_instance/memory_reg[3][1]_i_1/O
                         net (fo=9, routed)           0.957    17.115    cpu_instance/contorl_unit_instance/ID[1]
    SLICE_X58Y32         LUT3 (Prop_lut3_I1_O)        0.124    17.239 r  cpu_instance/contorl_unit_instance/output_reg[1]_i_2/O
                         net (fo=10, routed)          0.983    18.222    cpu_instance/contorl_unit_instance/S[1]
    SLICE_X59Y29         LUT2 (Prop_lut2_I0_O)        0.124    18.346 r  cpu_instance/contorl_unit_instance/i__carry_i_7/O
                         net (fo=1, routed)           0.000    18.346    cpu_instance/alu_instance/output_reg[0]_i_5[1]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.896 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.896    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.118 f  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.318    19.436    cpu_instance/contorl_unit_instance/data5[4]
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.299    19.735 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_23/O
                         net (fo=1, routed)           0.000    19.735    cpu_instance/contorl_unit_instance/Zstatus_reg_i_23_n_0
    SLICE_X60Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    19.949 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_9/O
                         net (fo=2, routed)           0.340    20.289    cpu_instance/contorl_unit_instance/p_0_out[4]
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.297    20.586 f  cpu_instance/contorl_unit_instance/memory_reg[3][4]_i_2/O
                         net (fo=6, routed)           0.982    21.568    cpu_instance/contorl_unit_instance/memory_reg[3][4]_i_2_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.124    21.692 r  cpu_instance/contorl_unit_instance/minusOp_carry__0_i_8/O
                         net (fo=11, routed)          0.750    22.442    cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5_1[0]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124    22.566 r  cpu_instance/contorl_unit_instance/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    22.566    cpu_instance/alu_instance/Zstatus_reg_i_23_0[0]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    22.990 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.573    23.562    cpu_instance/contorl_unit_instance/data5[5]
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.303    23.865 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_31/O
                         net (fo=1, routed)           0.000    23.865    cpu_instance/contorl_unit_instance/Zstatus_reg_i_31_n_0
    SLICE_X62Y32         MUXF7 (Prop_muxf7_I1_O)      0.217    24.082 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_18/O
                         net (fo=2, routed)           0.583    24.666    cpu_instance/contorl_unit_instance/p_0_out[5]
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.299    24.965 r  cpu_instance/contorl_unit_instance/memory_reg[3][5]_i_2/O
                         net (fo=6, routed)           1.129    26.093    cpu_instance/contorl_unit_instance/memory_reg[3][5]_i_2_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I3_O)        0.124    26.217 r  cpu_instance/contorl_unit_instance/i__carry__0_i_15/O
                         net (fo=7, routed)           0.899    27.116    cpu_instance/contorl_unit_instance/outB[5]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124    27.240 r  cpu_instance/contorl_unit_instance/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    27.240    cpu_instance/alu_instance/Zstatus_reg_i_23_0[1]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.820 f  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.818    28.638    cpu_instance/contorl_unit_instance/data5[6]
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.302    28.940 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_29/O
                         net (fo=1, routed)           0.000    28.940    cpu_instance/contorl_unit_instance/Zstatus_reg_i_29_n_0
    SLICE_X60Y31         MUXF7 (Prop_muxf7_I1_O)      0.247    29.187 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_16/O
                         net (fo=2, routed)           0.817    30.004    cpu_instance/contorl_unit_instance/p_0_out[6]
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.298    30.302 f  cpu_instance/contorl_unit_instance/memory_reg[3][6]_i_2/O
                         net (fo=6, routed)           1.463    31.765    cpu_instance/contorl_unit_instance/memory_reg[3][6]_i_2_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.124    31.889 r  cpu_instance/contorl_unit_instance/minusOp_carry__0_i_6/O
                         net (fo=11, routed)          0.894    32.783    cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5_1[2]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124    32.907 r  cpu_instance/contorl_unit_instance/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    32.907    cpu_instance/alu_instance/Zstatus_reg_i_23_0[2]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    33.259 f  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.413    33.672    cpu_instance/contorl_unit_instance/data5[7]
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.306    33.978 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_27/O
                         net (fo=1, routed)           0.000    33.978    cpu_instance/contorl_unit_instance/Zstatus_reg_i_27_n_0
    SLICE_X60Y30         MUXF7 (Prop_muxf7_I1_O)      0.214    34.192 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_14/O
                         net (fo=2, routed)           0.834    35.026    cpu_instance/contorl_unit_instance/p_0_out[7]
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.297    35.323 f  cpu_instance/contorl_unit_instance/memory_reg[3][7]_i_2/O
                         net (fo=6, routed)           1.103    36.426    cpu_instance/contorl_unit_instance/memory_reg[3][7]_i_2_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.124    36.550 r  cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5/O
                         net (fo=11, routed)          1.452    38.002    cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5_1[3]
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.124    38.126 r  cpu_instance/contorl_unit_instance/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    38.126    cpu_instance/alu_instance/Zstatus_reg_i_23_0[3]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.527 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.527    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.749 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.681    39.430    cpu_instance/contorl_unit_instance/data5[8]
    SLICE_X61Y34         LUT6 (Prop_lut6_I3_O)        0.299    39.729 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_25/O
                         net (fo=1, routed)           0.000    39.729    cpu_instance/contorl_unit_instance/Zstatus_reg_i_25_n_0
    SLICE_X61Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    39.946 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_12/O
                         net (fo=2, routed)           0.824    40.770    cpu_instance/contorl_unit_instance/p_0_out[8]
    SLICE_X63Y34         LUT6 (Prop_lut6_I4_O)        0.299    41.069 r  cpu_instance/contorl_unit_instance/memory_reg[3][8]_i_2/O
                         net (fo=6, routed)           0.990    42.059    cpu_instance/contorl_unit_instance/memory_reg[3][8]_i_2_n_0
    SLICE_X58Y36         LUT6 (Prop_lut6_I3_O)        0.124    42.183 r  cpu_instance/contorl_unit_instance/i__carry__1_i_16/O
                         net (fo=7, routed)           0.998    43.181    cpu_instance/contorl_unit_instance/outB[8]
    SLICE_X59Y31         LUT2 (Prop_lut2_I1_O)        0.124    43.305 r  cpu_instance/contorl_unit_instance/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000    43.305    cpu_instance/alu_instance/Zstatus_reg_i_25_0[0]
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    43.729 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.873    44.602    cpu_instance/contorl_unit_instance/data5[9]
    SLICE_X63Y33         LUT6 (Prop_lut6_I3_O)        0.303    44.905 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_21/O
                         net (fo=1, routed)           0.000    44.905    cpu_instance/contorl_unit_instance/Zstatus_reg_i_21_n_0
    SLICE_X63Y33         MUXF7 (Prop_muxf7_I1_O)      0.217    45.122 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_7/O
                         net (fo=2, routed)           0.815    45.937    cpu_instance/contorl_unit_instance/p_0_out[9]
    SLICE_X64Y33         LUT6 (Prop_lut6_I4_O)        0.299    46.236 r  cpu_instance/contorl_unit_instance/memory_reg[3][9]_i_2/O
                         net (fo=6, routed)           1.518    47.754    cpu_instance/contorl_unit_instance/memory_reg[3][9]_i_2_n_0
    SLICE_X57Y35         LUT4 (Prop_lut4_I3_O)        0.124    47.878 r  cpu_instance/contorl_unit_instance/memory_reg[3][9]_i_1/O
                         net (fo=4, routed)           0.740    48.618    cpu_instance/register_file_instance/D[9]
    SLICE_X56Y34         LDCE                                         r  cpu_instance/register_file_instance/memory_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cpu_instance/register_file_instance/memory_reg[3][9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.618ns  (logic 13.640ns (28.055%)  route 34.978ns (71.945%))
  Logic Levels:           53  (CARRY4=11 IBUF=1 LUT2=6 LUT3=2 LUT4=3 LUT5=5 LUT6=19 MUXF7=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           3.766     5.219    cpu_instance/contorl_unit_instance/sw_IBUF[0]
    SLICE_X61Y29         LUT5 (Prop_lut5_I0_O)        0.124     5.343 r  cpu_instance/contorl_unit_instance/memory_reg[3][0]_i_1/O
                         net (fo=8, routed)           0.971     6.313    cpu_instance/contorl_unit_instance/ID[0]
    SLICE_X59Y28         LUT3 (Prop_lut3_I2_O)        0.154     6.467 r  cpu_instance/contorl_unit_instance/i__carry_i_16/O
                         net (fo=7, routed)           1.301     7.769    cpu_instance/contorl_unit_instance/outB[0]
    SLICE_X60Y32         LUT4 (Prop_lut4_I2_O)        0.327     8.096 r  cpu_instance/contorl_unit_instance/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     8.096    cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0_1[0]
    SLICE_X60Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.609 r  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.609    cpu_instance/alu_instance/alu_result2_inferred__1/i__carry_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.726 r  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           1.087     9.812    cpu_instance/contorl_unit_instance/Zstatus_reg_i_6_0[0]
    SLICE_X63Y33         LUT5 (Prop_lut5_I4_O)        0.124     9.936 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_4/O
                         net (fo=24, routed)          0.787    10.723    cpu_instance/contorl_unit_instance/alu_instance/alu_result1__0
    SLICE_X62Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.847 f  cpu_instance/contorl_unit_instance/memory_reg[3][15]_i_3/O
                         net (fo=4, routed)           0.821    11.668    cpu_instance/contorl_unit_instance/memory_reg[3][15]_i_3_n_0
    SLICE_X57Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.792 f  cpu_instance/contorl_unit_instance/i__carry__2_i_11/O
                         net (fo=7, routed)           1.263    13.055    cpu_instance/contorl_unit_instance/outB__0[15]
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.156    13.211 r  cpu_instance/contorl_unit_instance/alu_result2_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.211    cpu_instance/alu_instance/output_reg[3]_i_2[3]
    SLICE_X60Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.338    13.549 r  cpu_instance/alu_instance/alu_result2_carry__0/CO[3]
                         net (fo=1, routed)           0.602    14.150    cpu_instance/contorl_unit_instance/CO[0]
    SLICE_X63Y35         LUT5 (Prop_lut5_I4_O)        0.124    14.274 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_2/O
                         net (fo=24, routed)          0.814    15.088    cpu_instance/contorl_unit_instance/alu_instance/alu_result12_out
    SLICE_X63Y32         LUT5 (Prop_lut5_I0_O)        0.124    15.212 f  cpu_instance/contorl_unit_instance/output_reg[1]_i_1/O
                         net (fo=3, routed)           0.821    16.034    cpu_instance/contorl_unit_instance/output_reg[3]_i_5_0[1]
    SLICE_X60Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.158 f  cpu_instance/contorl_unit_instance/memory_reg[3][1]_i_1/O
                         net (fo=9, routed)           0.957    17.115    cpu_instance/contorl_unit_instance/ID[1]
    SLICE_X58Y32         LUT3 (Prop_lut3_I1_O)        0.124    17.239 r  cpu_instance/contorl_unit_instance/output_reg[1]_i_2/O
                         net (fo=10, routed)          0.983    18.222    cpu_instance/contorl_unit_instance/S[1]
    SLICE_X59Y29         LUT2 (Prop_lut2_I0_O)        0.124    18.346 r  cpu_instance/contorl_unit_instance/i__carry_i_7/O
                         net (fo=1, routed)           0.000    18.346    cpu_instance/alu_instance/output_reg[0]_i_5[1]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.896 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.896    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.118 f  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.318    19.436    cpu_instance/contorl_unit_instance/data5[4]
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.299    19.735 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_23/O
                         net (fo=1, routed)           0.000    19.735    cpu_instance/contorl_unit_instance/Zstatus_reg_i_23_n_0
    SLICE_X60Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    19.949 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_9/O
                         net (fo=2, routed)           0.340    20.289    cpu_instance/contorl_unit_instance/p_0_out[4]
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.297    20.586 f  cpu_instance/contorl_unit_instance/memory_reg[3][4]_i_2/O
                         net (fo=6, routed)           0.982    21.568    cpu_instance/contorl_unit_instance/memory_reg[3][4]_i_2_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.124    21.692 r  cpu_instance/contorl_unit_instance/minusOp_carry__0_i_8/O
                         net (fo=11, routed)          0.750    22.442    cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5_1[0]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124    22.566 r  cpu_instance/contorl_unit_instance/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    22.566    cpu_instance/alu_instance/Zstatus_reg_i_23_0[0]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    22.990 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.573    23.562    cpu_instance/contorl_unit_instance/data5[5]
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.303    23.865 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_31/O
                         net (fo=1, routed)           0.000    23.865    cpu_instance/contorl_unit_instance/Zstatus_reg_i_31_n_0
    SLICE_X62Y32         MUXF7 (Prop_muxf7_I1_O)      0.217    24.082 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_18/O
                         net (fo=2, routed)           0.583    24.666    cpu_instance/contorl_unit_instance/p_0_out[5]
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.299    24.965 r  cpu_instance/contorl_unit_instance/memory_reg[3][5]_i_2/O
                         net (fo=6, routed)           1.129    26.093    cpu_instance/contorl_unit_instance/memory_reg[3][5]_i_2_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I3_O)        0.124    26.217 r  cpu_instance/contorl_unit_instance/i__carry__0_i_15/O
                         net (fo=7, routed)           0.899    27.116    cpu_instance/contorl_unit_instance/outB[5]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124    27.240 r  cpu_instance/contorl_unit_instance/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    27.240    cpu_instance/alu_instance/Zstatus_reg_i_23_0[1]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.820 f  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.818    28.638    cpu_instance/contorl_unit_instance/data5[6]
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.302    28.940 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_29/O
                         net (fo=1, routed)           0.000    28.940    cpu_instance/contorl_unit_instance/Zstatus_reg_i_29_n_0
    SLICE_X60Y31         MUXF7 (Prop_muxf7_I1_O)      0.247    29.187 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_16/O
                         net (fo=2, routed)           0.817    30.004    cpu_instance/contorl_unit_instance/p_0_out[6]
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.298    30.302 f  cpu_instance/contorl_unit_instance/memory_reg[3][6]_i_2/O
                         net (fo=6, routed)           1.463    31.765    cpu_instance/contorl_unit_instance/memory_reg[3][6]_i_2_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.124    31.889 r  cpu_instance/contorl_unit_instance/minusOp_carry__0_i_6/O
                         net (fo=11, routed)          0.894    32.783    cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5_1[2]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124    32.907 r  cpu_instance/contorl_unit_instance/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    32.907    cpu_instance/alu_instance/Zstatus_reg_i_23_0[2]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    33.259 f  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.413    33.672    cpu_instance/contorl_unit_instance/data5[7]
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.306    33.978 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_27/O
                         net (fo=1, routed)           0.000    33.978    cpu_instance/contorl_unit_instance/Zstatus_reg_i_27_n_0
    SLICE_X60Y30         MUXF7 (Prop_muxf7_I1_O)      0.214    34.192 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_14/O
                         net (fo=2, routed)           0.834    35.026    cpu_instance/contorl_unit_instance/p_0_out[7]
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.297    35.323 f  cpu_instance/contorl_unit_instance/memory_reg[3][7]_i_2/O
                         net (fo=6, routed)           1.103    36.426    cpu_instance/contorl_unit_instance/memory_reg[3][7]_i_2_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.124    36.550 r  cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5/O
                         net (fo=11, routed)          1.452    38.002    cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5_1[3]
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.124    38.126 r  cpu_instance/contorl_unit_instance/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    38.126    cpu_instance/alu_instance/Zstatus_reg_i_23_0[3]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.527 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.527    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.749 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.681    39.430    cpu_instance/contorl_unit_instance/data5[8]
    SLICE_X61Y34         LUT6 (Prop_lut6_I3_O)        0.299    39.729 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_25/O
                         net (fo=1, routed)           0.000    39.729    cpu_instance/contorl_unit_instance/Zstatus_reg_i_25_n_0
    SLICE_X61Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    39.946 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_12/O
                         net (fo=2, routed)           0.824    40.770    cpu_instance/contorl_unit_instance/p_0_out[8]
    SLICE_X63Y34         LUT6 (Prop_lut6_I4_O)        0.299    41.069 r  cpu_instance/contorl_unit_instance/memory_reg[3][8]_i_2/O
                         net (fo=6, routed)           0.990    42.059    cpu_instance/contorl_unit_instance/memory_reg[3][8]_i_2_n_0
    SLICE_X58Y36         LUT6 (Prop_lut6_I3_O)        0.124    42.183 r  cpu_instance/contorl_unit_instance/i__carry__1_i_16/O
                         net (fo=7, routed)           0.998    43.181    cpu_instance/contorl_unit_instance/outB[8]
    SLICE_X59Y31         LUT2 (Prop_lut2_I1_O)        0.124    43.305 r  cpu_instance/contorl_unit_instance/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000    43.305    cpu_instance/alu_instance/Zstatus_reg_i_25_0[0]
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    43.729 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.873    44.602    cpu_instance/contorl_unit_instance/data5[9]
    SLICE_X63Y33         LUT6 (Prop_lut6_I3_O)        0.303    44.905 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_21/O
                         net (fo=1, routed)           0.000    44.905    cpu_instance/contorl_unit_instance/Zstatus_reg_i_21_n_0
    SLICE_X63Y33         MUXF7 (Prop_muxf7_I1_O)      0.217    45.122 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_7/O
                         net (fo=2, routed)           0.815    45.937    cpu_instance/contorl_unit_instance/p_0_out[9]
    SLICE_X64Y33         LUT6 (Prop_lut6_I4_O)        0.299    46.236 r  cpu_instance/contorl_unit_instance/memory_reg[3][9]_i_2/O
                         net (fo=6, routed)           1.518    47.754    cpu_instance/contorl_unit_instance/memory_reg[3][9]_i_2_n_0
    SLICE_X57Y35         LUT4 (Prop_lut4_I3_O)        0.124    47.878 r  cpu_instance/contorl_unit_instance/memory_reg[3][9]_i_1/O
                         net (fo=4, routed)           0.740    48.618    cpu_instance/register_file_instance/D[9]
    SLICE_X57Y34         LDCE                                         r  cpu_instance/register_file_instance/memory_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cpu_instance/register_file_instance/memory_reg[2][9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.462ns  (logic 13.640ns (28.145%)  route 34.823ns (71.855%))
  Logic Levels:           53  (CARRY4=11 IBUF=1 LUT2=6 LUT3=2 LUT4=3 LUT5=5 LUT6=19 MUXF7=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           3.766     5.219    cpu_instance/contorl_unit_instance/sw_IBUF[0]
    SLICE_X61Y29         LUT5 (Prop_lut5_I0_O)        0.124     5.343 r  cpu_instance/contorl_unit_instance/memory_reg[3][0]_i_1/O
                         net (fo=8, routed)           0.971     6.313    cpu_instance/contorl_unit_instance/ID[0]
    SLICE_X59Y28         LUT3 (Prop_lut3_I2_O)        0.154     6.467 r  cpu_instance/contorl_unit_instance/i__carry_i_16/O
                         net (fo=7, routed)           1.301     7.769    cpu_instance/contorl_unit_instance/outB[0]
    SLICE_X60Y32         LUT4 (Prop_lut4_I2_O)        0.327     8.096 r  cpu_instance/contorl_unit_instance/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     8.096    cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0_1[0]
    SLICE_X60Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.609 r  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.609    cpu_instance/alu_instance/alu_result2_inferred__1/i__carry_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.726 r  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           1.087     9.812    cpu_instance/contorl_unit_instance/Zstatus_reg_i_6_0[0]
    SLICE_X63Y33         LUT5 (Prop_lut5_I4_O)        0.124     9.936 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_4/O
                         net (fo=24, routed)          0.787    10.723    cpu_instance/contorl_unit_instance/alu_instance/alu_result1__0
    SLICE_X62Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.847 f  cpu_instance/contorl_unit_instance/memory_reg[3][15]_i_3/O
                         net (fo=4, routed)           0.821    11.668    cpu_instance/contorl_unit_instance/memory_reg[3][15]_i_3_n_0
    SLICE_X57Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.792 f  cpu_instance/contorl_unit_instance/i__carry__2_i_11/O
                         net (fo=7, routed)           1.263    13.055    cpu_instance/contorl_unit_instance/outB__0[15]
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.156    13.211 r  cpu_instance/contorl_unit_instance/alu_result2_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.211    cpu_instance/alu_instance/output_reg[3]_i_2[3]
    SLICE_X60Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.338    13.549 r  cpu_instance/alu_instance/alu_result2_carry__0/CO[3]
                         net (fo=1, routed)           0.602    14.150    cpu_instance/contorl_unit_instance/CO[0]
    SLICE_X63Y35         LUT5 (Prop_lut5_I4_O)        0.124    14.274 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_2/O
                         net (fo=24, routed)          0.814    15.088    cpu_instance/contorl_unit_instance/alu_instance/alu_result12_out
    SLICE_X63Y32         LUT5 (Prop_lut5_I0_O)        0.124    15.212 f  cpu_instance/contorl_unit_instance/output_reg[1]_i_1/O
                         net (fo=3, routed)           0.821    16.034    cpu_instance/contorl_unit_instance/output_reg[3]_i_5_0[1]
    SLICE_X60Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.158 f  cpu_instance/contorl_unit_instance/memory_reg[3][1]_i_1/O
                         net (fo=9, routed)           0.957    17.115    cpu_instance/contorl_unit_instance/ID[1]
    SLICE_X58Y32         LUT3 (Prop_lut3_I1_O)        0.124    17.239 r  cpu_instance/contorl_unit_instance/output_reg[1]_i_2/O
                         net (fo=10, routed)          0.983    18.222    cpu_instance/contorl_unit_instance/S[1]
    SLICE_X59Y29         LUT2 (Prop_lut2_I0_O)        0.124    18.346 r  cpu_instance/contorl_unit_instance/i__carry_i_7/O
                         net (fo=1, routed)           0.000    18.346    cpu_instance/alu_instance/output_reg[0]_i_5[1]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.896 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.896    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.118 f  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.318    19.436    cpu_instance/contorl_unit_instance/data5[4]
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.299    19.735 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_23/O
                         net (fo=1, routed)           0.000    19.735    cpu_instance/contorl_unit_instance/Zstatus_reg_i_23_n_0
    SLICE_X60Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    19.949 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_9/O
                         net (fo=2, routed)           0.340    20.289    cpu_instance/contorl_unit_instance/p_0_out[4]
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.297    20.586 f  cpu_instance/contorl_unit_instance/memory_reg[3][4]_i_2/O
                         net (fo=6, routed)           0.982    21.568    cpu_instance/contorl_unit_instance/memory_reg[3][4]_i_2_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.124    21.692 r  cpu_instance/contorl_unit_instance/minusOp_carry__0_i_8/O
                         net (fo=11, routed)          0.750    22.442    cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5_1[0]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124    22.566 r  cpu_instance/contorl_unit_instance/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    22.566    cpu_instance/alu_instance/Zstatus_reg_i_23_0[0]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    22.990 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.573    23.562    cpu_instance/contorl_unit_instance/data5[5]
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.303    23.865 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_31/O
                         net (fo=1, routed)           0.000    23.865    cpu_instance/contorl_unit_instance/Zstatus_reg_i_31_n_0
    SLICE_X62Y32         MUXF7 (Prop_muxf7_I1_O)      0.217    24.082 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_18/O
                         net (fo=2, routed)           0.583    24.666    cpu_instance/contorl_unit_instance/p_0_out[5]
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.299    24.965 r  cpu_instance/contorl_unit_instance/memory_reg[3][5]_i_2/O
                         net (fo=6, routed)           1.129    26.093    cpu_instance/contorl_unit_instance/memory_reg[3][5]_i_2_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I3_O)        0.124    26.217 r  cpu_instance/contorl_unit_instance/i__carry__0_i_15/O
                         net (fo=7, routed)           0.899    27.116    cpu_instance/contorl_unit_instance/outB[5]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124    27.240 r  cpu_instance/contorl_unit_instance/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    27.240    cpu_instance/alu_instance/Zstatus_reg_i_23_0[1]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.820 f  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.818    28.638    cpu_instance/contorl_unit_instance/data5[6]
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.302    28.940 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_29/O
                         net (fo=1, routed)           0.000    28.940    cpu_instance/contorl_unit_instance/Zstatus_reg_i_29_n_0
    SLICE_X60Y31         MUXF7 (Prop_muxf7_I1_O)      0.247    29.187 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_16/O
                         net (fo=2, routed)           0.817    30.004    cpu_instance/contorl_unit_instance/p_0_out[6]
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.298    30.302 f  cpu_instance/contorl_unit_instance/memory_reg[3][6]_i_2/O
                         net (fo=6, routed)           1.463    31.765    cpu_instance/contorl_unit_instance/memory_reg[3][6]_i_2_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.124    31.889 r  cpu_instance/contorl_unit_instance/minusOp_carry__0_i_6/O
                         net (fo=11, routed)          0.894    32.783    cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5_1[2]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124    32.907 r  cpu_instance/contorl_unit_instance/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    32.907    cpu_instance/alu_instance/Zstatus_reg_i_23_0[2]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    33.259 f  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.413    33.672    cpu_instance/contorl_unit_instance/data5[7]
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.306    33.978 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_27/O
                         net (fo=1, routed)           0.000    33.978    cpu_instance/contorl_unit_instance/Zstatus_reg_i_27_n_0
    SLICE_X60Y30         MUXF7 (Prop_muxf7_I1_O)      0.214    34.192 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_14/O
                         net (fo=2, routed)           0.834    35.026    cpu_instance/contorl_unit_instance/p_0_out[7]
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.297    35.323 f  cpu_instance/contorl_unit_instance/memory_reg[3][7]_i_2/O
                         net (fo=6, routed)           1.103    36.426    cpu_instance/contorl_unit_instance/memory_reg[3][7]_i_2_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.124    36.550 r  cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5/O
                         net (fo=11, routed)          1.452    38.002    cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5_1[3]
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.124    38.126 r  cpu_instance/contorl_unit_instance/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    38.126    cpu_instance/alu_instance/Zstatus_reg_i_23_0[3]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.527 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.527    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.749 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.681    39.430    cpu_instance/contorl_unit_instance/data5[8]
    SLICE_X61Y34         LUT6 (Prop_lut6_I3_O)        0.299    39.729 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_25/O
                         net (fo=1, routed)           0.000    39.729    cpu_instance/contorl_unit_instance/Zstatus_reg_i_25_n_0
    SLICE_X61Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    39.946 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_12/O
                         net (fo=2, routed)           0.824    40.770    cpu_instance/contorl_unit_instance/p_0_out[8]
    SLICE_X63Y34         LUT6 (Prop_lut6_I4_O)        0.299    41.069 r  cpu_instance/contorl_unit_instance/memory_reg[3][8]_i_2/O
                         net (fo=6, routed)           0.990    42.059    cpu_instance/contorl_unit_instance/memory_reg[3][8]_i_2_n_0
    SLICE_X58Y36         LUT6 (Prop_lut6_I3_O)        0.124    42.183 r  cpu_instance/contorl_unit_instance/i__carry__1_i_16/O
                         net (fo=7, routed)           0.998    43.181    cpu_instance/contorl_unit_instance/outB[8]
    SLICE_X59Y31         LUT2 (Prop_lut2_I1_O)        0.124    43.305 r  cpu_instance/contorl_unit_instance/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000    43.305    cpu_instance/alu_instance/Zstatus_reg_i_25_0[0]
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    43.729 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.873    44.602    cpu_instance/contorl_unit_instance/data5[9]
    SLICE_X63Y33         LUT6 (Prop_lut6_I3_O)        0.303    44.905 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_21/O
                         net (fo=1, routed)           0.000    44.905    cpu_instance/contorl_unit_instance/Zstatus_reg_i_21_n_0
    SLICE_X63Y33         MUXF7 (Prop_muxf7_I1_O)      0.217    45.122 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_7/O
                         net (fo=2, routed)           0.815    45.937    cpu_instance/contorl_unit_instance/p_0_out[9]
    SLICE_X64Y33         LUT6 (Prop_lut6_I4_O)        0.299    46.236 r  cpu_instance/contorl_unit_instance/memory_reg[3][9]_i_2/O
                         net (fo=6, routed)           1.518    47.754    cpu_instance/contorl_unit_instance/memory_reg[3][9]_i_2_n_0
    SLICE_X57Y35         LUT4 (Prop_lut4_I3_O)        0.124    47.878 r  cpu_instance/contorl_unit_instance/memory_reg[3][9]_i_1/O
                         net (fo=4, routed)           0.584    48.462    cpu_instance/register_file_instance/D[9]
    SLICE_X55Y34         LDCE                                         r  cpu_instance/register_file_instance/memory_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cpu_instance/register_file_instance/memory_reg[0][9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.446ns  (logic 13.640ns (28.155%)  route 34.806ns (71.845%))
  Logic Levels:           53  (CARRY4=11 IBUF=1 LUT2=6 LUT3=2 LUT4=3 LUT5=5 LUT6=19 MUXF7=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           3.766     5.219    cpu_instance/contorl_unit_instance/sw_IBUF[0]
    SLICE_X61Y29         LUT5 (Prop_lut5_I0_O)        0.124     5.343 r  cpu_instance/contorl_unit_instance/memory_reg[3][0]_i_1/O
                         net (fo=8, routed)           0.971     6.313    cpu_instance/contorl_unit_instance/ID[0]
    SLICE_X59Y28         LUT3 (Prop_lut3_I2_O)        0.154     6.467 r  cpu_instance/contorl_unit_instance/i__carry_i_16/O
                         net (fo=7, routed)           1.301     7.769    cpu_instance/contorl_unit_instance/outB[0]
    SLICE_X60Y32         LUT4 (Prop_lut4_I2_O)        0.327     8.096 r  cpu_instance/contorl_unit_instance/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     8.096    cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0_1[0]
    SLICE_X60Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.609 r  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.609    cpu_instance/alu_instance/alu_result2_inferred__1/i__carry_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.726 r  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           1.087     9.812    cpu_instance/contorl_unit_instance/Zstatus_reg_i_6_0[0]
    SLICE_X63Y33         LUT5 (Prop_lut5_I4_O)        0.124     9.936 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_4/O
                         net (fo=24, routed)          0.787    10.723    cpu_instance/contorl_unit_instance/alu_instance/alu_result1__0
    SLICE_X62Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.847 f  cpu_instance/contorl_unit_instance/memory_reg[3][15]_i_3/O
                         net (fo=4, routed)           0.821    11.668    cpu_instance/contorl_unit_instance/memory_reg[3][15]_i_3_n_0
    SLICE_X57Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.792 f  cpu_instance/contorl_unit_instance/i__carry__2_i_11/O
                         net (fo=7, routed)           1.263    13.055    cpu_instance/contorl_unit_instance/outB__0[15]
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.156    13.211 r  cpu_instance/contorl_unit_instance/alu_result2_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.211    cpu_instance/alu_instance/output_reg[3]_i_2[3]
    SLICE_X60Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.338    13.549 r  cpu_instance/alu_instance/alu_result2_carry__0/CO[3]
                         net (fo=1, routed)           0.602    14.150    cpu_instance/contorl_unit_instance/CO[0]
    SLICE_X63Y35         LUT5 (Prop_lut5_I4_O)        0.124    14.274 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_2/O
                         net (fo=24, routed)          0.814    15.088    cpu_instance/contorl_unit_instance/alu_instance/alu_result12_out
    SLICE_X63Y32         LUT5 (Prop_lut5_I0_O)        0.124    15.212 f  cpu_instance/contorl_unit_instance/output_reg[1]_i_1/O
                         net (fo=3, routed)           0.821    16.034    cpu_instance/contorl_unit_instance/output_reg[3]_i_5_0[1]
    SLICE_X60Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.158 f  cpu_instance/contorl_unit_instance/memory_reg[3][1]_i_1/O
                         net (fo=9, routed)           0.957    17.115    cpu_instance/contorl_unit_instance/ID[1]
    SLICE_X58Y32         LUT3 (Prop_lut3_I1_O)        0.124    17.239 r  cpu_instance/contorl_unit_instance/output_reg[1]_i_2/O
                         net (fo=10, routed)          0.983    18.222    cpu_instance/contorl_unit_instance/S[1]
    SLICE_X59Y29         LUT2 (Prop_lut2_I0_O)        0.124    18.346 r  cpu_instance/contorl_unit_instance/i__carry_i_7/O
                         net (fo=1, routed)           0.000    18.346    cpu_instance/alu_instance/output_reg[0]_i_5[1]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.896 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.896    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.118 f  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.318    19.436    cpu_instance/contorl_unit_instance/data5[4]
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.299    19.735 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_23/O
                         net (fo=1, routed)           0.000    19.735    cpu_instance/contorl_unit_instance/Zstatus_reg_i_23_n_0
    SLICE_X60Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    19.949 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_9/O
                         net (fo=2, routed)           0.340    20.289    cpu_instance/contorl_unit_instance/p_0_out[4]
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.297    20.586 f  cpu_instance/contorl_unit_instance/memory_reg[3][4]_i_2/O
                         net (fo=6, routed)           0.982    21.568    cpu_instance/contorl_unit_instance/memory_reg[3][4]_i_2_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.124    21.692 r  cpu_instance/contorl_unit_instance/minusOp_carry__0_i_8/O
                         net (fo=11, routed)          0.750    22.442    cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5_1[0]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124    22.566 r  cpu_instance/contorl_unit_instance/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    22.566    cpu_instance/alu_instance/Zstatus_reg_i_23_0[0]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    22.990 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.573    23.562    cpu_instance/contorl_unit_instance/data5[5]
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.303    23.865 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_31/O
                         net (fo=1, routed)           0.000    23.865    cpu_instance/contorl_unit_instance/Zstatus_reg_i_31_n_0
    SLICE_X62Y32         MUXF7 (Prop_muxf7_I1_O)      0.217    24.082 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_18/O
                         net (fo=2, routed)           0.583    24.666    cpu_instance/contorl_unit_instance/p_0_out[5]
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.299    24.965 r  cpu_instance/contorl_unit_instance/memory_reg[3][5]_i_2/O
                         net (fo=6, routed)           1.129    26.093    cpu_instance/contorl_unit_instance/memory_reg[3][5]_i_2_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I3_O)        0.124    26.217 r  cpu_instance/contorl_unit_instance/i__carry__0_i_15/O
                         net (fo=7, routed)           0.899    27.116    cpu_instance/contorl_unit_instance/outB[5]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124    27.240 r  cpu_instance/contorl_unit_instance/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    27.240    cpu_instance/alu_instance/Zstatus_reg_i_23_0[1]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.820 f  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.818    28.638    cpu_instance/contorl_unit_instance/data5[6]
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.302    28.940 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_29/O
                         net (fo=1, routed)           0.000    28.940    cpu_instance/contorl_unit_instance/Zstatus_reg_i_29_n_0
    SLICE_X60Y31         MUXF7 (Prop_muxf7_I1_O)      0.247    29.187 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_16/O
                         net (fo=2, routed)           0.817    30.004    cpu_instance/contorl_unit_instance/p_0_out[6]
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.298    30.302 f  cpu_instance/contorl_unit_instance/memory_reg[3][6]_i_2/O
                         net (fo=6, routed)           1.463    31.765    cpu_instance/contorl_unit_instance/memory_reg[3][6]_i_2_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.124    31.889 r  cpu_instance/contorl_unit_instance/minusOp_carry__0_i_6/O
                         net (fo=11, routed)          0.894    32.783    cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5_1[2]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124    32.907 r  cpu_instance/contorl_unit_instance/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    32.907    cpu_instance/alu_instance/Zstatus_reg_i_23_0[2]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    33.259 f  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.413    33.672    cpu_instance/contorl_unit_instance/data5[7]
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.306    33.978 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_27/O
                         net (fo=1, routed)           0.000    33.978    cpu_instance/contorl_unit_instance/Zstatus_reg_i_27_n_0
    SLICE_X60Y30         MUXF7 (Prop_muxf7_I1_O)      0.214    34.192 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_14/O
                         net (fo=2, routed)           0.834    35.026    cpu_instance/contorl_unit_instance/p_0_out[7]
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.297    35.323 f  cpu_instance/contorl_unit_instance/memory_reg[3][7]_i_2/O
                         net (fo=6, routed)           1.103    36.426    cpu_instance/contorl_unit_instance/memory_reg[3][7]_i_2_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.124    36.550 r  cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5/O
                         net (fo=11, routed)          1.452    38.002    cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5_1[3]
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.124    38.126 r  cpu_instance/contorl_unit_instance/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    38.126    cpu_instance/alu_instance/Zstatus_reg_i_23_0[3]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.527 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.527    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.749 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.681    39.430    cpu_instance/contorl_unit_instance/data5[8]
    SLICE_X61Y34         LUT6 (Prop_lut6_I3_O)        0.299    39.729 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_25/O
                         net (fo=1, routed)           0.000    39.729    cpu_instance/contorl_unit_instance/Zstatus_reg_i_25_n_0
    SLICE_X61Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    39.946 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_12/O
                         net (fo=2, routed)           0.824    40.770    cpu_instance/contorl_unit_instance/p_0_out[8]
    SLICE_X63Y34         LUT6 (Prop_lut6_I4_O)        0.299    41.069 r  cpu_instance/contorl_unit_instance/memory_reg[3][8]_i_2/O
                         net (fo=6, routed)           0.990    42.059    cpu_instance/contorl_unit_instance/memory_reg[3][8]_i_2_n_0
    SLICE_X58Y36         LUT6 (Prop_lut6_I3_O)        0.124    42.183 r  cpu_instance/contorl_unit_instance/i__carry__1_i_16/O
                         net (fo=7, routed)           0.998    43.181    cpu_instance/contorl_unit_instance/outB[8]
    SLICE_X59Y31         LUT2 (Prop_lut2_I1_O)        0.124    43.305 r  cpu_instance/contorl_unit_instance/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000    43.305    cpu_instance/alu_instance/Zstatus_reg_i_25_0[0]
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    43.729 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.873    44.602    cpu_instance/contorl_unit_instance/data5[9]
    SLICE_X63Y33         LUT6 (Prop_lut6_I3_O)        0.303    44.905 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_21/O
                         net (fo=1, routed)           0.000    44.905    cpu_instance/contorl_unit_instance/Zstatus_reg_i_21_n_0
    SLICE_X63Y33         MUXF7 (Prop_muxf7_I1_O)      0.217    45.122 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_7/O
                         net (fo=2, routed)           0.815    45.937    cpu_instance/contorl_unit_instance/p_0_out[9]
    SLICE_X64Y33         LUT6 (Prop_lut6_I4_O)        0.299    46.236 r  cpu_instance/contorl_unit_instance/memory_reg[3][9]_i_2/O
                         net (fo=6, routed)           1.518    47.754    cpu_instance/contorl_unit_instance/memory_reg[3][9]_i_2_n_0
    SLICE_X57Y35         LUT4 (Prop_lut4_I3_O)        0.124    47.878 r  cpu_instance/contorl_unit_instance/memory_reg[3][9]_i_1/O
                         net (fo=4, routed)           0.568    48.446    cpu_instance/register_file_instance/D[9]
    SLICE_X56Y35         LDCE                                         r  cpu_instance/register_file_instance/memory_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cpu_instance/register_file_instance/memory_reg[2][8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.135ns  (logic 12.149ns (28.164%)  route 30.987ns (71.836%))
  Logic Levels:           47  (CARRY4=10 IBUF=1 LUT2=5 LUT3=2 LUT4=3 LUT5=5 LUT6=16 MUXF7=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           3.766     5.219    cpu_instance/contorl_unit_instance/sw_IBUF[0]
    SLICE_X61Y29         LUT5 (Prop_lut5_I0_O)        0.124     5.343 r  cpu_instance/contorl_unit_instance/memory_reg[3][0]_i_1/O
                         net (fo=8, routed)           0.971     6.313    cpu_instance/contorl_unit_instance/ID[0]
    SLICE_X59Y28         LUT3 (Prop_lut3_I2_O)        0.154     6.467 r  cpu_instance/contorl_unit_instance/i__carry_i_16/O
                         net (fo=7, routed)           1.301     7.769    cpu_instance/contorl_unit_instance/outB[0]
    SLICE_X60Y32         LUT4 (Prop_lut4_I2_O)        0.327     8.096 r  cpu_instance/contorl_unit_instance/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     8.096    cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0_1[0]
    SLICE_X60Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.609 r  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.609    cpu_instance/alu_instance/alu_result2_inferred__1/i__carry_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.726 r  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           1.087     9.812    cpu_instance/contorl_unit_instance/Zstatus_reg_i_6_0[0]
    SLICE_X63Y33         LUT5 (Prop_lut5_I4_O)        0.124     9.936 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_4/O
                         net (fo=24, routed)          0.787    10.723    cpu_instance/contorl_unit_instance/alu_instance/alu_result1__0
    SLICE_X62Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.847 f  cpu_instance/contorl_unit_instance/memory_reg[3][15]_i_3/O
                         net (fo=4, routed)           0.821    11.668    cpu_instance/contorl_unit_instance/memory_reg[3][15]_i_3_n_0
    SLICE_X57Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.792 f  cpu_instance/contorl_unit_instance/i__carry__2_i_11/O
                         net (fo=7, routed)           1.263    13.055    cpu_instance/contorl_unit_instance/outB__0[15]
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.156    13.211 r  cpu_instance/contorl_unit_instance/alu_result2_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.211    cpu_instance/alu_instance/output_reg[3]_i_2[3]
    SLICE_X60Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.338    13.549 r  cpu_instance/alu_instance/alu_result2_carry__0/CO[3]
                         net (fo=1, routed)           0.602    14.150    cpu_instance/contorl_unit_instance/CO[0]
    SLICE_X63Y35         LUT5 (Prop_lut5_I4_O)        0.124    14.274 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_2/O
                         net (fo=24, routed)          0.814    15.088    cpu_instance/contorl_unit_instance/alu_instance/alu_result12_out
    SLICE_X63Y32         LUT5 (Prop_lut5_I0_O)        0.124    15.212 f  cpu_instance/contorl_unit_instance/output_reg[1]_i_1/O
                         net (fo=3, routed)           0.821    16.034    cpu_instance/contorl_unit_instance/output_reg[3]_i_5_0[1]
    SLICE_X60Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.158 f  cpu_instance/contorl_unit_instance/memory_reg[3][1]_i_1/O
                         net (fo=9, routed)           0.957    17.115    cpu_instance/contorl_unit_instance/ID[1]
    SLICE_X58Y32         LUT3 (Prop_lut3_I1_O)        0.124    17.239 r  cpu_instance/contorl_unit_instance/output_reg[1]_i_2/O
                         net (fo=10, routed)          0.983    18.222    cpu_instance/contorl_unit_instance/S[1]
    SLICE_X59Y29         LUT2 (Prop_lut2_I0_O)        0.124    18.346 r  cpu_instance/contorl_unit_instance/i__carry_i_7/O
                         net (fo=1, routed)           0.000    18.346    cpu_instance/alu_instance/output_reg[0]_i_5[1]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.896 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.896    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.118 f  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.318    19.436    cpu_instance/contorl_unit_instance/data5[4]
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.299    19.735 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_23/O
                         net (fo=1, routed)           0.000    19.735    cpu_instance/contorl_unit_instance/Zstatus_reg_i_23_n_0
    SLICE_X60Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    19.949 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_9/O
                         net (fo=2, routed)           0.340    20.289    cpu_instance/contorl_unit_instance/p_0_out[4]
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.297    20.586 f  cpu_instance/contorl_unit_instance/memory_reg[3][4]_i_2/O
                         net (fo=6, routed)           0.982    21.568    cpu_instance/contorl_unit_instance/memory_reg[3][4]_i_2_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.124    21.692 r  cpu_instance/contorl_unit_instance/minusOp_carry__0_i_8/O
                         net (fo=11, routed)          0.750    22.442    cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5_1[0]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124    22.566 r  cpu_instance/contorl_unit_instance/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    22.566    cpu_instance/alu_instance/Zstatus_reg_i_23_0[0]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    22.990 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.573    23.562    cpu_instance/contorl_unit_instance/data5[5]
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.303    23.865 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_31/O
                         net (fo=1, routed)           0.000    23.865    cpu_instance/contorl_unit_instance/Zstatus_reg_i_31_n_0
    SLICE_X62Y32         MUXF7 (Prop_muxf7_I1_O)      0.217    24.082 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_18/O
                         net (fo=2, routed)           0.583    24.666    cpu_instance/contorl_unit_instance/p_0_out[5]
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.299    24.965 r  cpu_instance/contorl_unit_instance/memory_reg[3][5]_i_2/O
                         net (fo=6, routed)           1.129    26.093    cpu_instance/contorl_unit_instance/memory_reg[3][5]_i_2_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I3_O)        0.124    26.217 r  cpu_instance/contorl_unit_instance/i__carry__0_i_15/O
                         net (fo=7, routed)           0.899    27.116    cpu_instance/contorl_unit_instance/outB[5]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124    27.240 r  cpu_instance/contorl_unit_instance/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    27.240    cpu_instance/alu_instance/Zstatus_reg_i_23_0[1]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.820 f  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.818    28.638    cpu_instance/contorl_unit_instance/data5[6]
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.302    28.940 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_29/O
                         net (fo=1, routed)           0.000    28.940    cpu_instance/contorl_unit_instance/Zstatus_reg_i_29_n_0
    SLICE_X60Y31         MUXF7 (Prop_muxf7_I1_O)      0.247    29.187 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_16/O
                         net (fo=2, routed)           0.817    30.004    cpu_instance/contorl_unit_instance/p_0_out[6]
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.298    30.302 f  cpu_instance/contorl_unit_instance/memory_reg[3][6]_i_2/O
                         net (fo=6, routed)           1.463    31.765    cpu_instance/contorl_unit_instance/memory_reg[3][6]_i_2_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.124    31.889 r  cpu_instance/contorl_unit_instance/minusOp_carry__0_i_6/O
                         net (fo=11, routed)          0.894    32.783    cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5_1[2]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124    32.907 r  cpu_instance/contorl_unit_instance/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    32.907    cpu_instance/alu_instance/Zstatus_reg_i_23_0[2]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    33.259 f  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.413    33.672    cpu_instance/contorl_unit_instance/data5[7]
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.306    33.978 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_27/O
                         net (fo=1, routed)           0.000    33.978    cpu_instance/contorl_unit_instance/Zstatus_reg_i_27_n_0
    SLICE_X60Y30         MUXF7 (Prop_muxf7_I1_O)      0.214    34.192 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_14/O
                         net (fo=2, routed)           0.834    35.026    cpu_instance/contorl_unit_instance/p_0_out[7]
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.297    35.323 f  cpu_instance/contorl_unit_instance/memory_reg[3][7]_i_2/O
                         net (fo=6, routed)           1.103    36.426    cpu_instance/contorl_unit_instance/memory_reg[3][7]_i_2_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.124    36.550 r  cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5/O
                         net (fo=11, routed)          1.452    38.002    cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5_1[3]
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.124    38.126 r  cpu_instance/contorl_unit_instance/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    38.126    cpu_instance/alu_instance/Zstatus_reg_i_23_0[3]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.527 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.527    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.749 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.681    39.430    cpu_instance/contorl_unit_instance/data5[8]
    SLICE_X61Y34         LUT6 (Prop_lut6_I3_O)        0.299    39.729 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_25/O
                         net (fo=1, routed)           0.000    39.729    cpu_instance/contorl_unit_instance/Zstatus_reg_i_25_n_0
    SLICE_X61Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    39.946 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_12/O
                         net (fo=2, routed)           0.824    40.770    cpu_instance/contorl_unit_instance/p_0_out[8]
    SLICE_X63Y34         LUT6 (Prop_lut6_I4_O)        0.299    41.069 r  cpu_instance/contorl_unit_instance/memory_reg[3][8]_i_2/O
                         net (fo=6, routed)           1.137    42.206    cpu_instance/contorl_unit_instance/memory_reg[3][8]_i_2_n_0
    SLICE_X57Y35         LUT4 (Prop_lut4_I3_O)        0.124    42.330 r  cpu_instance/contorl_unit_instance/memory_reg[3][8]_i_1/O
                         net (fo=4, routed)           0.805    43.135    cpu_instance/register_file_instance/D[8]
    SLICE_X55Y34         LDCE                                         r  cpu_instance/register_file_instance/memory_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cpu_instance/register_file_instance/memory_reg[3][8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.023ns  (logic 12.149ns (28.238%)  route 30.874ns (71.762%))
  Logic Levels:           47  (CARRY4=10 IBUF=1 LUT2=5 LUT3=2 LUT4=3 LUT5=5 LUT6=16 MUXF7=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           3.766     5.219    cpu_instance/contorl_unit_instance/sw_IBUF[0]
    SLICE_X61Y29         LUT5 (Prop_lut5_I0_O)        0.124     5.343 r  cpu_instance/contorl_unit_instance/memory_reg[3][0]_i_1/O
                         net (fo=8, routed)           0.971     6.313    cpu_instance/contorl_unit_instance/ID[0]
    SLICE_X59Y28         LUT3 (Prop_lut3_I2_O)        0.154     6.467 r  cpu_instance/contorl_unit_instance/i__carry_i_16/O
                         net (fo=7, routed)           1.301     7.769    cpu_instance/contorl_unit_instance/outB[0]
    SLICE_X60Y32         LUT4 (Prop_lut4_I2_O)        0.327     8.096 r  cpu_instance/contorl_unit_instance/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     8.096    cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0_1[0]
    SLICE_X60Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.609 r  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.609    cpu_instance/alu_instance/alu_result2_inferred__1/i__carry_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.726 r  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           1.087     9.812    cpu_instance/contorl_unit_instance/Zstatus_reg_i_6_0[0]
    SLICE_X63Y33         LUT5 (Prop_lut5_I4_O)        0.124     9.936 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_4/O
                         net (fo=24, routed)          0.787    10.723    cpu_instance/contorl_unit_instance/alu_instance/alu_result1__0
    SLICE_X62Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.847 f  cpu_instance/contorl_unit_instance/memory_reg[3][15]_i_3/O
                         net (fo=4, routed)           0.821    11.668    cpu_instance/contorl_unit_instance/memory_reg[3][15]_i_3_n_0
    SLICE_X57Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.792 f  cpu_instance/contorl_unit_instance/i__carry__2_i_11/O
                         net (fo=7, routed)           1.263    13.055    cpu_instance/contorl_unit_instance/outB__0[15]
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.156    13.211 r  cpu_instance/contorl_unit_instance/alu_result2_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.211    cpu_instance/alu_instance/output_reg[3]_i_2[3]
    SLICE_X60Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.338    13.549 r  cpu_instance/alu_instance/alu_result2_carry__0/CO[3]
                         net (fo=1, routed)           0.602    14.150    cpu_instance/contorl_unit_instance/CO[0]
    SLICE_X63Y35         LUT5 (Prop_lut5_I4_O)        0.124    14.274 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_2/O
                         net (fo=24, routed)          0.814    15.088    cpu_instance/contorl_unit_instance/alu_instance/alu_result12_out
    SLICE_X63Y32         LUT5 (Prop_lut5_I0_O)        0.124    15.212 f  cpu_instance/contorl_unit_instance/output_reg[1]_i_1/O
                         net (fo=3, routed)           0.821    16.034    cpu_instance/contorl_unit_instance/output_reg[3]_i_5_0[1]
    SLICE_X60Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.158 f  cpu_instance/contorl_unit_instance/memory_reg[3][1]_i_1/O
                         net (fo=9, routed)           0.957    17.115    cpu_instance/contorl_unit_instance/ID[1]
    SLICE_X58Y32         LUT3 (Prop_lut3_I1_O)        0.124    17.239 r  cpu_instance/contorl_unit_instance/output_reg[1]_i_2/O
                         net (fo=10, routed)          0.983    18.222    cpu_instance/contorl_unit_instance/S[1]
    SLICE_X59Y29         LUT2 (Prop_lut2_I0_O)        0.124    18.346 r  cpu_instance/contorl_unit_instance/i__carry_i_7/O
                         net (fo=1, routed)           0.000    18.346    cpu_instance/alu_instance/output_reg[0]_i_5[1]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.896 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.896    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.118 f  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.318    19.436    cpu_instance/contorl_unit_instance/data5[4]
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.299    19.735 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_23/O
                         net (fo=1, routed)           0.000    19.735    cpu_instance/contorl_unit_instance/Zstatus_reg_i_23_n_0
    SLICE_X60Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    19.949 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_9/O
                         net (fo=2, routed)           0.340    20.289    cpu_instance/contorl_unit_instance/p_0_out[4]
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.297    20.586 f  cpu_instance/contorl_unit_instance/memory_reg[3][4]_i_2/O
                         net (fo=6, routed)           0.982    21.568    cpu_instance/contorl_unit_instance/memory_reg[3][4]_i_2_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.124    21.692 r  cpu_instance/contorl_unit_instance/minusOp_carry__0_i_8/O
                         net (fo=11, routed)          0.750    22.442    cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5_1[0]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124    22.566 r  cpu_instance/contorl_unit_instance/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    22.566    cpu_instance/alu_instance/Zstatus_reg_i_23_0[0]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    22.990 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.573    23.562    cpu_instance/contorl_unit_instance/data5[5]
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.303    23.865 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_31/O
                         net (fo=1, routed)           0.000    23.865    cpu_instance/contorl_unit_instance/Zstatus_reg_i_31_n_0
    SLICE_X62Y32         MUXF7 (Prop_muxf7_I1_O)      0.217    24.082 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_18/O
                         net (fo=2, routed)           0.583    24.666    cpu_instance/contorl_unit_instance/p_0_out[5]
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.299    24.965 r  cpu_instance/contorl_unit_instance/memory_reg[3][5]_i_2/O
                         net (fo=6, routed)           1.129    26.093    cpu_instance/contorl_unit_instance/memory_reg[3][5]_i_2_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I3_O)        0.124    26.217 r  cpu_instance/contorl_unit_instance/i__carry__0_i_15/O
                         net (fo=7, routed)           0.899    27.116    cpu_instance/contorl_unit_instance/outB[5]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124    27.240 r  cpu_instance/contorl_unit_instance/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    27.240    cpu_instance/alu_instance/Zstatus_reg_i_23_0[1]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.820 f  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.818    28.638    cpu_instance/contorl_unit_instance/data5[6]
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.302    28.940 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_29/O
                         net (fo=1, routed)           0.000    28.940    cpu_instance/contorl_unit_instance/Zstatus_reg_i_29_n_0
    SLICE_X60Y31         MUXF7 (Prop_muxf7_I1_O)      0.247    29.187 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_16/O
                         net (fo=2, routed)           0.817    30.004    cpu_instance/contorl_unit_instance/p_0_out[6]
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.298    30.302 f  cpu_instance/contorl_unit_instance/memory_reg[3][6]_i_2/O
                         net (fo=6, routed)           1.463    31.765    cpu_instance/contorl_unit_instance/memory_reg[3][6]_i_2_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.124    31.889 r  cpu_instance/contorl_unit_instance/minusOp_carry__0_i_6/O
                         net (fo=11, routed)          0.894    32.783    cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5_1[2]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124    32.907 r  cpu_instance/contorl_unit_instance/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    32.907    cpu_instance/alu_instance/Zstatus_reg_i_23_0[2]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    33.259 f  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.413    33.672    cpu_instance/contorl_unit_instance/data5[7]
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.306    33.978 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_27/O
                         net (fo=1, routed)           0.000    33.978    cpu_instance/contorl_unit_instance/Zstatus_reg_i_27_n_0
    SLICE_X60Y30         MUXF7 (Prop_muxf7_I1_O)      0.214    34.192 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_14/O
                         net (fo=2, routed)           0.834    35.026    cpu_instance/contorl_unit_instance/p_0_out[7]
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.297    35.323 f  cpu_instance/contorl_unit_instance/memory_reg[3][7]_i_2/O
                         net (fo=6, routed)           1.103    36.426    cpu_instance/contorl_unit_instance/memory_reg[3][7]_i_2_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.124    36.550 r  cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5/O
                         net (fo=11, routed)          1.452    38.002    cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5_1[3]
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.124    38.126 r  cpu_instance/contorl_unit_instance/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    38.126    cpu_instance/alu_instance/Zstatus_reg_i_23_0[3]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.527 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.527    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.749 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.681    39.430    cpu_instance/contorl_unit_instance/data5[8]
    SLICE_X61Y34         LUT6 (Prop_lut6_I3_O)        0.299    39.729 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_25/O
                         net (fo=1, routed)           0.000    39.729    cpu_instance/contorl_unit_instance/Zstatus_reg_i_25_n_0
    SLICE_X61Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    39.946 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_12/O
                         net (fo=2, routed)           0.824    40.770    cpu_instance/contorl_unit_instance/p_0_out[8]
    SLICE_X63Y34         LUT6 (Prop_lut6_I4_O)        0.299    41.069 r  cpu_instance/contorl_unit_instance/memory_reg[3][8]_i_2/O
                         net (fo=6, routed)           1.137    42.206    cpu_instance/contorl_unit_instance/memory_reg[3][8]_i_2_n_0
    SLICE_X57Y35         LUT4 (Prop_lut4_I3_O)        0.124    42.330 r  cpu_instance/contorl_unit_instance/memory_reg[3][8]_i_1/O
                         net (fo=4, routed)           0.692    43.023    cpu_instance/register_file_instance/D[8]
    SLICE_X57Y34         LDCE                                         r  cpu_instance/register_file_instance/memory_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cpu_instance/register_file_instance/memory_reg[0][8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.911ns  (logic 12.149ns (28.312%)  route 30.762ns (71.689%))
  Logic Levels:           47  (CARRY4=10 IBUF=1 LUT2=5 LUT3=2 LUT4=3 LUT5=5 LUT6=16 MUXF7=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           3.766     5.219    cpu_instance/contorl_unit_instance/sw_IBUF[0]
    SLICE_X61Y29         LUT5 (Prop_lut5_I0_O)        0.124     5.343 r  cpu_instance/contorl_unit_instance/memory_reg[3][0]_i_1/O
                         net (fo=8, routed)           0.971     6.313    cpu_instance/contorl_unit_instance/ID[0]
    SLICE_X59Y28         LUT3 (Prop_lut3_I2_O)        0.154     6.467 r  cpu_instance/contorl_unit_instance/i__carry_i_16/O
                         net (fo=7, routed)           1.301     7.769    cpu_instance/contorl_unit_instance/outB[0]
    SLICE_X60Y32         LUT4 (Prop_lut4_I2_O)        0.327     8.096 r  cpu_instance/contorl_unit_instance/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     8.096    cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0_1[0]
    SLICE_X60Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.609 r  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.609    cpu_instance/alu_instance/alu_result2_inferred__1/i__carry_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.726 r  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           1.087     9.812    cpu_instance/contorl_unit_instance/Zstatus_reg_i_6_0[0]
    SLICE_X63Y33         LUT5 (Prop_lut5_I4_O)        0.124     9.936 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_4/O
                         net (fo=24, routed)          0.787    10.723    cpu_instance/contorl_unit_instance/alu_instance/alu_result1__0
    SLICE_X62Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.847 f  cpu_instance/contorl_unit_instance/memory_reg[3][15]_i_3/O
                         net (fo=4, routed)           0.821    11.668    cpu_instance/contorl_unit_instance/memory_reg[3][15]_i_3_n_0
    SLICE_X57Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.792 f  cpu_instance/contorl_unit_instance/i__carry__2_i_11/O
                         net (fo=7, routed)           1.263    13.055    cpu_instance/contorl_unit_instance/outB__0[15]
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.156    13.211 r  cpu_instance/contorl_unit_instance/alu_result2_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.211    cpu_instance/alu_instance/output_reg[3]_i_2[3]
    SLICE_X60Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.338    13.549 r  cpu_instance/alu_instance/alu_result2_carry__0/CO[3]
                         net (fo=1, routed)           0.602    14.150    cpu_instance/contorl_unit_instance/CO[0]
    SLICE_X63Y35         LUT5 (Prop_lut5_I4_O)        0.124    14.274 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_2/O
                         net (fo=24, routed)          0.814    15.088    cpu_instance/contorl_unit_instance/alu_instance/alu_result12_out
    SLICE_X63Y32         LUT5 (Prop_lut5_I0_O)        0.124    15.212 f  cpu_instance/contorl_unit_instance/output_reg[1]_i_1/O
                         net (fo=3, routed)           0.821    16.034    cpu_instance/contorl_unit_instance/output_reg[3]_i_5_0[1]
    SLICE_X60Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.158 f  cpu_instance/contorl_unit_instance/memory_reg[3][1]_i_1/O
                         net (fo=9, routed)           0.957    17.115    cpu_instance/contorl_unit_instance/ID[1]
    SLICE_X58Y32         LUT3 (Prop_lut3_I1_O)        0.124    17.239 r  cpu_instance/contorl_unit_instance/output_reg[1]_i_2/O
                         net (fo=10, routed)          0.983    18.222    cpu_instance/contorl_unit_instance/S[1]
    SLICE_X59Y29         LUT2 (Prop_lut2_I0_O)        0.124    18.346 r  cpu_instance/contorl_unit_instance/i__carry_i_7/O
                         net (fo=1, routed)           0.000    18.346    cpu_instance/alu_instance/output_reg[0]_i_5[1]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.896 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.896    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.118 f  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.318    19.436    cpu_instance/contorl_unit_instance/data5[4]
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.299    19.735 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_23/O
                         net (fo=1, routed)           0.000    19.735    cpu_instance/contorl_unit_instance/Zstatus_reg_i_23_n_0
    SLICE_X60Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    19.949 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_9/O
                         net (fo=2, routed)           0.340    20.289    cpu_instance/contorl_unit_instance/p_0_out[4]
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.297    20.586 f  cpu_instance/contorl_unit_instance/memory_reg[3][4]_i_2/O
                         net (fo=6, routed)           0.982    21.568    cpu_instance/contorl_unit_instance/memory_reg[3][4]_i_2_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.124    21.692 r  cpu_instance/contorl_unit_instance/minusOp_carry__0_i_8/O
                         net (fo=11, routed)          0.750    22.442    cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5_1[0]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124    22.566 r  cpu_instance/contorl_unit_instance/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    22.566    cpu_instance/alu_instance/Zstatus_reg_i_23_0[0]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    22.990 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.573    23.562    cpu_instance/contorl_unit_instance/data5[5]
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.303    23.865 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_31/O
                         net (fo=1, routed)           0.000    23.865    cpu_instance/contorl_unit_instance/Zstatus_reg_i_31_n_0
    SLICE_X62Y32         MUXF7 (Prop_muxf7_I1_O)      0.217    24.082 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_18/O
                         net (fo=2, routed)           0.583    24.666    cpu_instance/contorl_unit_instance/p_0_out[5]
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.299    24.965 r  cpu_instance/contorl_unit_instance/memory_reg[3][5]_i_2/O
                         net (fo=6, routed)           1.129    26.093    cpu_instance/contorl_unit_instance/memory_reg[3][5]_i_2_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I3_O)        0.124    26.217 r  cpu_instance/contorl_unit_instance/i__carry__0_i_15/O
                         net (fo=7, routed)           0.899    27.116    cpu_instance/contorl_unit_instance/outB[5]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124    27.240 r  cpu_instance/contorl_unit_instance/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    27.240    cpu_instance/alu_instance/Zstatus_reg_i_23_0[1]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.820 f  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.818    28.638    cpu_instance/contorl_unit_instance/data5[6]
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.302    28.940 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_29/O
                         net (fo=1, routed)           0.000    28.940    cpu_instance/contorl_unit_instance/Zstatus_reg_i_29_n_0
    SLICE_X60Y31         MUXF7 (Prop_muxf7_I1_O)      0.247    29.187 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_16/O
                         net (fo=2, routed)           0.817    30.004    cpu_instance/contorl_unit_instance/p_0_out[6]
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.298    30.302 f  cpu_instance/contorl_unit_instance/memory_reg[3][6]_i_2/O
                         net (fo=6, routed)           1.463    31.765    cpu_instance/contorl_unit_instance/memory_reg[3][6]_i_2_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.124    31.889 r  cpu_instance/contorl_unit_instance/minusOp_carry__0_i_6/O
                         net (fo=11, routed)          0.894    32.783    cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5_1[2]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124    32.907 r  cpu_instance/contorl_unit_instance/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    32.907    cpu_instance/alu_instance/Zstatus_reg_i_23_0[2]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    33.259 f  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.413    33.672    cpu_instance/contorl_unit_instance/data5[7]
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.306    33.978 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_27/O
                         net (fo=1, routed)           0.000    33.978    cpu_instance/contorl_unit_instance/Zstatus_reg_i_27_n_0
    SLICE_X60Y30         MUXF7 (Prop_muxf7_I1_O)      0.214    34.192 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_14/O
                         net (fo=2, routed)           0.834    35.026    cpu_instance/contorl_unit_instance/p_0_out[7]
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.297    35.323 f  cpu_instance/contorl_unit_instance/memory_reg[3][7]_i_2/O
                         net (fo=6, routed)           1.103    36.426    cpu_instance/contorl_unit_instance/memory_reg[3][7]_i_2_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.124    36.550 r  cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5/O
                         net (fo=11, routed)          1.452    38.002    cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5_1[3]
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.124    38.126 r  cpu_instance/contorl_unit_instance/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    38.126    cpu_instance/alu_instance/Zstatus_reg_i_23_0[3]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.527 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.527    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.749 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.681    39.430    cpu_instance/contorl_unit_instance/data5[8]
    SLICE_X61Y34         LUT6 (Prop_lut6_I3_O)        0.299    39.729 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_25/O
                         net (fo=1, routed)           0.000    39.729    cpu_instance/contorl_unit_instance/Zstatus_reg_i_25_n_0
    SLICE_X61Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    39.946 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_12/O
                         net (fo=2, routed)           0.824    40.770    cpu_instance/contorl_unit_instance/p_0_out[8]
    SLICE_X63Y34         LUT6 (Prop_lut6_I4_O)        0.299    41.069 r  cpu_instance/contorl_unit_instance/memory_reg[3][8]_i_2/O
                         net (fo=6, routed)           1.137    42.206    cpu_instance/contorl_unit_instance/memory_reg[3][8]_i_2_n_0
    SLICE_X57Y35         LUT4 (Prop_lut4_I3_O)        0.124    42.330 r  cpu_instance/contorl_unit_instance/memory_reg[3][8]_i_1/O
                         net (fo=4, routed)           0.581    42.911    cpu_instance/register_file_instance/D[8]
    SLICE_X56Y35         LDCE                                         r  cpu_instance/register_file_instance/memory_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cpu_instance/register_file_instance/memory_reg[1][8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.833ns  (logic 12.149ns (28.363%)  route 30.685ns (71.637%))
  Logic Levels:           47  (CARRY4=10 IBUF=1 LUT2=5 LUT3=2 LUT4=3 LUT5=5 LUT6=16 MUXF7=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           3.766     5.219    cpu_instance/contorl_unit_instance/sw_IBUF[0]
    SLICE_X61Y29         LUT5 (Prop_lut5_I0_O)        0.124     5.343 r  cpu_instance/contorl_unit_instance/memory_reg[3][0]_i_1/O
                         net (fo=8, routed)           0.971     6.313    cpu_instance/contorl_unit_instance/ID[0]
    SLICE_X59Y28         LUT3 (Prop_lut3_I2_O)        0.154     6.467 r  cpu_instance/contorl_unit_instance/i__carry_i_16/O
                         net (fo=7, routed)           1.301     7.769    cpu_instance/contorl_unit_instance/outB[0]
    SLICE_X60Y32         LUT4 (Prop_lut4_I2_O)        0.327     8.096 r  cpu_instance/contorl_unit_instance/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     8.096    cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0_1[0]
    SLICE_X60Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.609 r  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.609    cpu_instance/alu_instance/alu_result2_inferred__1/i__carry_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.726 r  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           1.087     9.812    cpu_instance/contorl_unit_instance/Zstatus_reg_i_6_0[0]
    SLICE_X63Y33         LUT5 (Prop_lut5_I4_O)        0.124     9.936 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_4/O
                         net (fo=24, routed)          0.787    10.723    cpu_instance/contorl_unit_instance/alu_instance/alu_result1__0
    SLICE_X62Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.847 f  cpu_instance/contorl_unit_instance/memory_reg[3][15]_i_3/O
                         net (fo=4, routed)           0.821    11.668    cpu_instance/contorl_unit_instance/memory_reg[3][15]_i_3_n_0
    SLICE_X57Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.792 f  cpu_instance/contorl_unit_instance/i__carry__2_i_11/O
                         net (fo=7, routed)           1.263    13.055    cpu_instance/contorl_unit_instance/outB__0[15]
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.156    13.211 r  cpu_instance/contorl_unit_instance/alu_result2_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.211    cpu_instance/alu_instance/output_reg[3]_i_2[3]
    SLICE_X60Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.338    13.549 r  cpu_instance/alu_instance/alu_result2_carry__0/CO[3]
                         net (fo=1, routed)           0.602    14.150    cpu_instance/contorl_unit_instance/CO[0]
    SLICE_X63Y35         LUT5 (Prop_lut5_I4_O)        0.124    14.274 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_2/O
                         net (fo=24, routed)          0.814    15.088    cpu_instance/contorl_unit_instance/alu_instance/alu_result12_out
    SLICE_X63Y32         LUT5 (Prop_lut5_I0_O)        0.124    15.212 f  cpu_instance/contorl_unit_instance/output_reg[1]_i_1/O
                         net (fo=3, routed)           0.821    16.034    cpu_instance/contorl_unit_instance/output_reg[3]_i_5_0[1]
    SLICE_X60Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.158 f  cpu_instance/contorl_unit_instance/memory_reg[3][1]_i_1/O
                         net (fo=9, routed)           0.957    17.115    cpu_instance/contorl_unit_instance/ID[1]
    SLICE_X58Y32         LUT3 (Prop_lut3_I1_O)        0.124    17.239 r  cpu_instance/contorl_unit_instance/output_reg[1]_i_2/O
                         net (fo=10, routed)          0.983    18.222    cpu_instance/contorl_unit_instance/S[1]
    SLICE_X59Y29         LUT2 (Prop_lut2_I0_O)        0.124    18.346 r  cpu_instance/contorl_unit_instance/i__carry_i_7/O
                         net (fo=1, routed)           0.000    18.346    cpu_instance/alu_instance/output_reg[0]_i_5[1]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.896 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.896    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.118 f  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.318    19.436    cpu_instance/contorl_unit_instance/data5[4]
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.299    19.735 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_23/O
                         net (fo=1, routed)           0.000    19.735    cpu_instance/contorl_unit_instance/Zstatus_reg_i_23_n_0
    SLICE_X60Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    19.949 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_9/O
                         net (fo=2, routed)           0.340    20.289    cpu_instance/contorl_unit_instance/p_0_out[4]
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.297    20.586 f  cpu_instance/contorl_unit_instance/memory_reg[3][4]_i_2/O
                         net (fo=6, routed)           0.982    21.568    cpu_instance/contorl_unit_instance/memory_reg[3][4]_i_2_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.124    21.692 r  cpu_instance/contorl_unit_instance/minusOp_carry__0_i_8/O
                         net (fo=11, routed)          0.750    22.442    cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5_1[0]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124    22.566 r  cpu_instance/contorl_unit_instance/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    22.566    cpu_instance/alu_instance/Zstatus_reg_i_23_0[0]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    22.990 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.573    23.562    cpu_instance/contorl_unit_instance/data5[5]
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.303    23.865 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_31/O
                         net (fo=1, routed)           0.000    23.865    cpu_instance/contorl_unit_instance/Zstatus_reg_i_31_n_0
    SLICE_X62Y32         MUXF7 (Prop_muxf7_I1_O)      0.217    24.082 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_18/O
                         net (fo=2, routed)           0.583    24.666    cpu_instance/contorl_unit_instance/p_0_out[5]
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.299    24.965 r  cpu_instance/contorl_unit_instance/memory_reg[3][5]_i_2/O
                         net (fo=6, routed)           1.129    26.093    cpu_instance/contorl_unit_instance/memory_reg[3][5]_i_2_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I3_O)        0.124    26.217 r  cpu_instance/contorl_unit_instance/i__carry__0_i_15/O
                         net (fo=7, routed)           0.899    27.116    cpu_instance/contorl_unit_instance/outB[5]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124    27.240 r  cpu_instance/contorl_unit_instance/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    27.240    cpu_instance/alu_instance/Zstatus_reg_i_23_0[1]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.820 f  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.818    28.638    cpu_instance/contorl_unit_instance/data5[6]
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.302    28.940 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_29/O
                         net (fo=1, routed)           0.000    28.940    cpu_instance/contorl_unit_instance/Zstatus_reg_i_29_n_0
    SLICE_X60Y31         MUXF7 (Prop_muxf7_I1_O)      0.247    29.187 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_16/O
                         net (fo=2, routed)           0.817    30.004    cpu_instance/contorl_unit_instance/p_0_out[6]
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.298    30.302 f  cpu_instance/contorl_unit_instance/memory_reg[3][6]_i_2/O
                         net (fo=6, routed)           1.463    31.765    cpu_instance/contorl_unit_instance/memory_reg[3][6]_i_2_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.124    31.889 r  cpu_instance/contorl_unit_instance/minusOp_carry__0_i_6/O
                         net (fo=11, routed)          0.894    32.783    cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5_1[2]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124    32.907 r  cpu_instance/contorl_unit_instance/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    32.907    cpu_instance/alu_instance/Zstatus_reg_i_23_0[2]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    33.259 f  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.413    33.672    cpu_instance/contorl_unit_instance/data5[7]
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.306    33.978 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_27/O
                         net (fo=1, routed)           0.000    33.978    cpu_instance/contorl_unit_instance/Zstatus_reg_i_27_n_0
    SLICE_X60Y30         MUXF7 (Prop_muxf7_I1_O)      0.214    34.192 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_14/O
                         net (fo=2, routed)           0.834    35.026    cpu_instance/contorl_unit_instance/p_0_out[7]
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.297    35.323 f  cpu_instance/contorl_unit_instance/memory_reg[3][7]_i_2/O
                         net (fo=6, routed)           1.103    36.426    cpu_instance/contorl_unit_instance/memory_reg[3][7]_i_2_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.124    36.550 r  cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5/O
                         net (fo=11, routed)          1.452    38.002    cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5_1[3]
    SLICE_X59Y30         LUT2 (Prop_lut2_I0_O)        0.124    38.126 r  cpu_instance/contorl_unit_instance/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    38.126    cpu_instance/alu_instance/Zstatus_reg_i_23_0[3]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.527 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.527    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.749 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.681    39.430    cpu_instance/contorl_unit_instance/data5[8]
    SLICE_X61Y34         LUT6 (Prop_lut6_I3_O)        0.299    39.729 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_25/O
                         net (fo=1, routed)           0.000    39.729    cpu_instance/contorl_unit_instance/Zstatus_reg_i_25_n_0
    SLICE_X61Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    39.946 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_12/O
                         net (fo=2, routed)           0.824    40.770    cpu_instance/contorl_unit_instance/p_0_out[8]
    SLICE_X63Y34         LUT6 (Prop_lut6_I4_O)        0.299    41.069 r  cpu_instance/contorl_unit_instance/memory_reg[3][8]_i_2/O
                         net (fo=6, routed)           1.137    42.206    cpu_instance/contorl_unit_instance/memory_reg[3][8]_i_2_n_0
    SLICE_X57Y35         LUT4 (Prop_lut4_I3_O)        0.124    42.330 r  cpu_instance/contorl_unit_instance/memory_reg[3][8]_i_1/O
                         net (fo=4, routed)           0.503    42.833    cpu_instance/register_file_instance/D[8]
    SLICE_X56Y34         LDCE                                         r  cpu_instance/register_file_instance/memory_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cpu_instance/register_file_instance/memory_reg[1][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.431ns  (logic 10.463ns (27.953%)  route 26.968ns (72.047%))
  Logic Levels:           40  (CARRY4=8 IBUF=1 LUT2=4 LUT3=2 LUT4=3 LUT5=5 LUT6=13 MUXF7=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           3.766     5.219    cpu_instance/contorl_unit_instance/sw_IBUF[0]
    SLICE_X61Y29         LUT5 (Prop_lut5_I0_O)        0.124     5.343 r  cpu_instance/contorl_unit_instance/memory_reg[3][0]_i_1/O
                         net (fo=8, routed)           0.971     6.313    cpu_instance/contorl_unit_instance/ID[0]
    SLICE_X59Y28         LUT3 (Prop_lut3_I2_O)        0.154     6.467 r  cpu_instance/contorl_unit_instance/i__carry_i_16/O
                         net (fo=7, routed)           1.301     7.769    cpu_instance/contorl_unit_instance/outB[0]
    SLICE_X60Y32         LUT4 (Prop_lut4_I2_O)        0.327     8.096 r  cpu_instance/contorl_unit_instance/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     8.096    cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0_1[0]
    SLICE_X60Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.609 r  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.609    cpu_instance/alu_instance/alu_result2_inferred__1/i__carry_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.726 r  cpu_instance/alu_instance/alu_result2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           1.087     9.812    cpu_instance/contorl_unit_instance/Zstatus_reg_i_6_0[0]
    SLICE_X63Y33         LUT5 (Prop_lut5_I4_O)        0.124     9.936 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_4/O
                         net (fo=24, routed)          0.787    10.723    cpu_instance/contorl_unit_instance/alu_instance/alu_result1__0
    SLICE_X62Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.847 f  cpu_instance/contorl_unit_instance/memory_reg[3][15]_i_3/O
                         net (fo=4, routed)           0.821    11.668    cpu_instance/contorl_unit_instance/memory_reg[3][15]_i_3_n_0
    SLICE_X57Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.792 f  cpu_instance/contorl_unit_instance/i__carry__2_i_11/O
                         net (fo=7, routed)           1.263    13.055    cpu_instance/contorl_unit_instance/outB__0[15]
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.156    13.211 r  cpu_instance/contorl_unit_instance/alu_result2_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.211    cpu_instance/alu_instance/output_reg[3]_i_2[3]
    SLICE_X60Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.338    13.549 r  cpu_instance/alu_instance/alu_result2_carry__0/CO[3]
                         net (fo=1, routed)           0.602    14.150    cpu_instance/contorl_unit_instance/CO[0]
    SLICE_X63Y35         LUT5 (Prop_lut5_I4_O)        0.124    14.274 r  cpu_instance/contorl_unit_instance/output_reg[3]_i_2/O
                         net (fo=24, routed)          0.814    15.088    cpu_instance/contorl_unit_instance/alu_instance/alu_result12_out
    SLICE_X63Y32         LUT5 (Prop_lut5_I0_O)        0.124    15.212 f  cpu_instance/contorl_unit_instance/output_reg[1]_i_1/O
                         net (fo=3, routed)           0.821    16.034    cpu_instance/contorl_unit_instance/output_reg[3]_i_5_0[1]
    SLICE_X60Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.158 f  cpu_instance/contorl_unit_instance/memory_reg[3][1]_i_1/O
                         net (fo=9, routed)           0.957    17.115    cpu_instance/contorl_unit_instance/ID[1]
    SLICE_X58Y32         LUT3 (Prop_lut3_I1_O)        0.124    17.239 r  cpu_instance/contorl_unit_instance/output_reg[1]_i_2/O
                         net (fo=10, routed)          0.983    18.222    cpu_instance/contorl_unit_instance/S[1]
    SLICE_X59Y29         LUT2 (Prop_lut2_I0_O)        0.124    18.346 r  cpu_instance/contorl_unit_instance/i__carry_i_7/O
                         net (fo=1, routed)           0.000    18.346    cpu_instance/alu_instance/output_reg[0]_i_5[1]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.896 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.896    cpu_instance/alu_instance/alu_result0_inferred__1/i__carry_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.118 f  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.318    19.436    cpu_instance/contorl_unit_instance/data5[4]
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.299    19.735 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_23/O
                         net (fo=1, routed)           0.000    19.735    cpu_instance/contorl_unit_instance/Zstatus_reg_i_23_n_0
    SLICE_X60Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    19.949 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_9/O
                         net (fo=2, routed)           0.340    20.289    cpu_instance/contorl_unit_instance/p_0_out[4]
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.297    20.586 f  cpu_instance/contorl_unit_instance/memory_reg[3][4]_i_2/O
                         net (fo=6, routed)           0.982    21.568    cpu_instance/contorl_unit_instance/memory_reg[3][4]_i_2_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.124    21.692 r  cpu_instance/contorl_unit_instance/minusOp_carry__0_i_8/O
                         net (fo=11, routed)          0.750    22.442    cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5_1[0]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124    22.566 r  cpu_instance/contorl_unit_instance/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    22.566    cpu_instance/alu_instance/Zstatus_reg_i_23_0[0]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    22.990 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.573    23.562    cpu_instance/contorl_unit_instance/data5[5]
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.303    23.865 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_31/O
                         net (fo=1, routed)           0.000    23.865    cpu_instance/contorl_unit_instance/Zstatus_reg_i_31_n_0
    SLICE_X62Y32         MUXF7 (Prop_muxf7_I1_O)      0.217    24.082 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_18/O
                         net (fo=2, routed)           0.583    24.666    cpu_instance/contorl_unit_instance/p_0_out[5]
    SLICE_X62Y30         LUT6 (Prop_lut6_I4_O)        0.299    24.965 r  cpu_instance/contorl_unit_instance/memory_reg[3][5]_i_2/O
                         net (fo=6, routed)           1.129    26.093    cpu_instance/contorl_unit_instance/memory_reg[3][5]_i_2_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I3_O)        0.124    26.217 r  cpu_instance/contorl_unit_instance/i__carry__0_i_15/O
                         net (fo=7, routed)           0.899    27.116    cpu_instance/contorl_unit_instance/outB[5]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124    27.240 r  cpu_instance/contorl_unit_instance/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    27.240    cpu_instance/alu_instance/Zstatus_reg_i_23_0[1]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.820 f  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.818    28.638    cpu_instance/contorl_unit_instance/data5[6]
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.302    28.940 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_29/O
                         net (fo=1, routed)           0.000    28.940    cpu_instance/contorl_unit_instance/Zstatus_reg_i_29_n_0
    SLICE_X60Y31         MUXF7 (Prop_muxf7_I1_O)      0.247    29.187 f  cpu_instance/contorl_unit_instance/Zstatus_reg_i_16/O
                         net (fo=2, routed)           0.817    30.004    cpu_instance/contorl_unit_instance/p_0_out[6]
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.298    30.302 f  cpu_instance/contorl_unit_instance/memory_reg[3][6]_i_2/O
                         net (fo=6, routed)           1.463    31.765    cpu_instance/contorl_unit_instance/memory_reg[3][6]_i_2_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I3_O)        0.124    31.889 r  cpu_instance/contorl_unit_instance/minusOp_carry__0_i_6/O
                         net (fo=11, routed)          0.894    32.783    cpu_instance/contorl_unit_instance/minusOp_carry__0_i_5_1[2]
    SLICE_X59Y30         LUT2 (Prop_lut2_I1_O)        0.124    32.907 r  cpu_instance/contorl_unit_instance/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    32.907    cpu_instance/alu_instance/Zstatus_reg_i_23_0[2]
    SLICE_X59Y30         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    33.259 r  cpu_instance/alu_instance/alu_result0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.413    33.672    cpu_instance/contorl_unit_instance/data5[7]
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.306    33.978 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_27/O
                         net (fo=1, routed)           0.000    33.978    cpu_instance/contorl_unit_instance/Zstatus_reg_i_27_n_0
    SLICE_X60Y30         MUXF7 (Prop_muxf7_I1_O)      0.214    34.192 r  cpu_instance/contorl_unit_instance/Zstatus_reg_i_14/O
                         net (fo=2, routed)           0.834    35.026    cpu_instance/contorl_unit_instance/p_0_out[7]
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.297    35.323 r  cpu_instance/contorl_unit_instance/memory_reg[3][7]_i_2/O
                         net (fo=6, routed)           1.225    36.548    cpu_instance/contorl_unit_instance/memory_reg[3][7]_i_2_n_0
    SLICE_X57Y30         LUT4 (Prop_lut4_I3_O)        0.124    36.672 r  cpu_instance/contorl_unit_instance/memory_reg[3][7]_i_1/O
                         net (fo=4, routed)           0.759    37.431    cpu_instance/register_file_instance/D[7]
    SLICE_X57Y29         LDCE                                         r  cpu_instance/register_file_instance/memory_reg[1][7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/digit_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.148ns (42.385%)  route 0.201ns (57.615%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[1]/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  svn_sgmnt_drv_instance/state_reg[1]/Q
                         net (fo=9, routed)           0.201     0.349    svn_sgmnt_drv_instance/state[1]
    SLICE_X64Y27         FDRE                                         r  svn_sgmnt_drv_instance/digit_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/digit_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.148ns (42.385%)  route 0.201ns (57.615%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[1]/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  svn_sgmnt_drv_instance/state_reg[1]/Q
                         net (fo=9, routed)           0.201     0.349    svn_sgmnt_drv_instance/state[1]
    SLICE_X64Y27         FDRE                                         r  svn_sgmnt_drv_instance/digit_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/digit_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.148ns (42.385%)  route 0.201ns (57.615%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[1]/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  svn_sgmnt_drv_instance/state_reg[1]/Q
                         net (fo=9, routed)           0.201     0.349    svn_sgmnt_drv_instance/state[1]
    SLICE_X64Y27         FDRE                                         r  svn_sgmnt_drv_instance/digit_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/digit_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.148ns (42.385%)  route 0.201ns (57.615%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[1]/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  svn_sgmnt_drv_instance/state_reg[1]/Q
                         net (fo=9, routed)           0.201     0.349    svn_sgmnt_drv_instance/state[1]
    SLICE_X64Y27         FDRE                                         r  svn_sgmnt_drv_instance/digit_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.246ns (56.567%)  route 0.189ns (43.433%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[0]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  svn_sgmnt_drv_instance/state_reg[0]/Q
                         net (fo=10, routed)          0.189     0.337    svn_sgmnt_drv_instance/state[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.098     0.435 r  svn_sgmnt_drv_instance/digit[0]_i_1/O
                         net (fo=1, routed)           0.000     0.435    svn_sgmnt_drv_instance/digit[0]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  svn_sgmnt_drv_instance/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.249ns (56.864%)  route 0.189ns (43.136%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[0]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  svn_sgmnt_drv_instance/state_reg[0]/Q
                         net (fo=10, routed)          0.189     0.337    svn_sgmnt_drv_instance/state[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.101     0.438 r  svn_sgmnt_drv_instance/digit[1]_i_1/O
                         net (fo=1, routed)           0.000     0.438    svn_sgmnt_drv_instance/digit[1]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  svn_sgmnt_drv_instance/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/digit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.246ns (56.051%)  route 0.193ns (43.949%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[0]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  svn_sgmnt_drv_instance/state_reg[0]/Q
                         net (fo=10, routed)          0.193     0.341    svn_sgmnt_drv_instance/state[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.098     0.439 r  svn_sgmnt_drv_instance/digit[2]_i_1/O
                         net (fo=1, routed)           0.000     0.439    svn_sgmnt_drv_instance/digit[2]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  svn_sgmnt_drv_instance/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.249ns (56.350%)  route 0.193ns (43.650%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[0]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  svn_sgmnt_drv_instance/state_reg[0]/Q
                         net (fo=10, routed)          0.193     0.341    svn_sgmnt_drv_instance/state[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.101     0.442 r  svn_sgmnt_drv_instance/digit[3]_i_1/O
                         net (fo=1, routed)           0.000     0.442    svn_sgmnt_drv_instance/digit[3]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  svn_sgmnt_drv_instance/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/an_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.246ns (52.128%)  route 0.226ns (47.872%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[0]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  svn_sgmnt_drv_instance/state_reg[0]/Q
                         net (fo=10, routed)          0.226     0.374    svn_sgmnt_drv_instance/state[0]
    SLICE_X64Y28         LUT2 (Prop_lut2_I1_O)        0.098     0.472 r  svn_sgmnt_drv_instance/an[1]_i_1/O
                         net (fo=1, routed)           0.000     0.472    svn_sgmnt_drv_instance/an[1]_i_1_n_0
    SLICE_X64Y28         FDRE                                         r  svn_sgmnt_drv_instance/an_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/an_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.248ns (52.330%)  route 0.226ns (47.670%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[0]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  svn_sgmnt_drv_instance/state_reg[0]/Q
                         net (fo=10, routed)          0.226     0.374    svn_sgmnt_drv_instance/state[0]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.100     0.474 r  svn_sgmnt_drv_instance/an[2]_i_1/O
                         net (fo=1, routed)           0.000     0.474    svn_sgmnt_drv_instance/an[2]_i_1_n_0
    SLICE_X64Y28         FDRE                                         r  svn_sgmnt_drv_instance/an_reg[2]/D
  -------------------------------------------------------------------    -------------------





