# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Assignment3.srcs/sources_1/new/sin_ROM_clk.vhd" \
"../../../../Assignment3.srcs/sim_1/new/sin_ROM_clk_tb.vhd" \

# Do not sort compile order
nosort
