// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject_myproject,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu50-fsvh2104-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.633750,HLS_SYN_LAT=8,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1630,HLS_SYN_LUT=14507,HLS_VERSION=2024_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_11_ap_vld,
        input_11,
        layer20_out_0,
        layer20_out_0_ap_vld,
        layer20_out_1,
        layer20_out_1_ap_vld,
        layer20_out_2,
        layer20_out_2_ap_vld,
        layer20_out_3,
        layer20_out_3_ap_vld,
        layer20_out_4,
        layer20_out_4_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   input_11_ap_vld;
input  [207:0] input_11;
output  [13:0] layer20_out_0;
output   layer20_out_0_ap_vld;
output  [13:0] layer20_out_1;
output   layer20_out_1_ap_vld;
output  [13:0] layer20_out_2;
output   layer20_out_2_ap_vld;
output  [13:0] layer20_out_3;
output   layer20_out_3_ap_vld;
output  [13:0] layer20_out_4;
output   layer20_out_4_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg layer20_out_0_ap_vld;
reg layer20_out_1_ap_vld;
reg layer20_out_2_ap_vld;
reg layer20_out_3_ap_vld;
reg layer20_out_4_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
reg    input_11_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_pp0_stage0_subdone;
reg   [207:0] input_11_preg;
reg   [207:0] input_11_in_sig;
reg    input_11_ap_vld_preg;
reg    input_11_blk_n;
wire    ap_block_pp0_stage0;
reg   [12:0] layer3_out_reg_1955;
reg    ap_block_pp0_stage0_11001;
reg   [12:0] layer3_out_1_reg_1960;
reg   [12:0] layer3_out_2_reg_1965;
reg   [12:0] layer3_out_3_reg_1970;
reg   [12:0] layer3_out_4_reg_1975;
reg   [12:0] layer3_out_5_reg_1980;
reg   [12:0] layer3_out_6_reg_1985;
reg   [12:0] layer3_out_7_reg_1990;
reg   [12:0] layer3_out_8_reg_1995;
reg   [12:0] layer3_out_9_reg_2000;
reg   [12:0] layer3_out_18_reg_2005;
reg   [12:0] layer3_out_10_reg_2010;
reg   [12:0] layer3_out_11_reg_2015;
reg   [12:0] layer3_out_12_reg_2020;
reg   [12:0] layer3_out_13_reg_2025;
reg   [12:0] layer3_out_14_reg_2030;
reg   [12:0] layer3_out_15_reg_2035;
reg   [12:0] layer3_out_16_reg_2040;
reg   [12:0] layer3_out_17_reg_2045;
reg   [4:0] tmp_s_reg_2050;
reg   [8:0] tmp_15_reg_2055;
reg   [4:0] tmp_16_reg_2060;
reg   [4:0] tmp_17_reg_2065;
reg   [7:0] tmp_18_reg_2070;
reg   [3:0] tmp_19_reg_2075;
reg   [8:0] tmp_20_reg_2080;
reg   [6:0] tmp_21_reg_2085;
reg   [7:0] tmp_22_reg_2090;
wire   [8:0] layer7_out_17_fu_1251_p1;
reg   [8:0] layer7_out_17_reg_2095;
reg   [5:0] tmp_23_reg_2100;
reg   [5:0] tmp_24_reg_2105;
reg   [7:0] tmp_25_reg_2110;
reg   [3:0] tmp_26_reg_2115;
reg   [10:0] tmp_27_reg_2120;
reg   [5:0] tmp_28_reg_2125;
reg   [4:0] tmp_29_reg_2130;
reg   [5:0] tmp_30_reg_2135;
reg   [5:0] tmp_31_reg_2140;
reg   [7:0] tmp_32_reg_2145;
reg   [6:0] tmp_33_reg_2150;
reg   [6:0] tmp_34_reg_2155;
reg   [4:0] tmp_35_reg_2160;
reg   [5:0] tmp_36_reg_2165;
wire   [6:0] layer12_out_5_fu_1620_p1;
reg   [6:0] layer12_out_5_reg_2170;
reg   [7:0] tmp_37_reg_2175;
reg   [5:0] tmp_38_reg_2180;
reg   [4:0] tmp_39_reg_2185;
reg   [12:0] layer13_out_reg_2190;
reg   [12:0] layer13_out_1_reg_2195;
reg   [12:0] layer13_out_2_reg_2200;
reg   [12:0] layer13_out_3_reg_2205;
reg   [12:0] layer13_out_4_reg_2210;
reg   [12:0] layer13_out_5_reg_2215;
reg   [12:0] layer13_out_6_reg_2220;
reg   [12:0] layer13_out_7_reg_2225;
reg   [7:0] layer16_out_8_reg_2230;
reg   [6:0] tmp_40_reg_2235;
wire   [6:0] layer17_out_1_fu_1792_p1;
reg   [6:0] layer17_out_1_reg_2240;
wire   [5:0] layer17_out_2_fu_1796_p1;
reg   [5:0] layer17_out_2_reg_2245;
wire   [6:0] layer17_out_3_fu_1800_p1;
reg   [6:0] layer17_out_3_reg_2250;
wire   [5:0] layer17_out_4_fu_1804_p1;
reg   [5:0] layer17_out_4_reg_2255;
wire   [5:0] layer17_out_5_fu_1808_p1;
reg   [5:0] layer17_out_5_reg_2260;
reg   [6:0] tmp_41_reg_2265;
reg    grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_start;
wire    grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_done;
wire    grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_idle;
wire    grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_ready;
reg    grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_ce;
wire   [10:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_0_val;
wire   [10:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_1_val;
wire   [10:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_2_val;
wire   [10:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_3_val;
wire   [10:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_4_val;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_5_val;
wire   [10:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_6_val;
wire   [10:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_7_val;
wire   [10:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_8_val;
wire   [9:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_9_val;
wire   [9:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_10_val;
wire   [9:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_11_val;
wire   [9:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_12_val;
wire   [9:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_13_val;
wire   [11:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_14_val;
wire   [10:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_15_val;
wire   [12:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_0;
wire   [12:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_1;
wire   [12:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_2;
wire   [12:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_3;
wire   [12:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_4;
wire   [12:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_5;
wire   [12:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_6;
wire   [12:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_7;
wire   [12:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_8;
wire   [12:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_9;
wire   [12:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_10;
wire   [12:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_11;
wire   [12:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_12;
wire   [12:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_13;
wire   [12:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_14;
wire   [12:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_15;
wire   [12:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_16;
wire   [12:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_17;
wire   [12:0] grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_18;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call94;
reg    ap_block_pp0_stage0_11001_ignoreCallOp90;
wire    call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_ready;
wire   [11:0] call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_0;
wire   [11:0] call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_1;
wire   [11:0] call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_2;
wire   [11:0] call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_3;
wire   [11:0] call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_4;
wire   [11:0] call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_5;
wire   [11:0] call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_6;
wire   [11:0] call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_7;
wire   [11:0] call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_8;
wire   [11:0] call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_9;
wire   [11:0] call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_10;
wire   [11:0] call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_11;
wire   [11:0] call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_12;
wire   [11:0] call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_13;
wire   [11:0] call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_14;
wire   [11:0] call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_15;
wire   [11:0] call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_16;
wire   [11:0] call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_17;
wire   [11:0] call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_18;
wire    grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_start;
wire    grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_done;
wire    grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_idle;
wire    grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_ready;
reg    grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_ce;
wire   [8:0] grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_2_val;
wire   [9:0] grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_3_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_5_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_6_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_7_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_10_val;
wire   [10:0] grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_14_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_17_val;
wire   [10:0] grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_19_val;
wire   [9:0] grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_25_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_33_val;
wire   [10:0] grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_36_val;
wire   [6:0] grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_37_val;
wire   [11:0] grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_38_val;
wire   [9:0] grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_46_val;
wire   [9:0] grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_50_val;
wire   [9:0] grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_57_val;
wire   [8:0] grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_61_val;
wire   [12:0] grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_0;
wire   [12:0] grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_1;
wire   [12:0] grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_2;
wire   [12:0] grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_3;
wire   [12:0] grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_4;
wire   [12:0] grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_5;
wire   [12:0] grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_6;
wire   [12:0] grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_7;
wire   [12:0] grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_8;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call171;
reg    ap_block_pp0_stage0_11001_ignoreCallOp168;
wire    call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_ready;
wire   [8:0] call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_0;
wire   [8:0] call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_1;
wire   [8:0] call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_2;
wire   [8:0] call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_3;
wire   [8:0] call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_4;
wire   [8:0] call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_5;
wire   [8:0] call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_6;
wire   [8:0] call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_7;
wire   [8:0] call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_8;
wire    grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_start;
wire    grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_done;
wire    grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_idle;
wire    grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_ready;
reg    grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_ce;
wire   [8:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_3_val;
wire   [7:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_6_val;
wire   [8:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_10_val;
wire   [6:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_12_val;
wire   [7:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_21_val;
wire   [8:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_24_val;
wire   [6:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_27_val;
wire   [6:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_29_val;
wire   [12:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_0;
wire   [12:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_1;
wire   [12:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_2;
wire   [12:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_3;
wire   [12:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_4;
wire   [12:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_5;
wire   [12:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_6;
wire   [12:0] grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_7;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call208;
reg    ap_block_pp0_stage0_11001_ignoreCallOp206;
wire    call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_ready;
wire   [7:0] call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_0;
wire   [7:0] call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_1;
wire   [7:0] call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_2;
wire   [7:0] call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_3;
wire   [7:0] call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_4;
wire   [7:0] call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_5;
wire   [7:0] call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_6;
wire   [7:0] call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_7;
wire    call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_ready;
wire   [7:0] call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_data_0_val;
wire   [7:0] call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_data_24_val;
wire   [13:0] call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_return_0;
wire   [13:0] call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_return_1;
wire   [13:0] call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_return_2;
wire   [13:0] call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_return_3;
wire   [13:0] call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_return_4;
wire    ap_block_pp0_stage0_ignoreCallOp90;
wire    ap_block_pp0_stage0_ignoreCallOp111;
reg    grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp168;
wire    ap_block_pp0_stage0_ignoreCallOp179;
reg    grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_start_reg;
wire    ap_block_pp0_stage0_ignoreCallOp206;
wire    ap_block_pp0_stage0_ignoreCallOp216;
wire    ap_block_pp0_stage0_ignoreCallOp248;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] tmp_fu_435_p3;
wire   [8:0] trunc_ln30_1_fu_425_p4;
wire   [8:0] zext_ln30_fu_443_p1;
wire   [8:0] add_ln30_fu_447_p2;
wire   [0:0] tmp_1_fu_472_p3;
wire   [8:0] trunc_ln_fu_462_p4;
wire   [8:0] zext_ln31_fu_480_p1;
wire   [8:0] add_ln31_fu_484_p2;
wire   [0:0] tmp_2_fu_509_p3;
wire   [9:0] trunc_ln1_fu_499_p4;
wire   [9:0] zext_ln32_fu_517_p1;
wire   [9:0] add_ln32_fu_521_p2;
wire   [0:0] tmp_3_fu_546_p3;
wire   [9:0] trunc_ln2_fu_536_p4;
wire   [9:0] zext_ln33_fu_554_p1;
wire   [9:0] add_ln33_fu_558_p2;
wire   [0:0] tmp_4_fu_583_p3;
wire   [9:0] trunc_ln3_fu_573_p4;
wire   [9:0] zext_ln34_fu_591_p1;
wire   [9:0] add_ln34_fu_595_p2;
wire   [0:0] tmp_5_fu_620_p3;
wire   [9:0] trunc_ln4_fu_610_p4;
wire   [9:0] zext_ln35_fu_628_p1;
wire   [9:0] add_ln35_fu_632_p2;
wire   [0:0] tmp_6_fu_657_p3;
wire   [6:0] trunc_ln5_fu_647_p4;
wire   [6:0] zext_ln36_fu_665_p1;
wire   [6:0] add_ln36_fu_669_p2;
wire   [0:0] tmp_7_fu_694_p3;
wire   [5:0] trunc_ln6_fu_684_p4;
wire   [5:0] zext_ln37_fu_702_p1;
wire   [5:0] add_ln37_fu_706_p2;
wire   [0:0] tmp_8_fu_731_p3;
wire   [5:0] trunc_ln7_fu_721_p4;
wire   [5:0] zext_ln38_fu_739_p1;
wire   [5:0] add_ln38_fu_743_p2;
wire   [0:0] tmp_9_fu_768_p3;
wire   [6:0] trunc_ln8_fu_758_p4;
wire   [6:0] zext_ln39_fu_776_p1;
wire   [6:0] add_ln39_fu_780_p2;
wire   [0:0] tmp_10_fu_805_p3;
wire   [5:0] trunc_ln9_fu_795_p4;
wire   [5:0] zext_ln40_fu_813_p1;
wire   [5:0] add_ln40_fu_817_p2;
wire   [0:0] tmp_11_fu_842_p3;
wire   [5:0] trunc_ln10_fu_832_p4;
wire   [5:0] zext_ln41_fu_850_p1;
wire   [5:0] add_ln41_fu_854_p2;
wire   [0:0] tmp_12_fu_879_p3;
wire   [6:0] trunc_ln11_fu_869_p4;
wire   [6:0] zext_ln42_fu_887_p1;
wire   [6:0] add_ln42_fu_891_p2;
wire   [0:0] tmp_13_fu_916_p3;
wire   [4:0] trunc_ln12_fu_906_p4;
wire   [4:0] zext_ln43_fu_924_p1;
wire   [4:0] add_ln43_fu_928_p2;
wire   [0:0] tmp_14_fu_953_p3;
wire   [11:0] trunc_ln13_fu_943_p4;
wire   [11:0] zext_ln44_fu_961_p1;
wire   [0:0] tmp_47_fu_982_p3;
wire   [7:0] trunc_ln14_fu_972_p4;
wire   [7:0] zext_ln45_fu_990_p1;
wire   [7:0] add_ln45_fu_994_p2;
wire   [10:0] tmp_42_fu_1858_p4;
wire   [11:0] shl_ln_fu_1868_p3;
wire   [11:0] trunc_ln199_fu_1881_p1;
wire   [10:0] tmp_43_fu_1890_p4;
wire   [11:0] shl_ln1_fu_1900_p3;
wire   [11:0] tmp_44_fu_1913_p4;
wire   [12:0] shl_ln2_fu_1923_p3;
wire   [12:0] tmp_45_fu_1936_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to7;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 input_11_preg = 208'd0;
#0 input_11_ap_vld_preg = 1'b0;
#0 grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_start_reg = 1'b0;
#0 grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_start_reg = 1'b0;
end

myproject_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_start),
    .ap_done(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_done),
    .ap_idle(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_idle),
    .ap_ready(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_ready),
    .ap_ce(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_ce),
    .data_0_val(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_0_val),
    .data_1_val(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_1_val),
    .data_2_val(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_2_val),
    .data_3_val(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_3_val),
    .data_4_val(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_4_val),
    .data_5_val(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_5_val),
    .data_6_val(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_6_val),
    .data_7_val(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_7_val),
    .data_8_val(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_8_val),
    .data_9_val(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_9_val),
    .data_10_val(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_10_val),
    .data_11_val(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_11_val),
    .data_12_val(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_12_val),
    .data_13_val(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_13_val),
    .data_14_val(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_14_val),
    .data_15_val(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_15_val),
    .ap_return_0(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_0),
    .ap_return_1(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_1),
    .ap_return_2(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_2),
    .ap_return_3(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_3),
    .ap_return_4(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_4),
    .ap_return_5(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_5),
    .ap_return_6(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_6),
    .ap_return_7(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_7),
    .ap_return_8(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_8),
    .ap_return_9(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_9),
    .ap_return_10(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_10),
    .ap_return_11(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_11),
    .ap_return_12(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_12),
    .ap_return_13(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_13),
    .ap_return_14(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_14),
    .ap_return_15(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_15),
    .ap_return_16(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_16),
    .ap_return_17(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_17),
    .ap_return_18(grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_18)
);

myproject_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329(
    .ap_ready(call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_ready),
    .data_2_val(layer3_out_reg_1955),
    .data_3_val(layer3_out_1_reg_1960),
    .data_5_val(layer3_out_2_reg_1965),
    .data_6_val(layer3_out_3_reg_1970),
    .data_7_val(layer3_out_4_reg_1975),
    .data_10_val(layer3_out_5_reg_1980),
    .data_14_val(layer3_out_6_reg_1985),
    .data_17_val(layer3_out_7_reg_1990),
    .data_19_val(layer3_out_8_reg_1995),
    .data_20_val(layer3_out_9_reg_2000),
    .data_25_val(layer3_out_18_reg_2005),
    .data_33_val(layer3_out_10_reg_2010),
    .data_36_val(layer3_out_11_reg_2015),
    .data_37_val(layer3_out_12_reg_2020),
    .data_38_val(layer3_out_13_reg_2025),
    .data_46_val(layer3_out_14_reg_2030),
    .data_50_val(layer3_out_15_reg_2035),
    .data_57_val(layer3_out_16_reg_2040),
    .data_61_val(layer3_out_17_reg_2045),
    .ap_return_0(call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_0),
    .ap_return_1(call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_1),
    .ap_return_2(call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_2),
    .ap_return_3(call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_3),
    .ap_return_4(call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_4),
    .ap_return_5(call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_5),
    .ap_return_6(call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_6),
    .ap_return_7(call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_7),
    .ap_return_8(call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_8),
    .ap_return_9(call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_9),
    .ap_return_10(call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_10),
    .ap_return_11(call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_11),
    .ap_return_12(call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_12),
    .ap_return_13(call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_13),
    .ap_return_14(call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_14),
    .ap_return_15(call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_15),
    .ap_return_16(call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_16),
    .ap_return_17(call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_17),
    .ap_return_18(call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_18),
    .ap_rst(ap_rst)
);

myproject_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_start),
    .ap_done(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_done),
    .ap_idle(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_idle),
    .ap_ready(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_ready),
    .ap_ce(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_ce),
    .data_2_val(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_2_val),
    .data_3_val(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_3_val),
    .data_5_val(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_5_val),
    .data_6_val(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_6_val),
    .data_7_val(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_7_val),
    .data_10_val(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_10_val),
    .data_14_val(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_14_val),
    .data_17_val(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_17_val),
    .data_19_val(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_19_val),
    .data_20_val(layer7_out_17_reg_2095),
    .data_25_val(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_25_val),
    .data_33_val(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_33_val),
    .data_36_val(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_36_val),
    .data_37_val(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_37_val),
    .data_38_val(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_38_val),
    .data_46_val(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_46_val),
    .data_50_val(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_50_val),
    .data_57_val(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_57_val),
    .data_61_val(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_61_val),
    .ap_return_0(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_0),
    .ap_return_1(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_1),
    .ap_return_2(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_2),
    .ap_return_3(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_3),
    .ap_return_4(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_4),
    .ap_return_5(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_5),
    .ap_return_6(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_6),
    .ap_return_7(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_7),
    .ap_return_8(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_8)
);

myproject_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375(
    .ap_ready(call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_ready),
    .data_3_val(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_0),
    .data_6_val(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_1),
    .data_10_val(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_2),
    .data_12_val(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_3),
    .data_21_val(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_4),
    .data_22_val(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_5),
    .data_24_val(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_6),
    .data_27_val(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_7),
    .data_29_val(grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_return_8),
    .ap_return_0(call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_0),
    .ap_return_1(call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_1),
    .ap_return_2(call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_2),
    .ap_return_3(call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_3),
    .ap_return_4(call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_4),
    .ap_return_5(call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_5),
    .ap_return_6(call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_6),
    .ap_return_7(call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_7),
    .ap_return_8(call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_8),
    .ap_rst(ap_rst)
);

myproject_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_start),
    .ap_done(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_done),
    .ap_idle(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_idle),
    .ap_ready(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_ready),
    .ap_ce(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_ce),
    .data_3_val(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_3_val),
    .data_6_val(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_6_val),
    .data_10_val(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_10_val),
    .data_12_val(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_12_val),
    .data_21_val(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_21_val),
    .data_22_val(layer12_out_5_reg_2170),
    .data_24_val(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_24_val),
    .data_27_val(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_27_val),
    .data_29_val(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_29_val),
    .ap_return_0(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_0),
    .ap_return_1(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_1),
    .ap_return_2(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_2),
    .ap_return_3(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_3),
    .ap_return_4(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_4),
    .ap_return_5(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_5),
    .ap_return_6(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_6),
    .ap_return_7(grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_7)
);

myproject_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401(
    .ap_ready(call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_ready),
    .data_0_val(layer13_out_reg_2190),
    .data_2_val(layer13_out_1_reg_2195),
    .data_4_val(layer13_out_2_reg_2200),
    .data_8_val(layer13_out_3_reg_2205),
    .data_12_val(layer13_out_4_reg_2210),
    .data_21_val(layer13_out_5_reg_2215),
    .data_24_val(layer13_out_6_reg_2220),
    .data_30_val(layer13_out_7_reg_2225),
    .ap_return_0(call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_0),
    .ap_return_1(call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_1),
    .ap_return_2(call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_2),
    .ap_return_3(call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_3),
    .ap_return_4(call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_4),
    .ap_return_5(call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_5),
    .ap_return_6(call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_6),
    .ap_return_7(call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_7),
    .ap_rst(ap_rst)
);

myproject_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413(
    .ap_ready(call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_ready),
    .data_0_val(call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_data_0_val),
    .data_2_val(layer17_out_1_reg_2240),
    .data_4_val(layer17_out_2_reg_2245),
    .data_8_val(layer17_out_3_reg_2250),
    .data_12_val(layer17_out_4_reg_2255),
    .data_21_val(layer17_out_5_reg_2260),
    .data_24_val(call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_data_24_val),
    .data_30_val(layer16_out_8_reg_2230),
    .ap_return_0(call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_return_0),
    .ap_return_1(call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_return_1),
    .ap_return_2(call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_return_2),
    .ap_return_3(call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_return_3),
    .ap_return_4(call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_return_4),
    .ap_rst(ap_rst)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_start_reg <= 1'b1;
        end else if ((grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_ready == 1'b1)) begin
            grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_start_reg <= 1'b1;
        end else if ((grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_ready == 1'b1)) begin
            grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        input_11_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            input_11_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (input_11_ap_vld == 1'b1))) begin
            input_11_ap_vld_preg <= input_11_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        input_11_preg <= 208'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (input_11_ap_vld == 1'b1))) begin
            input_11_preg <= input_11;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        layer12_out_5_reg_2170 <= layer12_out_5_fu_1620_p1;
        layer13_out_1_reg_2195 <= grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_1;
        layer13_out_2_reg_2200 <= grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_2;
        layer13_out_3_reg_2205 <= grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_3;
        layer13_out_4_reg_2210 <= grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_4;
        layer13_out_5_reg_2215 <= grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_5;
        layer13_out_6_reg_2220 <= grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_6;
        layer13_out_7_reg_2225 <= grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_7;
        layer13_out_reg_2190 <= grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_return_0;
        layer16_out_8_reg_2230 <= call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_7;
        layer17_out_1_reg_2240 <= layer17_out_1_fu_1792_p1;
        layer17_out_2_reg_2245 <= layer17_out_2_fu_1796_p1;
        layer17_out_3_reg_2250 <= layer17_out_3_fu_1800_p1;
        layer17_out_4_reg_2255 <= layer17_out_4_fu_1804_p1;
        layer17_out_5_reg_2260 <= layer17_out_5_fu_1808_p1;
        layer7_out_17_reg_2095 <= layer7_out_17_fu_1251_p1;
        tmp_15_reg_2055 <= {{call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_1[9:1]}};
        tmp_16_reg_2060 <= {{call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_2[8:4]}};
        tmp_17_reg_2065 <= {{call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_3[8:4]}};
        tmp_18_reg_2070 <= {{call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_4[8:1]}};
        tmp_19_reg_2075 <= {{call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_5[8:5]}};
        tmp_20_reg_2080 <= {{call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_6[10:2]}};
        tmp_21_reg_2085 <= {{call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_7[8:2]}};
        tmp_22_reg_2090 <= {{call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_8[10:3]}};
        tmp_23_reg_2100 <= {{call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_10[9:4]}};
        tmp_24_reg_2105 <= {{call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_11[8:3]}};
        tmp_25_reg_2110 <= {{call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_12[10:3]}};
        tmp_26_reg_2115 <= {{call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_13[6:3]}};
        tmp_27_reg_2120 <= {{call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_14[11:1]}};
        tmp_28_reg_2125 <= {{call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_15[9:4]}};
        tmp_29_reg_2130 <= {{call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_16[9:5]}};
        tmp_30_reg_2135 <= {{call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_17[9:4]}};
        tmp_31_reg_2140 <= {{call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_18[8:3]}};
        tmp_32_reg_2145 <= {{call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_0[8:1]}};
        tmp_33_reg_2150 <= {{call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_1[7:1]}};
        tmp_34_reg_2155 <= {{call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_2[8:2]}};
        tmp_35_reg_2160 <= {{call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_3[6:2]}};
        tmp_36_reg_2165 <= {{call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_4[7:2]}};
        tmp_37_reg_2175 <= {{call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_6[8:1]}};
        tmp_38_reg_2180 <= {{call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_7[6:1]}};
        tmp_39_reg_2185 <= {{call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_8[6:2]}};
        tmp_40_reg_2235 <= {{call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_0[7:1]}};
        tmp_41_reg_2265 <= {{call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_6[7:1]}};
        tmp_s_reg_2050 <= {{call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_0[8:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer3_out_10_reg_2010 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_11;
        layer3_out_11_reg_2015 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_12;
        layer3_out_12_reg_2020 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_13;
        layer3_out_13_reg_2025 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_14;
        layer3_out_14_reg_2030 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_15;
        layer3_out_15_reg_2035 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_16;
        layer3_out_16_reg_2040 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_17;
        layer3_out_17_reg_2045 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_18;
        layer3_out_18_reg_2005 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_10;
        layer3_out_1_reg_1960 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_1;
        layer3_out_2_reg_1965 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_2;
        layer3_out_3_reg_1970 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_3;
        layer3_out_4_reg_1975 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_4;
        layer3_out_5_reg_1980 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_5;
        layer3_out_6_reg_1985 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_6;
        layer3_out_7_reg_1990 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_7;
        layer3_out_8_reg_1995 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_8;
        layer3_out_9_reg_2000 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_9;
        layer3_out_reg_1955 <= grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_return_0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to7 = 1'b1;
    end else begin
        ap_idle_pp0_0to7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp90) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_start = 1'b1;
    end else begin
        grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp168) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp206) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((input_11_ap_vld == 1'b1)) begin
        input_11_ap_vld_in_sig = input_11_ap_vld;
    end else begin
        input_11_ap_vld_in_sig = input_11_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_11_blk_n = input_11_ap_vld;
    end else begin
        input_11_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((input_11_ap_vld == 1'b1)) begin
        input_11_in_sig = input_11;
    end else begin
        input_11_in_sig = input_11_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        layer20_out_0_ap_vld = 1'b1;
    end else begin
        layer20_out_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        layer20_out_1_ap_vld = 1'b1;
    end else begin
        layer20_out_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        layer20_out_2_ap_vld = 1'b1;
    end else begin
        layer20_out_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        layer20_out_3_ap_vld = 1'b1;
    end else begin
        layer20_out_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        layer20_out_4_ap_vld = 1'b1;
    end else begin
        layer20_out_4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln30_fu_447_p2 = (trunc_ln30_1_fu_425_p4 + zext_ln30_fu_443_p1);

assign add_ln31_fu_484_p2 = (trunc_ln_fu_462_p4 + zext_ln31_fu_480_p1);

assign add_ln32_fu_521_p2 = (trunc_ln1_fu_499_p4 + zext_ln32_fu_517_p1);

assign add_ln33_fu_558_p2 = (trunc_ln2_fu_536_p4 + zext_ln33_fu_554_p1);

assign add_ln34_fu_595_p2 = (trunc_ln3_fu_573_p4 + zext_ln34_fu_591_p1);

assign add_ln35_fu_632_p2 = (trunc_ln4_fu_610_p4 + zext_ln35_fu_628_p1);

assign add_ln36_fu_669_p2 = (trunc_ln5_fu_647_p4 + zext_ln36_fu_665_p1);

assign add_ln37_fu_706_p2 = (trunc_ln6_fu_684_p4 + zext_ln37_fu_702_p1);

assign add_ln38_fu_743_p2 = (trunc_ln7_fu_721_p4 + zext_ln38_fu_739_p1);

assign add_ln39_fu_780_p2 = (trunc_ln8_fu_758_p4 + zext_ln39_fu_776_p1);

assign add_ln40_fu_817_p2 = (trunc_ln9_fu_795_p4 + zext_ln40_fu_813_p1);

assign add_ln41_fu_854_p2 = (trunc_ln10_fu_832_p4 + zext_ln41_fu_850_p1);

assign add_ln42_fu_891_p2 = (trunc_ln11_fu_869_p4 + zext_ln42_fu_887_p1);

assign add_ln43_fu_928_p2 = (trunc_ln12_fu_906_p4 + zext_ln43_fu_924_p1);

assign add_ln45_fu_994_p2 = (trunc_ln14_fu_972_p4 + zext_ln45_fu_990_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp168 = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_ignore_call171));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp206 = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_ignore_call208));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp90 = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_ignore_call94));
end

assign ap_block_pp0_stage0_ignoreCallOp111 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp168 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp179 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp206 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp216 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp248 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp90 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (input_11_ap_vld_in_sig == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call171 = (input_11_ap_vld_in_sig == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call208 = (input_11_ap_vld_in_sig == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call94 = (input_11_ap_vld_in_sig == 1'b0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_data_0_val = {{tmp_40_reg_2235}, {1'd0}};

assign call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_data_24_val = {{tmp_41_reg_2265}, {1'd0}};

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_0_val = {{add_ln30_fu_447_p2}, {2'd0}};

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_10_val = {{add_ln40_fu_817_p2}, {4'd0}};

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_11_val = {{add_ln41_fu_854_p2}, {4'd0}};

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_12_val = {{add_ln42_fu_891_p2}, {3'd0}};

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_13_val = {{add_ln43_fu_928_p2}, {5'd0}};

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_14_val = (trunc_ln13_fu_943_p4 + zext_ln44_fu_961_p1);

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_15_val = {{add_ln45_fu_994_p2}, {3'd0}};

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_1_val = {{add_ln31_fu_484_p2}, {2'd0}};

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_2_val = {{add_ln32_fu_521_p2}, {1'd0}};

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_3_val = {{add_ln33_fu_558_p2}, {1'd0}};

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_4_val = {{add_ln34_fu_595_p2}, {1'd0}};

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_5_val = {{add_ln35_fu_632_p2}, {2'd0}};

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_6_val = {{add_ln36_fu_669_p2}, {4'd0}};

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_7_val = {{add_ln37_fu_706_p2}, {5'd0}};

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_8_val = {{add_ln38_fu_743_p2}, {5'd0}};

assign grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_9_val = {{add_ln39_fu_780_p2}, {3'd0}};

assign grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_start = grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_start_reg;

assign grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_10_val = {{tmp_19_reg_2075}, {5'd0}};

assign grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_14_val = {{tmp_20_reg_2080}, {2'd0}};

assign grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_17_val = {{tmp_21_reg_2085}, {2'd0}};

assign grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_19_val = {{tmp_22_reg_2090}, {3'd0}};

assign grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_25_val = {{tmp_23_reg_2100}, {4'd0}};

assign grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_2_val = {{tmp_s_reg_2050}, {4'd0}};

assign grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_33_val = {{tmp_24_reg_2105}, {3'd0}};

assign grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_36_val = {{tmp_25_reg_2110}, {3'd0}};

assign grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_37_val = {{tmp_26_reg_2115}, {3'd0}};

assign grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_38_val = {{tmp_27_reg_2120}, {1'd0}};

assign grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_3_val = {{tmp_15_reg_2055}, {1'd0}};

assign grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_46_val = {{tmp_28_reg_2125}, {4'd0}};

assign grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_50_val = {{tmp_29_reg_2130}, {5'd0}};

assign grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_57_val = {{tmp_30_reg_2135}, {4'd0}};

assign grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_5_val = {{tmp_16_reg_2060}, {4'd0}};

assign grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_61_val = {{tmp_31_reg_2140}, {3'd0}};

assign grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_6_val = {{tmp_17_reg_2065}, {4'd0}};

assign grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_data_7_val = {{tmp_18_reg_2070}, {1'd0}};

assign grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_start = grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_start_reg;

assign grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_10_val = {{tmp_34_reg_2155}, {2'd0}};

assign grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_12_val = {{tmp_35_reg_2160}, {2'd0}};

assign grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_21_val = {{tmp_36_reg_2165}, {2'd0}};

assign grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_24_val = {{tmp_37_reg_2175}, {1'd0}};

assign grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_27_val = {{tmp_38_reg_2180}, {1'd0}};

assign grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_29_val = {{tmp_39_reg_2185}, {2'd0}};

assign grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_3_val = {{tmp_32_reg_2145}, {1'd0}};

assign grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_data_6_val = {{tmp_33_reg_2150}, {1'd0}};

assign layer12_out_5_fu_1620_p1 = call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375_ap_return_5[6:0];

assign layer17_out_1_fu_1792_p1 = call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_1[6:0];

assign layer17_out_2_fu_1796_p1 = call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_2[5:0];

assign layer17_out_3_fu_1800_p1 = call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_3[6:0];

assign layer17_out_4_fu_1804_p1 = call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_4[5:0];

assign layer17_out_5_fu_1808_p1 = call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401_ap_return_5[5:0];

assign layer20_out_0 = $signed(shl_ln_fu_1868_p3);

assign layer20_out_1 = $signed(trunc_ln199_fu_1881_p1);

assign layer20_out_2 = $signed(shl_ln1_fu_1900_p3);

assign layer20_out_3 = $signed(shl_ln2_fu_1923_p3);

assign layer20_out_4 = {{tmp_45_fu_1936_p4}, {1'd0}};

assign layer7_out_17_fu_1251_p1 = call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329_ap_return_9[8:0];

assign shl_ln1_fu_1900_p3 = {{tmp_43_fu_1890_p4}, {1'd0}};

assign shl_ln2_fu_1923_p3 = {{tmp_44_fu_1913_p4}, {1'd0}};

assign shl_ln_fu_1868_p3 = {{tmp_42_fu_1858_p4}, {1'd0}};

assign tmp_10_fu_805_p3 = input_11_in_sig[208'd134];

assign tmp_11_fu_842_p3 = input_11_in_sig[208'd147];

assign tmp_12_fu_879_p3 = input_11_in_sig[208'd159];

assign tmp_13_fu_916_p3 = input_11_in_sig[208'd174];

assign tmp_14_fu_953_p3 = input_11_in_sig[208'd182];

assign tmp_1_fu_472_p3 = input_11_in_sig[208'd15];

assign tmp_2_fu_509_p3 = input_11_in_sig[208'd27];

assign tmp_3_fu_546_p3 = input_11_in_sig[208'd40];

assign tmp_42_fu_1858_p4 = {{call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_return_0[11:1]}};

assign tmp_43_fu_1890_p4 = {{call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_return_2[11:1]}};

assign tmp_44_fu_1913_p4 = {{call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_return_3[12:1]}};

assign tmp_45_fu_1936_p4 = {{call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_return_4[13:1]}};

assign tmp_47_fu_982_p3 = input_11_in_sig[208'd198];

assign tmp_4_fu_583_p3 = input_11_in_sig[208'd53];

assign tmp_5_fu_620_p3 = input_11_in_sig[208'd67];

assign tmp_6_fu_657_p3 = input_11_in_sig[208'd82];

assign tmp_7_fu_694_p3 = input_11_in_sig[208'd96];

assign tmp_8_fu_731_p3 = input_11_in_sig[208'd109];

assign tmp_9_fu_768_p3 = input_11_in_sig[208'd120];

assign tmp_fu_435_p3 = input_11_in_sig[32'd2];

assign trunc_ln10_fu_832_p4 = {{input_11_in_sig[153:148]}};

assign trunc_ln11_fu_869_p4 = {{input_11_in_sig[166:160]}};

assign trunc_ln12_fu_906_p4 = {{input_11_in_sig[179:175]}};

assign trunc_ln13_fu_943_p4 = {{input_11_in_sig[194:183]}};

assign trunc_ln14_fu_972_p4 = {{input_11_in_sig[206:199]}};

assign trunc_ln199_fu_1881_p1 = call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413_ap_return_1[11:0];

assign trunc_ln1_fu_499_p4 = {{input_11_in_sig[37:28]}};

assign trunc_ln2_fu_536_p4 = {{input_11_in_sig[50:41]}};

assign trunc_ln30_1_fu_425_p4 = {{input_11_in_sig[11:3]}};

assign trunc_ln3_fu_573_p4 = {{input_11_in_sig[63:54]}};

assign trunc_ln4_fu_610_p4 = {{input_11_in_sig[77:68]}};

assign trunc_ln5_fu_647_p4 = {{input_11_in_sig[89:83]}};

assign trunc_ln6_fu_684_p4 = {{input_11_in_sig[102:97]}};

assign trunc_ln7_fu_721_p4 = {{input_11_in_sig[115:110]}};

assign trunc_ln8_fu_758_p4 = {{input_11_in_sig[127:121]}};

assign trunc_ln9_fu_795_p4 = {{input_11_in_sig[140:135]}};

assign trunc_ln_fu_462_p4 = {{input_11_in_sig[24:16]}};

assign zext_ln30_fu_443_p1 = tmp_fu_435_p3;

assign zext_ln31_fu_480_p1 = tmp_1_fu_472_p3;

assign zext_ln32_fu_517_p1 = tmp_2_fu_509_p3;

assign zext_ln33_fu_554_p1 = tmp_3_fu_546_p3;

assign zext_ln34_fu_591_p1 = tmp_4_fu_583_p3;

assign zext_ln35_fu_628_p1 = tmp_5_fu_620_p3;

assign zext_ln36_fu_665_p1 = tmp_6_fu_657_p3;

assign zext_ln37_fu_702_p1 = tmp_7_fu_694_p3;

assign zext_ln38_fu_739_p1 = tmp_8_fu_731_p3;

assign zext_ln39_fu_776_p1 = tmp_9_fu_768_p3;

assign zext_ln40_fu_813_p1 = tmp_10_fu_805_p3;

assign zext_ln41_fu_850_p1 = tmp_11_fu_842_p3;

assign zext_ln42_fu_887_p1 = tmp_12_fu_879_p3;

assign zext_ln43_fu_924_p1 = tmp_13_fu_916_p3;

assign zext_ln44_fu_961_p1 = tmp_14_fu_953_p3;

assign zext_ln45_fu_990_p1 = tmp_47_fu_982_p3;

endmodule //myproject
