module tb_top();

    reg clk;
    reg rst;
    reg [3:0] switches;
    wire uart_tx;

    top uut (
        .clk(clk),
        .rst(rst),
        .switches(switches),
        .uart_tx(uart_tx)
    );

    // Clock generation
    initial begin
        clk = 0;
        forever #10 clk = ~clk; // 50 MHz clock
    end

    // Test sequence
    initial begin
        // Initialize
        rst = 1;
        switches = 4'b0000;
        #100;

        // Release reset
        rst = 0;
        #100;

        // Test different switch values
        switches = 4'b0001; #100000;
        switches = 4'b0010; #100000;
        switches = 4'b0011; #100000;
        switches = 4'b0100; #100000;
        switches = 4'b0101; #100000;
        switches = 4'b0110; #100000;
        switches = 4'b0111; #100000;
        switches = 4'b1000; #100000;
        switches = 4'b1001; #100000;

        // Finish simulation
        $stop;
    end

endmodule
