Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Jun 13 00:57:52 2023
| Host         : davide-N552VW running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   427 |
|    Minimum number of control sets                        |   427 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1256 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   427 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |    81 |
| >= 6 to < 8        |    15 |
| >= 8 to < 10       |    46 |
| >= 10 to < 12      |    33 |
| >= 12 to < 14      |    23 |
| >= 14 to < 16      |    12 |
| >= 16              |   203 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1010 |          319 |
| No           | No                    | Yes                    |             196 |           55 |
| No           | Yes                   | No                     |             889 |          316 |
| Yes          | No                    | No                     |            8692 |         3108 |
| Yes          | No                    | Yes                    |             280 |           66 |
| Yes          | Yes                   | No                     |            9077 |         2669 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                                                           Enable Signal                                                                                                                                                          |                                                                                                                                                                  Set/Reset Signal                                                                                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                                                                                | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                                                                               | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                                                                                | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                                                                               | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/rs_rdata/pop                                                                                                                                                                                                                                                             | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_read/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                                                                                | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                    |                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/ap_CS_fsm[27]_i_1_n_928                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__12_n_928                                                                                                                                                                                                                                        | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                                                                                                                                                                                    | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/ap_CS_fsm_state8                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                           |                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/ap_CS_fsm_state10                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                                                                                                                                                                             | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__2_n_928                                                                                                                                                                                                                                      | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[1][0]                                                                                                                                                                                                                                   | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                         |                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1_n_928                                                                                                                                                                                                                                         | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/ap_CS_fsm_state6                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/ap_CS_fsm_state2                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_182_3_fu_1095/full_n_reg_0[0]                                                                                                                                                                                                                            | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/ap_CS_fsm_state4                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/B_U/B_ce0                                                                                                                                                                                                                                                                                       | design_1_i/runge_kutta_45_0/inst/B_U/q0[60]_i_1__0_n_928                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/B_U/B_ce0                                                                                                                                                                                                                                                                                       | design_1_i/runge_kutta_45_0/inst/B_U/q0[58]_i_1__0_n_928                                                                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__22_n_928                                                                                                                                                                                                                                      | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/full_n_reg[0]                                                                                                                                                                                                                                   | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__1_n_928                                                                                                                                                                                                                                         | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__5_n_928                                                                                                                                                                                                                                         | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                                                                                                                                                                                    | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                                                                                                                                                                             | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_928                                                                                                                                                                                                                            | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/E1_U/E1_ce0                                                                                                                                                                                                                                                                                     | design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg_n_928_[34]                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/E1_U/E1_ce0                                                                                                                                                                                                                                                                                     | design_1_i/runge_kutta_45_0/inst/E1_U/q0[56]_i_1__0_n_928                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/E1_U/E1_ce0                                                                                                                                                                                                                                                                                     | design_1_i/runge_kutta_45_0/inst/E1_U/q0[55]_i_1__0_n_928                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[1][0]                                                                                                                                                                                                                                   | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__8_n_928                                                                                                                                                                                                                                         | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                         |                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__10_n_928                                                                                                                                                                                                                                     | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__14_n_928                                                                                                                                                                                                                                      | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                             |                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__10_n_928                                                                                                                                                                                                                           | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__13_n_928                                                                                                                                                                                                                                     | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                        |                                                                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/A_U/A_ce0                                                                                                                                                                                                                                                                                       | design_1_i/runge_kutta_45_0/inst/A_U/q0[64]_i_1_n_928                                                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                                                                                            | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__2_n_928                                                                                                                                                                                                                                       | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__13_n_928                                                                                                                                                                                                                         | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                              |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                                                                                                                                              | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                              |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__6_n_928                                                                                                                                                                                                                                        | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                                                                              | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                       |                                                                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WLAST_Dummy_reg[0]                                                                                                                                                                                                                   | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                                                                                                                                                         | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__14_n_928                                                                                                                                                                                                                        | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/m_axi_bready                                                                                                                                                               | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                           |                                                                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                             |                                                                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                    |                                                                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/ap_NS_fsm112_out                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__15_n_928                                                                                                                                                                                                                                       | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                         |                                                                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/m_axi_bready                                                                                                                                                                 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__16_n_928                                                                                                                                                                                                                                      | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WLAST_Dummy_reg[0]                                                                                                                                                                                                                   | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                                                                              | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__4_n_928                                                                                                                                                                                                                          | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                                                                                                                                              | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__5_n_928                                                                                                                                                                                                                         | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                                                                                                                                                         | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__11_n_928                                                                                                                                                                                                                                      | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/full_n_reg_1                                                                                                                                                                                                                                                | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_write/fifo_burst/p_14_in                                                                                                                                                                                                                                                      | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_write/fifo_burst/SR[0]                                                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/shl_ln289_1_reg_7820                                                                                                                                                                                                                            | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/shl_ln289_1_reg_782[446]_i_1_n_928                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                                                                                        | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/fifo_burst/p_14_in                                                                                                                                                                                                                                                      | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/fifo_burst/ap_rst_n_2[0]                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__11_n_928                                                                                                                                                                                                                          | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                                                                                        | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/shl_ln289_1_reg_7820                                                                                                                                                                                                                            | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/shl_ln289_reg_777[38]_i_1_n_928                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/shl_ln289_1_reg_7820                                                                                                                                                                                                                            | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/shl_ln289_1_reg_782[190]_i_1_n_928                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg_n_928_[23]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_928                                                                                                                                                                                                                           | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                      | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg_n_928_[34]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/full_n_reg_1                                                                                                                                                                                                                                                | design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/trunc_ln291_reg_3289_reg[2]_46                                                                                                                                                                                                                                                                        |                5 |              7 |         1.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001                                                                                                                                                                              | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/full_n_reg_1                                                                                                                                                                                                                                                | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_t_fu_1144/shl_ln292_1_reg_690[351]_i_1_n_928                                                                                                                                                                                                                               |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/full_n_reg_1                                                                                                                                                                                                                                                | design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/trunc_ln291_reg_3289_reg[2]                                                                                                                                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/full_n_reg_1                                                                                                                                                                                                                                                | design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/trunc_ln291_reg_3289_reg[2]_0                                                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/full_n_reg_1                                                                                                                                                                                                                                                | design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/trunc_ln291_reg_3289_reg[2]_1                                                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/full_n_reg_1                                                                                                                                                                                                                                                | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_t_fu_1144/shl_ln292_1_reg_690[479]_i_1_n_928                                                                                                                                                                                                                               |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_write/fifo_burst/dout_vld_reg_0[0]                                                                                                                                                                                                                                            | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/full_n_reg_1                                                                                                                                                                                                                                                | design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/trunc_ln291_reg_3289_reg[2]_2                                                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/full_n_reg_1                                                                                                                                                                                                                                                | design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/trunc_ln291_reg_3289_reg[2]_3                                                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/full_n_reg_1                                                                                                                                                                                                                                                | design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/trunc_ln291_reg_3289_reg[2]_4                                                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/full_n_reg_1                                                                                                                                                                                                                                                | design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/trunc_ln291_reg_3289_reg[2]_5                                                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            |                                                                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/shl_ln289_1_reg_7820                                                                                                                                                                                                                            | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/shl_ln289_1_reg_782[255]_i_1_n_928                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/shl_ln289_1_reg_7820                                                                                                                                                                                                                            | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/shl_ln289_1_reg_782[383]_i_1_n_928                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/shl_ln289_1_reg_7820                                                                                                                                                                                                                            | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/shl_ln289_1_reg_782[7]_i_1_n_928                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/shl_ln289_1_reg_7820                                                                                                                                                                                                                            | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/shl_ln289_1_reg_782[511]_i_1_n_928                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/empty_66_reg_310_pp0_iter7_reg_reg[0]__0_0[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/fifo_burst/dout_vld_reg_0[0]                                                                                                                                                                                                                                            | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/load_unit/buff_rdata/push                                                                                                                                                                                                                                                         | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/pop                                                                                                                                                                                                                                               | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/full_n_reg_1                                                                                                                                                                                                                                                | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_t_fu_1144/shl_ln292_1_reg_690[7]_i_1_n_928                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                  | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                   |                                                                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 |                                                                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                    | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                                                                   | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                       |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/full_n_reg_1                                                                                                                                                                                                                                                | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_t_fu_1144/shl_ln292_1_reg_690[95]_i_1_n_928                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001__0                                                                                                                                                                      | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/pop                                                                                                                                                                                                                                               | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                                                                                                                                                                                          | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_6[0]                                                                                                                                                   | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/full_n_reg_1                                                                                                                                                                                                                                                | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_t_fu_1144/shl_ln292_1_reg_690[223]_i_1_n_928                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_928                                                                                                                                                                                                                                         | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                     | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1__0_n_928                                                                                                                                                                                                                                      | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                      | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                          | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                        | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]   | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                          | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                        | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]            | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0   |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                    | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0   |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                        | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]        | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                        | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                      | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg_n_928_[22]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                   |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_state11                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                   |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/ap_NS_fsm138_out                                                                                                                                                                                                                                                                                | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/user_resp/SR[0]                                                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_update_1_fu_1115/flow_control_loop_pipe_sequential_init_U/icmp_ln1698_reg_3228_reg[0]_0[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                   |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/shl_ln289_1_reg_7820                                                                                                                                                                                                                            | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/shl_ln289_1_reg_782[31]_i_1_n_928                                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_182_3_fu_1095/flow_control_loop_pipe_sequential_init_U/i_fu_132                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0   |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/E[0]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/tt_loc_V_address01                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                   |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_state46                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/ap_CS_fsm_state1                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                      |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                            |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                   |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                   |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                7 |             14 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                            |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                   | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_179_2_fu_1087/flow_control_loop_pipe_sequential_init_U/i_6_fu_132                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                   |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/B_U/B_ce0                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                   |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_update_1_fu_1115/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_3[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                   |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_update_2_fu_1124/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                   |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                                       | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                            |               10 |             15 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                 |                                                                                                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               |                                                                                                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                   |                8 |             17 |         2.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                   |               10 |             20 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/full_n_reg_1                                                                                                                                                                                                                                                | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_t_fu_1144/shl_ln292_1_reg_690[63]_i_1_n_928                                                                                                                                                                                                                                |               15 |             20 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |               10 |             21 |         2.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_state20                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                   |                7 |             21 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                            |                8 |             21 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                                                     | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |               10 |             23 |         2.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                            |                9 |             23 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/user_resp/E[0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                   |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/full_n_reg_1                                                                                                                                                                                                                                                | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_t_fu_1144/shl_ln292_1_reg_690[31]_i_1_n_928                                                                                                                                                                                                                                |               14 |             25 |         1.79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/fifo_burst/p_14_in                                                                                                                                                                                                                                                      | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                   |               12 |             28 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                   |                9 |             28 |         3.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                                                                                        | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                7 |             28 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                                                                                        | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_write/fifo_burst/p_14_in                                                                                                                                                                                                                                                      | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                8 |             28 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                   |               12 |             28 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                   |                7 |             28 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                   |                8 |             30 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                   |                5 |             30 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                   |                8 |             30 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                9 |             30 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                   |                8 |             30 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                            |                8 |             30 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                                                                                   | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                5 |             30 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                                                                                   | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                5 |             30 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                            |                8 |             30 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                8 |             30 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                   |                5 |             30 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                   |                7 |             30 |         4.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/E1_U/E1_ce0                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                   |               12 |             31 |         2.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                   |               10 |             31 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                   |               12 |             31 |         2.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                                                                                 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                                                                                 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |               10 |             31 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                   |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                                                                                        | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                   |               10 |             31 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                                                                                        | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/cycles39_reg_917024_out                                                                                                                                                                                                                                                                         | design_1_i/runge_kutta_45_0/inst/tk_next41_reg_905[10]_i_1_n_928                                                                                                                                                                                                                                                                                  |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                                   | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/control_s_axi_U/int_atol[31]_i_1_n_928                                                                                                                                                                                                                                                          | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_t_fu_1144/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                                   | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_t_fu_1144/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/control_s_axi_U/int_atol[63]_i_1_n_928                                                                                                                                                                                                                                                          | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/control_s_axi_U/int_h0[31]_i_1_n_928                                                                                                                                                                                                                                                            | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/control_s_axi_U/int_h0[63]_i_1_n_928                                                                                                                                                                                                                                                            | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/control_s_axi_U/int_h_max[31]_i_1_n_928                                                                                                                                                                                                                                                         | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/control_s_axi_U/int_yy[31]_i_1_n_928                                                                                                                                                                                                                                                            | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/control_s_axi_U/int_tt[63]_i_1_n_928                                                                                                                                                                                                                                                            | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/control_s_axi_U/int_yy[63]_i_1_n_928                                                                                                                                                                                                                                                            | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/control_s_axi_U/int_h_min[31]_i_1_n_928                                                                                                                                                                                                                                                         | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/control_s_axi_U/int_h_min[63]_i_1_n_928                                                                                                                                                                                                                                                         | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/control_s_axi_U/int_h_max[63]_i_1_n_928                                                                                                                                                                                                                                                         | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/control_s_axi_U/int_mu[31]_i_1_n_928                                                                                                                                                                                                                                                            | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/control_s_axi_U/int_tt[31]_i_1_n_928                                                                                                                                                                                                                                                            | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/control_s_axi_U/int_mu[63]_i_1_n_928                                                                                                                                                                                                                                                            | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/control_s_axi_U/int_tf[31]_i_1_n_928                                                                                                                                                                                                                                                            | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/control_s_axi_U/int_tf[63]_i_1_n_928                                                                                                                                                                                                                                                            | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_state48                                                                                                                                                                                                                                                                               | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/shl_ln289_1_reg_7820                                                                                                                                                                                                                            | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/shl_ln289_1_reg_782[63]_i_1_n_928                                                                                                                                                                                                                                |               15 |             33 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                                                                                                   |                6 |             34 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001__0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                   |                7 |             34 |         4.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                                   |               10 |             34 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                                                                                   |                8 |             34 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         |                                                                                                                                                                                                                                                                                                                                                   |                6 |             34 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                           |                                                                                                                                                                                                                                                                                                                                                   |                6 |             35 |         5.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         |                                                                                                                                                                                                                                                                                                                                                   |                6 |             35 |         5.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                                                                                   |                8 |             35 |         4.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                               |                                                                                                                                                                                                                                                                                                                                                   |                6 |             35 |         5.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                      |               11 |             38 |         3.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                              | design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                7 |             38 |         5.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                   |               13 |             45 |         3.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                   |               16 |             45 |         2.81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                                                                                                   |                6 |             48 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                                                                                   |                6 |             48 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                                                                                                   |                6 |             48 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                   |                                                                                                                                                                                                                                                                                                                                                   |                6 |             48 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |               15 |             52 |         3.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/fifo_burst/wreq_handling_reg[0]                                                                                                                                                                                                                                         | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                8 |             52 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_write/fifo_burst/wreq_handling_reg[0]                                                                                                                                                                                                                                         | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |               10 |             52 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                            |               15 |             52 |         3.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                                                                           | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                9 |             52 |         5.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                            |               16 |             52 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                                                                           | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                8 |             52 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |               13 |             52 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/A_U/A_ce0                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                   |               25 |             58 |         2.32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                                                                | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                9 |             59 |         6.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                   |                9 |             59 |         6.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                   |                9 |             59 |         6.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                                                                | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                9 |             59 |         6.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/cycles40_reg_6820                                                                                                                                                                                                                                                                               | design_1_i/runge_kutta_45_0/inst/ap_NS_fsm139_out                                                                                                                                                                                                                                                                                                 |               20 |             60 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/E[0]                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                   |               23 |             60 |         2.61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                                                          | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |               22 |             60 |         2.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                                                          | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |               14 |             60 |         4.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/load_unit/E[0]                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                   |               16 |             60 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/tmp_5_reg_7670                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                   |               16 |             60 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                                                                               | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                9 |             60 |         6.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                   |               23 |             60 |         2.61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                   |               20 |             60 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/push                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                   |                9 |             60 |         6.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/push                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                   |                9 |             61 |         6.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/E[0]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                   |               19 |             61 |         3.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                                                                               | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |                9 |             61 |         6.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_179_2_fu_1087/select_ln1086_reg_6390                                                                                                                                                                                                                     | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_179_2_fu_1087/select_ln1086_reg_639                                                                                                                                                                                                                                       |               21 |             63 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_182_3_fu_1095/select_ln1086_reg_6390                                                                                                                                                                                                                     | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_182_3_fu_1095/select_ln1086_reg_639                                                                                                                                                                                                                                       |               18 |             63 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/phi_ln289_fu_140                                                                                                                                                                                                                                | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg[0]                                                                                                                                                                                          |               26 |             63 |         2.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_5[0]                                                                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                         |               38 |             64 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_3[0]                                                                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                         |               32 |             64 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_4[0]                                                                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                         |               38 |             64 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                                                     | design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                       |               25 |             64 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                   |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_1[0]                                                                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                         |               25 |             64 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                         |               28 |             64 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_2[0]                                                                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                         |               24 |             64 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_6[0]                                                                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                         |               25 |             64 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                         |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/ap_enable_reg_pp0_iter9_reg_0[0]                                                                                                                                                                                                           | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                              |               34 |             64 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/shl_ln289_1_reg_7820                                                                                                                                                                                                                            | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/shl_ln289_1_reg_782[127]_i_1_n_928                                                                                                                                                                                                                               |               25 |             78 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                   |               23 |             81 |         3.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                   |               30 |             81 |         2.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                   |               31 |             84 |         2.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                   |               19 |             84 |         4.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                                                                        | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |               22 |             84 |         3.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                   |               32 |             84 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                   |               26 |             84 |         3.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                                                                        | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |               20 |             84 |         4.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/full_n_reg_1                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                   |               55 |             88 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_state48                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                   |               30 |             89 |         2.97 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_state7                                                                                                                                                                                                                                                                                | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_161_1_fu_1078/ap_CS_fsm_reg[6]                                                                                                                                                                                                                                            |               51 |             99 |         1.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_macply_fu_973/mul_100s_100s_160_1_1_U68/ap_CS_fsm_reg[35]                                                                                                                                                                                                                                   | design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg_n_928_[34]                                                                                                                                                                                                                                                                                         |               31 |            100 |         3.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_macply_fu_973/mul_100s_100s_160_1_1_U68/ap_CS_fsm_reg[35]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                   |               26 |            100 |         3.85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/cv_V_2_1_fu_1120                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                   |               20 |            100 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/ap_NS_fsm[10]                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                   |               60 |            100 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/cr_V_2_fu_920                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                   |               40 |            100 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/cv_V_2_2_fu_1160                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                   |               20 |            100 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/cv_V_2_fu_1080                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                   |               25 |            100 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/r_in_V_2_1_fu_640                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                   |               24 |            100 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/r_in_V_2_2_fu_680                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                   |               21 |            100 |         4.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/r_in_V_2_fu_600                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                   |               22 |            100 |         4.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/v_in_V_2_fu_760                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                   |               40 |            100 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/v_in_V_2_2_fu_840                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                   |               40 |            100 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/v_in_V_2_1_fu_800                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                   |               37 |            100 |         2.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/cr_V_2_2_fu_1000                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                   |               37 |            100 |         2.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/cr_V_2_1_fu_960                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                   |               40 |            100 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/ap_CS_fsm_reg[6]_0[1]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                   |               75 |            100 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/ap_CS_fsm_state8                                                                                                                                                                                                                                                          |               30 |            100 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_fu_208_ap_ready                                                                                                                                                                                                                              | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |               29 |            100 |         3.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_VITIS_LOOP_70_1_fu_112/flow_control_loop_pipe_sequential_init_U/grp_vel_der_Pipeline_VITIS_LOOP_70_1_fu_112_ap_start_reg_reg[0]                                                                                                     |                                                                                                                                                                                                                                                                                                                                                   |               55 |            100 |         1.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_VITIS_LOOP_70_1_fu_112/flow_control_loop_pipe_sequential_init_U/grp_vel_der_Pipeline_VITIS_LOOP_70_1_fu_112_ap_start_reg_reg_0[0]                                                                                                   |                                                                                                                                                                                                                                                                                                                                                   |               59 |            100 |         1.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_VITIS_LOOP_70_1_fu_112/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                   |               25 |            100 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_macply_fu_973_result_V_read1                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                   |               47 |            100 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_state19                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                   |               25 |            100 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_state10                                                                                                                                                                                                                                                                               | design_1_i/runge_kutta_45_0/inst/h_max_loc_7_reg_2931                                                                                                                                                                                                                                                                                             |               53 |            100 |         1.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_state10                                                                                                                                                                                                                                                                               | design_1_i/runge_kutta_45_0/inst/h_min_loc_7_reg_2937                                                                                                                                                                                                                                                                                             |               45 |            100 |         2.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/ap_phi_mux_sum_V_1_023_phi_fu_791_p41                                                                                                                                                                                                                                                           | design_1_i/runge_kutta_45_0/inst/sum_V_1_023_reg_787                                                                                                                                                                                                                                                                                              |               47 |            100 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/j25_reg_7651                                                                                                                                                                                                                                                                                    | design_1_i/runge_kutta_45_0/inst/sum_V_1_024_reg_776[99]_i_1_n_928                                                                                                                                                                                                                                                                                |               44 |            100 |         2.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/sum_V_019_reg_821[99]_i_2_n_928                                                                                                                                                                                                                                                                 | design_1_i/runge_kutta_45_0/inst/sum_V_019_reg_821[99]_i_1_n_928                                                                                                                                                                                                                                                                                  |               40 |            100 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/sum_V_1_reg_9650                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                   |               50 |            100 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/ap_NS_fsm[10]                                                                                                                                                                                                                                                                                   | design_1_i/runge_kutta_45_0/inst/h_loc_1436_reg_706                                                                                                                                                                                                                                                                                               |               69 |            100 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/ap_CS_fsm_reg[6]_0[3]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                   |               35 |            101 |         2.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_division_fu_145/ap_CS_fsm_reg[8]_0[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                   |               51 |            107 |         2.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/trunc_ln4_reg_30420                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                   |               30 |            116 |         3.87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                                                                                      | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |               22 |            118 |         5.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_read/rs_rreq/next_rreq                                                                                                                                                                                                                                                        | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |               20 |            118 |         5.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                                                                                                                                                                                    | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |               22 |            122 |         5.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                                                                                                                                                                                    | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |               29 |            122 |         4.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/shl_ln289_1_reg_7820                                                                                                                                                                                                                            | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/shl_ln289_1_reg_782[503]_i_1_n_928                                                                                                                                                                                                                               |               37 |            127 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/shl_ln289_1_reg_7820                                                                                                                                                                                                                            | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/shl_ln289_1_reg_782[247]_i_1_n_928                                                                                                                                                                                                                               |               39 |            134 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/shl_ln289_1_reg_7820                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                   |               80 |            142 |         1.77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_division_fu_145/sdiv_220ns_203ns_160_224_seq_1_U33/runge_kutta_45_sdiv_220ns_203ns_160_224_seq_1_divseq_u/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                   |               40 |            160 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_division_fu_145/ap_ready                                                                                                                                                                                                                             | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |               70 |            160 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_division_fu_145/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                   |               54 |            160 |         2.96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_11001                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                   |               72 |            161 |         2.24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/full_n_reg_1                                                                                                                                                                                                                                                | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/full_n_reg_2                                                                                                                                                                                                                                                                 |               72 |            171 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/full_n_reg_1                                                                                                                                                                                                                                                | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_t_fu_1144/shl_ln292_1_reg_690[247]_i_1_n_928                                                                                                                                                                                                                               |               75 |            171 |         2.28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1109/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                   |               66 |            200 |         3.03 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/i_9_reg_890_reg[1][0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                   |               73 |            200 |         2.74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/E[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                   |               90 |            200 |         2.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/ap_CS_fsm_reg[0]_0[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                   |               60 |            200 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sqrt_loop_fu_139/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                   |               60 |            200 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_state10                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                   |               71 |            201 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_state7                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                   |              109 |            201 |         1.84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/ap_enable_reg_pp0_iter1                                                                                                                                                                                                                         | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                                   |               47 |            202 |         4.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/i_2_fu_44                                                                                                                                                                                                        | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                                                                                             |               45 |            209 |         4.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_division_fu_145/sdiv_220ns_203ns_160_224_seq_1_U33/start0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                   |               78 |            302 |         3.87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sqrt_loop_fu_139/p_Repl2_s_fu_60[100]_i_2__0_n_928                                                                                                                                                                                  | design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sqrt_loop_fu_139/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                      |               79 |            307 |         3.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1109/p_Repl2_s_fu_60[100]_i_2_n_928                                                                                                                                                                                                                    | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1109/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                                     |               81 |            307 |         3.79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_179_2_fu_1087/phi_ln180_fu_128                                                                                                                                                                                                                           | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_179_2_fu_1087/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                              |               92 |            441 |         4.79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_182_3_fu_1095/phi_ln183_fu_128                                                                                                                                                                                                                           | design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_VITIS_LOOP_182_3_fu_1095/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                              |              145 |            441 |         3.04 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                   |              209 |            513 |         2.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                   |              154 |            513 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                   |              207 |            529 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                                                                                  | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |               73 |            577 |         7.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                   |               73 |            577 |         7.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                                                                                  | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |               73 |            577 |         7.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                   |               73 |            577 |         7.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                                 |              256 |            727 |         2.84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                   |              321 |           1020 |         3.18 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


