<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>ERRPIDR4</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ERRPIDR4, Peripheral Identification Register 4</h1><p>The ERRPIDR4 characteristics are:</p><h2>Purpose</h2>
        <p>Provides discovery information about the component.</p>
      <h2>Configuration</h2><p>Implementation of this register is <span class="arm-defined-word">OPTIONAL</span>.</p>
        <p>ERRPIDR4 is implemented only as part of a memory-mapped group of error records.</p>
      <h2>Attributes</h2>
        <p>ERRPIDR4 is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="24"><a href="#fieldset_0-31_8">RES0</a></td><td class="lr" colspan="4"><a href="#fieldset_0-7_4-1">SIZE</a></td><td class="lr" colspan="4"><a href="#fieldset_0-3_0">DES_2</a></td></tr></tbody></table><h4 id="fieldset_0-31_8">Bits [31:8]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-7_4-1">SIZE, bits [7:4]<span class="condition"><br/>When RAS System Architecture v2 is implemented:
                        </span></h4><div class="field">
      <p>Size of the component.</p>
    <table class="valuetable"><tr><th>SIZE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>FEAT_RASSA_4KB is implemented.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>FEAT_RASSA_16KB is implemented.</p>
        </td></tr><tr><td class="bitfield">0b0100</td><td>
          <p>FEAT_RASSA_64KB is implemented.</p>
        </td></tr></table>
      <p>All other values are reserved.</p>
    </div><h4 id="fieldset_0-7_4-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Size of the component.</p>
    <table class="valuetable"><tr><th>SIZE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>One of the following is true:</p>
<ul>
<li>
<p>The component uses a single 4KB block.</p>

</li><li>
<p>The component uses an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> number of 4KB blocks.</p>

</li></ul></td></tr><tr><td class="bitfield">0b0001..0b1111</td><td>
          <p>The component occupies 2<sup>ERRPIDR4.SIZE</sup> 4KB blocks.</p>
        </td></tr></table></div><h4 id="fieldset_0-3_0">DES_2, bits [3:0]</h4><div class="field">
      <p>Designer, JEP106 continuation code. This is the JEDEC-assigned JEP106 bank identifier for the designer of the component, minus 1. The code identifies the designer of the component, which might not be not the same as the implementer of the device containing the component. To obtain a number, or to see the assignment of these codes, contact JEDEC http://www.jedec.org.</p>
    
      <div class="note"><span class="note-header">Note</span>
        <p>For a component designed by Arm Limited, the JEP106 bank is 5, meaning this field has the value <span class="hexnumber">0x4</span>.</p>
      </div>
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h2>Accessing ERRPIDR4</h2>
        <p>This section shows the offset of ERRPIDR4 when FEAT_RASSA_4KB_GRP is implemented.
If FEAT_RASSA_16KB_GRP or FEAT_RASSA_64KB_GRP is implemented, see <span class="xref">'RAS memory-mapped register views'</span> for the offset of ERRPIDR4.</p>
      <h4>ERRPIDR4 can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>RAS</td><td><span class="hexnumber">0xFD0</span></td><td>ERRPIDR4</td></tr></table><p>Accesses to this register are <span class="access_level">RO</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">2025-06-23 17:47:32, 2025-06_rel</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
