;redcode
;assert 1
	SPL -9, #-12
	SPL -9, #-12
	SUB 477, 1
	ADD 100, 10
	ADD 100, 10
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	JMN -1, #-40
	SLT @0, @1
	ADD -130, 9
	CMP @129, 106
	CMP @129, 106
	CMP @129, 106
	JMN 0, #-1
	JMP 1, @10
	JMP 1, @10
	SUB -1, <-0
	SPL @100, 23
	SLT 210, 61
	SLT 210, 61
	ADD -130, 9
	SPL 0, <-742
	MOV 1, <10
	MOV 1, <10
	SUB #21, 6
	SUB #21, 6
	SUB #0, -1
	SLT 190, 90
	SUB #21, 6
	MOV 1, <10
	MOV 1, <10
	SUB #0, -1
	SLT 210, 60
	SLT -130, 9
	SUB @129, 106
	SUB #21, 6
	SPL -9, #-12
	MOV 1, <10
	MOV 1, <10
	SPL 0, <-742
	SUB #21, 6
	SUB -121, 800
	SUB 477, 1
	CMP 190, 90
	SPL -9, #-12
	SPL -9, #-12
	SPL -9, #-12
	ADD 100, 10
	SPL 0, <-54
