//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19324574
// Cuda compilation tools, release 7.0, V7.0.27
// Based on LLVM 3.4svn
//

.version 4.2
.target sm_20
.address_size 64

	// .globl	_ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii
// _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii$__cuda_local_var_227027_34_non_const_buf_A has been demoted
// _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii$__cuda_local_var_227028_34_non_const_buf_B has been demoted

.visible .entry _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii(
	.param .u64 _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii_param_0,
	.param .u64 _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii_param_1,
	.param .u64 _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii_param_2,
	.param .u32 _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii_param_3,
	.param .u32 _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii_param_4,
	.param .u32 _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii_param_5,
	.param .u32 _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii_param_6
)
{
	.reg .pred 	%p<20>;
	.reg .s16 	%rs<5>;
	.reg .f32 	%f<24>;
	.reg .s32 	%r<80>;
	.reg .s64 	%rd<31>;
	// demoted variable
	.shared .align 4 .b8 _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii$__cuda_local_var_227027_34_non_const_buf_A[4224];
	// demoted variable
	.shared .align 4 .b8 _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii$__cuda_local_var_227028_34_non_const_buf_B[4224];

	ld.param.u64 	%rd1, [_ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii_param_0];
	ld.param.u64 	%rd2, [_ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii_param_1];
	ld.param.u64 	%rd3, [_ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii_param_2];
	ld.param.u32 	%r17, [_ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii_param_3];
	ld.param.u32 	%r20, [_ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii_param_4];
	ld.param.u32 	%r18, [_ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii_param_5];
	ld.param.u32 	%r19, [_ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii_param_6];
	mov.u32 	%r21, %ctaid.x;
	shl.b32 	%r22, %r21, 5;
	mov.u32 	%r23, %ctaid.y;
	shl.b32 	%r24, %r23, 5;
	sub.s32 	%r25, %r17, %r22;
	mov.u32 	%r26, 32;
	min.s32 	%r1, %r25, %r26;
	sub.s32 	%r27, %r20, %r24;
	min.s32 	%r2, %r27, %r26;
	mov.f32 	%f23, 0f00000000;
	mov.f32 	%f22, %f23;
	setp.lt.s32	%p3, %r19, 1;
	@%p3 bra 	BB0_13;

	mov.u32 	%r76, 0;
	mov.f32 	%f23, 0f00000000;
	mov.f32 	%f22, %f23;
	cvta.to.global.u64 	%rd4, %rd1;
	cvta.to.global.u64 	%rd10, %rd2;

BB0_2:
	mov.u32 	%r29, %tid.x;
	setp.lt.s32	%p4, %r29, %r1;
	shl.b32 	%r4, %r76, 5;
	sub.s32 	%r30, %r18, %r4;
	min.s32 	%r5, %r30, %r26;
	mov.u32 	%r77, %tid.y;
	setp.lt.s32	%p5, %r77, %r5;
	and.pred  	%p6, %p4, %p5;
	@!%p6 bra 	BB0_4;
	bra.uni 	BB0_3;

BB0_3:
	add.s32 	%r32, %r77, %r4;
	add.s32 	%r36, %r29, %r22;
	mad.lo.s32 	%r37, %r32, %r17, %r36;
	mul.wide.s32 	%rd5, %r37, 2;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u16 	%rs1, [%rd6];
	{
	.reg .b16 %temp;
	mov.b16 	%temp, %rs1;
	cvt.f32.f16 	%f18, %temp;
	}
	mad.lo.s32 	%r38, %r77, 33, %r29;
	mul.wide.s32 	%rd7, %r38, 4;
	mov.u64 	%rd8, _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii$__cuda_local_var_227027_34_non_const_buf_A;
	add.s64 	%rd9, %rd8, %rd7;
	st.shared.f32 	[%rd9], %f18;
	add.s32 	%r77, %r77, 16;
	setp.lt.s32	%p7, %r77, %r5;
	@%p7 bra 	BB0_3;

BB0_4:
	mov.u32 	%r78, %tid.y;
	setp.ge.s32	%p8, %r29, %r5;
	setp.ge.s32	%p9, %r78, %r2;
	or.pred  	%p10, %p8, %p9;
	@%p10 bra 	BB0_6;

BB0_5:
	add.s32 	%r43, %r78, %r24;
	add.s32 	%r46, %r4, %r29;
	mad.lo.s32 	%r47, %r43, %r18, %r46;
	mul.wide.s32 	%rd11, %r47, 2;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.u16 	%rs2, [%rd12];
	{
	.reg .b16 %temp;
	mov.b16 	%temp, %rs2;
	cvt.f32.f16 	%f19, %temp;
	}
	mad.lo.s32 	%r48, %r78, 33, %r29;
	mul.wide.s32 	%rd13, %r48, 4;
	mov.u64 	%rd14, _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii$__cuda_local_var_227028_34_non_const_buf_B;
	add.s64 	%rd15, %rd14, %rd13;
	st.shared.f32 	[%rd15], %f19;
	add.s32 	%r78, %r78, 16;
	setp.lt.s32	%p11, %r78, %r2;
	@%p11 bra 	BB0_5;

BB0_6:
	bar.sync 	0;
	setp.gt.s32	%p12, %r5, 0;
	and.pred  	%p13, %p4, %p12;
	mov.u32 	%r79, 0;
	@!%p13 bra 	BB0_12;
	bra.uni 	BB0_7;

BB0_7:
	mov.u32 	%r13, %tid.y;
	mad.lo.s32 	%r52, %r79, 33, %r29;
	mul.wide.s32 	%rd16, %r52, 4;
	mov.u64 	%rd17, _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii$__cuda_local_var_227027_34_non_const_buf_A;
	add.s64 	%rd18, %rd17, %rd16;
	ld.shared.f32 	%f5, [%rd18];
	setp.ge.s32	%p14, %r13, %r2;
	@%p14 bra 	BB0_9;

	mad.lo.s32 	%r53, %r13, 33, %r79;
	mul.wide.s32 	%rd19, %r53, 4;
	mov.u64 	%rd20, _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii$__cuda_local_var_227028_34_non_const_buf_B;
	add.s64 	%rd21, %rd20, %rd19;
	ld.shared.f32 	%f20, [%rd21];
	fma.rn.f32 	%f23, %f5, %f20, %f23;

BB0_9:
	add.s32 	%r55, %r13, 16;
	setp.ge.s32	%p15, %r55, %r2;
	@%p15 bra 	BB0_11;

	mad.lo.s32 	%r57, %r13, 33, %r79;
	mul.wide.s32 	%rd22, %r57, 4;
	mov.u64 	%rd23, _ZN5kukri19_half_mm_v04_kernelEPKtS1_Ptiiii$__cuda_local_var_227028_34_non_const_buf_B;
	add.s64 	%rd24, %rd23, %rd22;
	ld.shared.f32 	%f21, [%rd24+2112];
	fma.rn.f32 	%f22, %f5, %f21, %f22;

BB0_11:
	add.s32 	%r79, %r79, 1;
	setp.lt.s32	%p16, %r79, %r5;
	@%p16 bra 	BB0_7;

BB0_12:
	add.s32 	%r76, %r76, 1;
	setp.lt.s32	%p17, %r76, %r19;
	@%p17 bra 	BB0_2;

BB0_13:
	mov.u32 	%r58, %tid.x;
	setp.lt.s32	%p2, %r58, %r1;
	bar.sync 	0;
	@!%p2 bra 	BB0_18;
	bra.uni 	BB0_14;

BB0_14:
	add.s32 	%r16, %r58, %r22;
	mov.u32 	%r62, %tid.y;
	setp.ge.s32	%p18, %r62, %r2;
	@%p18 bra 	BB0_16;

	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f23;
	mov.b16 	%rs3, %temp;
}
	add.s32 	%r66, %r62, %r24;
	mad.lo.s32 	%r67, %r66, %r17, %r16;
	cvta.to.global.u64 	%rd25, %rd3;
	mul.wide.s32 	%rd26, %r67, 2;
	add.s64 	%rd27, %rd25, %rd26;
	st.global.u16 	[%rd27], %rs3;

BB0_16:
	add.s32 	%r69, %r62, 16;
	setp.ge.s32	%p19, %r69, %r2;
	@%p19 bra 	BB0_18;

	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f22;
	mov.b16 	%rs4, %temp;
}
	add.s32 	%r73, %r62, %r24;
	add.s32 	%r74, %r73, 16;
	mad.lo.s32 	%r75, %r74, %r17, %r16;
	cvta.to.global.u64 	%rd28, %rd3;
	mul.wide.s32 	%rd29, %r75, 2;
	add.s64 	%rd30, %rd28, %rd29;
	st.global.u16 	[%rd30], %rs4;

BB0_18:
	ret;
}


