<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
      datum _originalDeviceFamily
      {
         value = "MAX 10";
         type = "String";
      }
   }
   element ADC
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element ADC.sample_store_csr
   {
      datum baseAddress
      {
         value = "512";
         type = "String";
      }
   }
   element ADC.sequencer_csr
   {
      datum baseAddress
      {
         value = "256";
         type = "String";
      }
   }
   element BLUE_LEDS
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
   }
   element BLUE_LEDS.s1
   {
      datum baseAddress
      {
         value = "66560";
         type = "String";
      }
   }
   element CC2650_CTRL_PIO
   {
      datum _sortIndex
      {
         value = "20";
         type = "int";
      }
   }
   element CC2650_CTRL_PIO.s1
   {
      datum baseAddress
      {
         value = "263168";
         type = "String";
      }
   }
   element CC2650_IRQ_PIO
   {
      datum _sortIndex
      {
         value = "21";
         type = "int";
      }
   }
   element CC2650_IRQ_PIO.s1
   {
      datum baseAddress
      {
         value = "263680";
         type = "String";
      }
   }
   element CC2650_SCL
   {
      datum _sortIndex
      {
         value = "18";
         type = "int";
      }
   }
   element CC2650_SCL.s1
   {
      datum baseAddress
      {
         value = "262656";
         type = "String";
      }
   }
   element CC2650_SDA
   {
      datum _sortIndex
      {
         value = "19";
         type = "int";
      }
   }
   element CC2650_SDA.s1
   {
      datum baseAddress
      {
         value = "262912";
         type = "String";
      }
   }
   element CC2650_SPARE_PIO
   {
      datum _sortIndex
      {
         value = "17";
         type = "int";
      }
   }
   element CC2650_SPARE_PIO.s1
   {
      datum baseAddress
      {
         value = "262400";
         type = "String";
      }
   }
   element CC2650_SPI
   {
      datum _sortIndex
      {
         value = "16";
         type = "int";
      }
   }
   element CC2650_SPI.spi_control_port
   {
      datum baseAddress
      {
         value = "262144";
         type = "String";
      }
   }
   element CC2650_SSID_HIGH
   {
      datum _sortIndex
      {
         value = "23";
         type = "int";
      }
   }
   element CC2650_SSID_HIGH.s1
   {
      datum baseAddress
      {
         value = "264224";
         type = "String";
      }
   }
   element CC2650_SSID_LOW
   {
      datum _sortIndex
      {
         value = "22";
         type = "int";
      }
   }
   element CC2650_SSID_LOW.s1
   {
      datum baseAddress
      {
         value = "264192";
         type = "String";
      }
   }
   element CC3100_CTRL_PIO
   {
      datum _sortIndex
      {
         value = "14";
         type = "int";
      }
   }
   element CC3100_CTRL_PIO.s1
   {
      datum baseAddress
      {
         value = "131584";
         type = "String";
      }
   }
   element CC3100_IRQ_PIO
   {
      datum _sortIndex
      {
         value = "15";
         type = "int";
      }
   }
   element CC3100_IRQ_PIO.s1
   {
      datum baseAddress
      {
         value = "131840";
         type = "String";
      }
   }
   element CC3100_SPI
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
   }
   element CC3100_SPI.spi_control_port
   {
      datum baseAddress
      {
         value = "131328";
         type = "String";
      }
   }
   element CC3100_UART
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
   }
   element CC3100_UART.s1
   {
      datum baseAddress
      {
         value = "131072";
         type = "String";
      }
   }
   element CLK_50M
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element G_SENSOR_PIO
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
   }
   element G_SENSOR_PIO.s1
   {
      datum baseAddress
      {
         value = "66304";
         type = "String";
      }
   }
   element JTAG_UART
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element JTAG_UART.avalon_jtag_slave
   {
      datum baseAddress
      {
         value = "16";
         type = "String";
      }
   }
   element NIOS2_GEN2
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element NIOS2_GEN2.debug_mem_slave
   {
      datum baseAddress
      {
         value = "2048";
         type = "String";
      }
   }
   element ONCHIP_RAM_32K
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element ONCHIP_RAM_32K.s1
   {
      datum baseAddress
      {
         value = "536805376";
         type = "String";
      }
   }
   element RF002_EEPROM_SCL
   {
      datum _sortIndex
      {
         value = "24";
         type = "int";
      }
   }
   element RF002_EEPROM_SCL.s1
   {
      datum baseAddress
      {
         value = "327680";
         type = "String";
      }
   }
   element RF002_EEPROM_SDA
   {
      datum _sortIndex
      {
         value = "25";
         type = "int";
      }
   }
   element RF002_EEPROM_SDA.s1
   {
      datum baseAddress
      {
         value = "327936";
         type = "String";
      }
   }
   element RH_TEMP_DRDY
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
   element RH_TEMP_DRDY.s1
   {
      datum baseAddress
      {
         value = "66048";
         type = "String";
      }
   }
   element RH_TEMP_SCL
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element RH_TEMP_SCL.s1
   {
      datum baseAddress
      {
         value = "65536";
         type = "String";
      }
   }
   element RH_TEMP_SDA
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element RH_TEMP_SDA.s1
   {
      datum baseAddress
      {
         value = "65792";
         type = "String";
      }
   }
   element SYSID
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element SYS_RST_OUT_N
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
   }
   element SYS_RST_OUT_N.s1
   {
      datum baseAddress
      {
         value = "67072";
         type = "String";
      }
   }
   element ddr3_status
   {
      datum _sortIndex
      {
         value = "27";
         type = "int";
      }
   }
   element ddr3_status.s1
   {
      datum baseAddress
      {
         value = "393216";
         type = "String";
      }
   }
   element mem_if_ddr3_emif_0
   {
      datum _sortIndex
      {
         value = "26";
         type = "int";
      }
   }
   element mem_if_ddr3_emif_0.avl
   {
      datum baseAddress
      {
         value = "536870912";
         type = "String";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="10M50DAF484C7G" />
 <parameter name="deviceFamily" value="MAX 10" />
 <parameter name="deviceSpeedGrade" value="7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="DECA_golden_top.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="adc_pll_clock"
   internal="ADC.adc_pll_clock"
   type="clock"
   dir="end" />
 <interface
   name="adc_pll_locked"
   internal="ADC.adc_pll_locked"
   type="conduit"
   dir="end" />
 <interface
   name="blue_leds"
   internal="BLUE_LEDS.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="cc2650_ctrl_pio"
   internal="CC2650_CTRL_PIO.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="cc2650_irq_pio"
   internal="CC2650_IRQ_PIO.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="cc2650_scl"
   internal="CC2650_SCL.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="cc2650_sda"
   internal="CC2650_SDA.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="cc2650_spare_pio"
   internal="CC2650_SPARE_PIO.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="cc2650_spi"
   internal="CC2650_SPI.external"
   type="conduit"
   dir="end" />
 <interface
   name="cc3100_ctrl_pio"
   internal="CC3100_CTRL_PIO.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="cc3100_irq_pio"
   internal="CC3100_IRQ_PIO.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="cc3100_wifi_spi"
   internal="CC3100_SPI.external"
   type="conduit"
   dir="end" />
 <interface
   name="cc3100_wifi_uart"
   internal="CC3100_UART.external_connection"
   type="conduit"
   dir="end" />
 <interface name="clk" internal="CLK_50M.clk_in" type="clock" dir="end" />
 <interface
   name="ddr3_status"
   internal="ddr3_status.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="g_sensor_pio"
   internal="G_SENSOR_PIO.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="mem_if_ddr3_emif_0_pll_ref_clk"
   internal="mem_if_ddr3_emif_0.pll_ref_clk"
   type="clock"
   dir="end" />
 <interface
   name="mem_if_ddr3_emif_0_status"
   internal="mem_if_ddr3_emif_0.status"
   type="conduit"
   dir="end" />
 <interface
   name="memory"
   internal="mem_if_ddr3_emif_0.memory"
   type="conduit"
   dir="end" />
 <interface name="reset" internal="CLK_50M.clk_in_reset" type="reset" dir="end" />
 <interface
   name="rf002_eeprom_scl"
   internal="RF002_EEPROM_SCL.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="rf002_eeprom_sda"
   internal="RF002_EEPROM_SDA.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="rh_temp_drdy"
   internal="RH_TEMP_DRDY.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="rh_temp_scl"
   internal="RH_TEMP_SCL.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="rh_temp_sda"
   internal="RH_TEMP_SDA.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="sys_rst_out_n"
   internal="SYS_RST_OUT_N.external_connection"
   type="conduit"
   dir="end" />
 <module name="ADC" kind="altera_modular_adc" version="15.0" enabled="1">
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="CLOCK_FREQ" value="50000000" />
  <parameter name="CORE_VAR" value="0" />
  <parameter name="DEVICE_PART" value="10M50DAF484C7G" />
  <parameter name="ENABLE_DEBUG" value="0" />
  <parameter name="FAMILY" value="MAX 10" />
  <parameter name="MONITOR_COUNT_WIDTH" value="12" />
  <parameter name="clkdiv" value="4" />
  <parameter name="en_thmax_ch0" value="false" />
  <parameter name="en_thmax_ch1" value="false" />
  <parameter name="en_thmax_ch10" value="false" />
  <parameter name="en_thmax_ch11" value="false" />
  <parameter name="en_thmax_ch12" value="false" />
  <parameter name="en_thmax_ch13" value="false" />
  <parameter name="en_thmax_ch14" value="false" />
  <parameter name="en_thmax_ch15" value="false" />
  <parameter name="en_thmax_ch16" value="false" />
  <parameter name="en_thmax_ch2" value="false" />
  <parameter name="en_thmax_ch3" value="false" />
  <parameter name="en_thmax_ch4" value="false" />
  <parameter name="en_thmax_ch5" value="false" />
  <parameter name="en_thmax_ch6" value="false" />
  <parameter name="en_thmax_ch7" value="false" />
  <parameter name="en_thmax_ch8" value="false" />
  <parameter name="en_thmax_ch9" value="false" />
  <parameter name="en_thmin_ch0" value="false" />
  <parameter name="en_thmin_ch1" value="false" />
  <parameter name="en_thmin_ch10" value="false" />
  <parameter name="en_thmin_ch11" value="false" />
  <parameter name="en_thmin_ch12" value="false" />
  <parameter name="en_thmin_ch13" value="false" />
  <parameter name="en_thmin_ch14" value="false" />
  <parameter name="en_thmin_ch15" value="false" />
  <parameter name="en_thmin_ch16" value="false" />
  <parameter name="en_thmin_ch2" value="false" />
  <parameter name="en_thmin_ch3" value="false" />
  <parameter name="en_thmin_ch4" value="false" />
  <parameter name="en_thmin_ch5" value="false" />
  <parameter name="en_thmin_ch6" value="false" />
  <parameter name="en_thmin_ch7" value="false" />
  <parameter name="en_thmin_ch8" value="false" />
  <parameter name="en_thmin_ch9" value="false" />
  <parameter name="en_tsd_max" value="false" />
  <parameter name="en_tsd_min" value="false" />
  <parameter name="external_vref" value="2.5" />
  <parameter name="int_vref_vr" value="3.0" />
  <parameter name="ip_is_for_which_adc" value="2" />
  <parameter name="prescaler_ch16" value="false" />
  <parameter name="prescaler_ch8" value="false" />
  <parameter name="refsel" value="0" />
  <parameter name="seq_order_length" value="3" />
  <parameter name="seq_order_slot_1" value="1" />
  <parameter name="seq_order_slot_10" value="30" />
  <parameter name="seq_order_slot_11" value="30" />
  <parameter name="seq_order_slot_12" value="30" />
  <parameter name="seq_order_slot_13" value="30" />
  <parameter name="seq_order_slot_14" value="30" />
  <parameter name="seq_order_slot_15" value="30" />
  <parameter name="seq_order_slot_16" value="30" />
  <parameter name="seq_order_slot_17" value="30" />
  <parameter name="seq_order_slot_18" value="30" />
  <parameter name="seq_order_slot_19" value="30" />
  <parameter name="seq_order_slot_2" value="2" />
  <parameter name="seq_order_slot_20" value="30" />
  <parameter name="seq_order_slot_21" value="30" />
  <parameter name="seq_order_slot_22" value="30" />
  <parameter name="seq_order_slot_23" value="30" />
  <parameter name="seq_order_slot_24" value="30" />
  <parameter name="seq_order_slot_25" value="30" />
  <parameter name="seq_order_slot_26" value="30" />
  <parameter name="seq_order_slot_27" value="30" />
  <parameter name="seq_order_slot_28" value="30" />
  <parameter name="seq_order_slot_29" value="30" />
  <parameter name="seq_order_slot_3" value="3" />
  <parameter name="seq_order_slot_30" value="30" />
  <parameter name="seq_order_slot_31" value="30" />
  <parameter name="seq_order_slot_32" value="30" />
  <parameter name="seq_order_slot_33" value="30" />
  <parameter name="seq_order_slot_34" value="30" />
  <parameter name="seq_order_slot_35" value="30" />
  <parameter name="seq_order_slot_36" value="30" />
  <parameter name="seq_order_slot_37" value="30" />
  <parameter name="seq_order_slot_38" value="30" />
  <parameter name="seq_order_slot_39" value="30" />
  <parameter name="seq_order_slot_4" value="30" />
  <parameter name="seq_order_slot_40" value="30" />
  <parameter name="seq_order_slot_41" value="30" />
  <parameter name="seq_order_slot_42" value="30" />
  <parameter name="seq_order_slot_43" value="30" />
  <parameter name="seq_order_slot_44" value="30" />
  <parameter name="seq_order_slot_45" value="30" />
  <parameter name="seq_order_slot_46" value="30" />
  <parameter name="seq_order_slot_47" value="30" />
  <parameter name="seq_order_slot_48" value="30" />
  <parameter name="seq_order_slot_49" value="30" />
  <parameter name="seq_order_slot_5" value="30" />
  <parameter name="seq_order_slot_50" value="30" />
  <parameter name="seq_order_slot_51" value="30" />
  <parameter name="seq_order_slot_52" value="30" />
  <parameter name="seq_order_slot_53" value="30" />
  <parameter name="seq_order_slot_54" value="30" />
  <parameter name="seq_order_slot_55" value="30" />
  <parameter name="seq_order_slot_56" value="30" />
  <parameter name="seq_order_slot_57" value="30" />
  <parameter name="seq_order_slot_58" value="30" />
  <parameter name="seq_order_slot_59" value="30" />
  <parameter name="seq_order_slot_6" value="30" />
  <parameter name="seq_order_slot_60" value="30" />
  <parameter name="seq_order_slot_61" value="30" />
  <parameter name="seq_order_slot_62" value="30" />
  <parameter name="seq_order_slot_63" value="30" />
  <parameter name="seq_order_slot_64" value="30" />
  <parameter name="seq_order_slot_7" value="30" />
  <parameter name="seq_order_slot_8" value="30" />
  <parameter name="seq_order_slot_9" value="30" />
  <parameter name="thmax_ch0" value="0.0" />
  <parameter name="thmax_ch1" value="0.0" />
  <parameter name="thmax_ch10" value="0.0" />
  <parameter name="thmax_ch11" value="0.0" />
  <parameter name="thmax_ch12" value="0.0" />
  <parameter name="thmax_ch13" value="0.0" />
  <parameter name="thmax_ch14" value="0.0" />
  <parameter name="thmax_ch15" value="0.0" />
  <parameter name="thmax_ch16" value="0.0" />
  <parameter name="thmax_ch2" value="0.0" />
  <parameter name="thmax_ch3" value="0.0" />
  <parameter name="thmax_ch4" value="0.0" />
  <parameter name="thmax_ch5" value="0.0" />
  <parameter name="thmax_ch6" value="0.0" />
  <parameter name="thmax_ch7" value="0.0" />
  <parameter name="thmax_ch8" value="0.0" />
  <parameter name="thmax_ch9" value="0.0" />
  <parameter name="thmin_ch0" value="0.0" />
  <parameter name="thmin_ch1" value="0.0" />
  <parameter name="thmin_ch10" value="0.0" />
  <parameter name="thmin_ch11" value="0.0" />
  <parameter name="thmin_ch12" value="0.0" />
  <parameter name="thmin_ch13" value="0.0" />
  <parameter name="thmin_ch14" value="0.0" />
  <parameter name="thmin_ch15" value="0.0" />
  <parameter name="thmin_ch16" value="0.0" />
  <parameter name="thmin_ch2" value="0.0" />
  <parameter name="thmin_ch3" value="0.0" />
  <parameter name="thmin_ch4" value="0.0" />
  <parameter name="thmin_ch5" value="0.0" />
  <parameter name="thmin_ch6" value="0.0" />
  <parameter name="thmin_ch7" value="0.0" />
  <parameter name="thmin_ch8" value="0.0" />
  <parameter name="thmin_ch9" value="0.0" />
  <parameter name="tsclkdiv" value="1" />
  <parameter name="tsclksel" value="1" />
  <parameter name="tsd_max" value="125" />
  <parameter name="tsd_min" value="0" />
  <parameter name="use_ch0" value="false" />
  <parameter name="use_ch1" value="true" />
  <parameter name="use_ch10" value="false" />
  <parameter name="use_ch11" value="false" />
  <parameter name="use_ch12" value="false" />
  <parameter name="use_ch13" value="false" />
  <parameter name="use_ch14" value="false" />
  <parameter name="use_ch15" value="false" />
  <parameter name="use_ch16" value="false" />
  <parameter name="use_ch2" value="true" />
  <parameter name="use_ch3" value="true" />
  <parameter name="use_ch4" value="false" />
  <parameter name="use_ch5" value="false" />
  <parameter name="use_ch6" value="false" />
  <parameter name="use_ch7" value="false" />
  <parameter name="use_ch8" value="false" />
  <parameter name="use_ch9" value="false" />
  <parameter name="use_tsd" value="false" />
 </module>
 <module name="BLUE_LEDS" kind="altera_avalon_pio" version="15.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
 </module>
 <module
   name="CC2650_CTRL_PIO"
   kind="altera_avalon_pio"
   version="15.0"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="CC2650_IRQ_PIO"
   kind="altera_avalon_pio"
   version="15.0"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="true" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="CC2650_SCL" kind="altera_avalon_pio" version="15.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="CC2650_SDA" kind="altera_avalon_pio" version="15.0" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="true" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Bidir" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="CC2650_SPARE_PIO"
   kind="altera_avalon_pio"
   version="15.0"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="true" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="10" />
 </module>
 <module name="CC2650_SPI" kind="altera_avalon_spi" version="15.0" enabled="1">
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="clockPhase" value="0" />
  <parameter name="clockPolarity" value="0" />
  <parameter name="dataWidth" value="8" />
  <parameter name="disableAvalonFlowControl" value="false" />
  <parameter name="inputClockRate" value="50000000" />
  <parameter name="insertDelayBetweenSlaveSelectAndSClk" value="false" />
  <parameter name="insertSync" value="true" />
  <parameter name="lsbOrderedFirst" value="false" />
  <parameter name="masterSPI" value="false" />
  <parameter name="numberOfSlaves" value="1" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="targetClockRate" value="4000000" />
  <parameter name="targetSlaveSelectToSClkDelay" value="0.0" />
 </module>
 <module
   name="CC2650_SSID_HIGH"
   kind="altera_avalon_pio"
   version="15.0"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   name="CC2650_SSID_LOW"
   kind="altera_avalon_pio"
   version="15.0"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   name="CC3100_CTRL_PIO"
   kind="altera_avalon_pio"
   version="15.0"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="2" />
 </module>
 <module
   name="CC3100_IRQ_PIO"
   kind="altera_avalon_pio"
   version="15.0"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="true" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module name="CC3100_SPI" kind="altera_avalon_spi" version="15.0" enabled="1">
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="clockPhase" value="0" />
  <parameter name="clockPolarity" value="0" />
  <parameter name="dataWidth" value="8" />
  <parameter name="disableAvalonFlowControl" value="false" />
  <parameter name="inputClockRate" value="50000000" />
  <parameter name="insertDelayBetweenSlaveSelectAndSClk" value="false" />
  <parameter name="insertSync" value="false" />
  <parameter name="lsbOrderedFirst" value="false" />
  <parameter name="masterSPI" value="true" />
  <parameter name="numberOfSlaves" value="1" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="targetClockRate" value="10000000" />
  <parameter name="targetSlaveSelectToSClkDelay" value="0.0" />
 </module>
 <module
   name="CC3100_UART"
   kind="altera_avalon_uart"
   version="15.0"
   enabled="1">
  <parameter name="baud" value="115200" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="dataBits" value="8" />
  <parameter name="fixedBaud" value="true" />
  <parameter name="parity" value="NONE" />
  <parameter name="simCharStream" value="" />
  <parameter name="simInteractiveInputEnable" value="false" />
  <parameter name="simInteractiveOutputEnable" value="false" />
  <parameter name="simTrueBaud" value="false" />
  <parameter name="stopBits" value="1" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="useCtsRts" value="true" />
  <parameter name="useEopRegister" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
 </module>
 <module name="CLK_50M" kind="clock_source" version="15.0" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   name="G_SENSOR_PIO"
   kind="altera_avalon_pio"
   version="15.0"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="2" />
 </module>
 <module
   name="JTAG_UART"
   kind="altera_avalon_jtag_uart"
   version="15.0"
   enabled="1">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="clkFreq" value="50000000" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">NO_INTERACTIVE_WINDOWS</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
 </module>
 <module name="NIOS2_GEN2" kind="altera_nios2_gen2" version="15.0" enabled="1">
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C7G" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="None" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="cpuID" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="dataAddrWidth" value="30" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="dataSlaveMapParam"><![CDATA[<address-map><slave name='SYSID.control_slave' start='0x0' end='0x8' /><slave name='JTAG_UART.avalon_jtag_slave' start='0x10' end='0x18' /><slave name='ADC.sequencer_csr' start='0x100' end='0x108' /><slave name='ADC.sample_store_csr' start='0x200' end='0x400' /><slave name='NIOS2_GEN2.debug_mem_slave' start='0x800' end='0x1000' /><slave name='RH_TEMP_SCL.s1' start='0x10000' end='0x10020' /><slave name='RH_TEMP_SDA.s1' start='0x10100' end='0x10120' /><slave name='RH_TEMP_DRDY.s1' start='0x10200' end='0x10210' /><slave name='G_SENSOR_PIO.s1' start='0x10300' end='0x10320' /><slave name='BLUE_LEDS.s1' start='0x10400' end='0x10420' /><slave name='SYS_RST_OUT_N.s1' start='0x10600' end='0x10620' /><slave name='CC3100_UART.s1' start='0x20000' end='0x20020' /><slave name='CC3100_SPI.spi_control_port' start='0x20100' end='0x20120' /><slave name='CC3100_CTRL_PIO.s1' start='0x20200' end='0x20220' /><slave name='CC3100_IRQ_PIO.s1' start='0x20300' end='0x20310' /><slave name='CC2650_SPI.spi_control_port' start='0x40000' end='0x40020' /><slave name='CC2650_SPARE_PIO.s1' start='0x40100' end='0x40110' /><slave name='CC2650_SCL.s1' start='0x40200' end='0x40220' /><slave name='CC2650_SDA.s1' start='0x40300' end='0x40320' /><slave name='CC2650_CTRL_PIO.s1' start='0x40400' end='0x40420' /><slave name='CC2650_IRQ_PIO.s1' start='0x40600' end='0x40610' /><slave name='CC2650_SSID_LOW.s1' start='0x40800' end='0x40820' /><slave name='CC2650_SSID_HIGH.s1' start='0x40820' end='0x40840' /><slave name='RF002_EEPROM_SCL.s1' start='0x50000' end='0x50020' /><slave name='RF002_EEPROM_SDA.s1' start='0x50100' end='0x50120' /><slave name='ddr3_status.s1' start='0x60000' end='0x60010' /><slave name='mem_if_ddr3_emif_0.avl' start='0x20000000' end='0x30000000' /></address-map>]]></parameter>
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="deviceFamilyName" value="MAX 10" />
  <parameter name="deviceFeaturesSystemInfo">ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="dividerType" value="no_div" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="exceptionSlave">mem_if_ddr3_emif_0.avl</parameter>
  <parameter name="faAddrWidth" value="1" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="icache_size" value="4096" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="impl" value="Fast" />
  <parameter name="instAddrWidth" value="30" />
  <parameter name="instSlaveMapParam"><![CDATA[<address-map><slave name='NIOS2_GEN2.debug_mem_slave' start='0x800' end='0x1000' /><slave name='mem_if_ddr3_emif_0.avl' start='0x20000000' end='0x30000000' /></address-map>]]></parameter>
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="internalIrqMaskSystemInfo" value="255" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="mul_64_impl" value="0" />
  <parameter name="mul_shift_choice" value="0" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="resetOffset" value="0" />
  <parameter name="resetSlave">mem_if_ddr3_emif_0.avl</parameter>
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="userDefinedSettings" value="" />
 </module>
 <module
   name="ONCHIP_RAM_32K"
   kind="altera_avalon_onchip_memory2"
   version="15.0"
   enabled="0">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="autoInitializationFileName">RF0002_BASE_ONCHIP_RAM_32K</parameter>
  <parameter name="blockType" value="AUTO" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="dataWidth" value="32" />
  <parameter name="deviceFamily" value="MAX 10" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="dualPort" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="32768" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
 </module>
 <module
   name="RF002_EEPROM_SCL"
   kind="altera_avalon_pio"
   version="15.0"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="RF002_EEPROM_SDA"
   kind="altera_avalon_pio"
   version="15.0"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Bidir" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="RH_TEMP_DRDY"
   kind="altera_avalon_pio"
   version="15.0"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="RH_TEMP_SCL"
   kind="altera_avalon_pio"
   version="15.0"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="RH_TEMP_SDA"
   kind="altera_avalon_pio"
   version="15.0"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Bidir" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="SYSID"
   kind="altera_avalon_sysid_qsys"
   version="15.0"
   enabled="1">
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="id" value="0" />
 </module>
 <module
   name="SYS_RST_OUT_N"
   kind="altera_avalon_pio"
   version="15.0"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="1" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   name="ddr3_status"
   kind="altera_avalon_pio"
   version="15.0"
   enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="3" />
 </module>
 <module
   name="mem_if_ddr3_emif_0"
   kind="altera_mem_if_ddr3_emif"
   version="15.0"
   enabled="1">
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="ABS_RAM_MEM_INIT_FILENAME" value="meminit" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C7G" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="AVL_MAX_SIZE" value="4" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="CPORT_TYPE_PORT">Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional</parameter>
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="DEVICE_FAMILY_PARAM" value="" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="false" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="ENABLE_ABS_RAM_MEM_INIT" value="false" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="LRDIMM_EXTENDED_CONFIG">0x000000000000000000</parameter>
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="MAX_PENDING_RD_CMD" value="32" />
  <parameter name="MAX_PENDING_WR_CMD" value="16" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="MEM_CLK_FREQ" value="300.0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="800.0" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DQ_WIDTH" value="8" />
  <parameter name="MEM_DRV_STR" value="RZQ/6" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_RTT_NOM" value="RZQ/6" />
  <parameter name="MEM_RTT_WR" value="RZQ/4" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_TCL" value="7" />
  <parameter name="MEM_TFAW_NS" value="45.0" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="MEM_TRAS_NS" value="35.0" />
  <parameter name="MEM_TRCD_NS" value="13.75" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="MEM_TRFC_NS" value="260.0" />
  <parameter name="MEM_TRP_NS" value="13.75" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="MEM_TWTR" value="6" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="MEM_WTCL" value="6" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="false" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_PARAM_VALID" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="POWER_OF_TWO_BUS" value="false" />
  <parameter name="PRIORITY_PORT" value="1,1,1,1,1,1" />
  <parameter name="RATE" value="Half" />
  <parameter name="RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="false" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="SPEED_GRADE" value="6" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.017" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="-1.0E-4" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="-6.0E-4" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.184" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.182" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.005" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.007" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="0.002" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.008" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="TIMING_TDH" value="55" />
  <parameter name="TIMING_TDQSCK" value="225" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSQ" value="125" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="TIMING_TDS" value="55" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="130" />
  <parameter name="TIMING_TIS" value="185" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="TREFI" value="35100" />
  <parameter name="TRFC" value="350" />
  <parameter name="USER_DEBUG_LEVEL" value="1" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
 </module>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.data_master"
   end="JTAG_UART.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0010" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.data_master"
   end="mem_if_ddr3_emif_0.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x20000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.data_master"
   end="SYSID.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.data_master"
   end="NIOS2_GEN2.debug_mem_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.data_master"
   end="ONCHIP_RAM_32K.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1fff0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.data_master"
   end="RH_TEMP_SCL.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.data_master"
   end="RH_TEMP_SDA.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010100" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.data_master"
   end="G_SENSOR_PIO.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010300" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.data_master"
   end="RH_TEMP_DRDY.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010200" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.data_master"
   end="BLUE_LEDS.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010400" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.data_master"
   end="CC3100_UART.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00020000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.data_master"
   end="CC3100_CTRL_PIO.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00020200" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.data_master"
   end="CC3100_IRQ_PIO.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00020300" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.data_master"
   end="CC2650_SPARE_PIO.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00040100" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.data_master"
   end="CC2650_SCL.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00040200" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.data_master"
   end="CC2650_SDA.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00040300" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.data_master"
   end="CC2650_CTRL_PIO.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00040400" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.data_master"
   end="RF002_EEPROM_SCL.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00050000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.data_master"
   end="RF002_EEPROM_SDA.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00050100" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.data_master"
   end="ddr3_status.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00060000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.data_master"
   end="SYS_RST_OUT_N.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010600" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.data_master"
   end="CC2650_IRQ_PIO.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00040600" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.data_master"
   end="CC2650_SSID_LOW.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00040800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.data_master"
   end="CC2650_SSID_HIGH.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00040820" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.data_master"
   end="ADC.sample_store_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0200" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.data_master"
   end="ADC.sequencer_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0100" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.data_master"
   end="CC3100_SPI.spi_control_port">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00020100" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.data_master"
   end="CC2650_SPI.spi_control_port">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00040000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.instruction_master"
   end="mem_if_ddr3_emif_0.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x20000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.instruction_master"
   end="NIOS2_GEN2.debug_mem_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="NIOS2_GEN2.instruction_master"
   end="ONCHIP_RAM_32K.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1fff0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="15.0" start="CLK_50M.clk" end="NIOS2_GEN2.clk" />
 <connection kind="clock" version="15.0" start="CLK_50M.clk" end="SYSID.clk" />
 <connection kind="clock" version="15.0" start="CLK_50M.clk" end="JTAG_UART.clk" />
 <connection kind="clock" version="15.0" start="CLK_50M.clk" end="RH_TEMP_SCL.clk" />
 <connection kind="clock" version="15.0" start="CLK_50M.clk" end="RH_TEMP_SDA.clk" />
 <connection
   kind="clock"
   version="15.0"
   start="CLK_50M.clk"
   end="G_SENSOR_PIO.clk" />
 <connection
   kind="clock"
   version="15.0"
   start="CLK_50M.clk"
   end="RH_TEMP_DRDY.clk" />
 <connection kind="clock" version="15.0" start="CLK_50M.clk" end="BLUE_LEDS.clk" />
 <connection kind="clock" version="15.0" start="CLK_50M.clk" end="CC3100_UART.clk" />
 <connection kind="clock" version="15.0" start="CLK_50M.clk" end="CC3100_SPI.clk" />
 <connection
   kind="clock"
   version="15.0"
   start="CLK_50M.clk"
   end="CC3100_CTRL_PIO.clk" />
 <connection
   kind="clock"
   version="15.0"
   start="CLK_50M.clk"
   end="CC3100_IRQ_PIO.clk" />
 <connection kind="clock" version="15.0" start="CLK_50M.clk" end="CC2650_SPI.clk" />
 <connection
   kind="clock"
   version="15.0"
   start="CLK_50M.clk"
   end="CC2650_SPARE_PIO.clk" />
 <connection kind="clock" version="15.0" start="CLK_50M.clk" end="CC2650_SCL.clk" />
 <connection kind="clock" version="15.0" start="CLK_50M.clk" end="CC2650_SDA.clk" />
 <connection
   kind="clock"
   version="15.0"
   start="CLK_50M.clk"
   end="CC2650_CTRL_PIO.clk" />
 <connection
   kind="clock"
   version="15.0"
   start="CLK_50M.clk"
   end="RF002_EEPROM_SCL.clk" />
 <connection
   kind="clock"
   version="15.0"
   start="CLK_50M.clk"
   end="RF002_EEPROM_SDA.clk" />
 <connection kind="clock" version="15.0" start="CLK_50M.clk" end="ddr3_status.clk" />
 <connection
   kind="clock"
   version="15.0"
   start="CLK_50M.clk"
   end="SYS_RST_OUT_N.clk" />
 <connection
   kind="clock"
   version="15.0"
   start="CLK_50M.clk"
   end="CC2650_IRQ_PIO.clk" />
 <connection
   kind="clock"
   version="15.0"
   start="CLK_50M.clk"
   end="CC2650_SSID_LOW.clk" />
 <connection
   kind="clock"
   version="15.0"
   start="CLK_50M.clk"
   end="CC2650_SSID_HIGH.clk" />
 <connection
   kind="clock"
   version="15.0"
   start="CLK_50M.clk"
   end="ONCHIP_RAM_32K.clk1" />
 <connection kind="clock" version="15.0" start="CLK_50M.clk" end="ADC.clock" />
 <connection
   kind="interrupt"
   version="15.0"
   start="NIOS2_GEN2.irq"
   end="JTAG_UART.irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection
   kind="interrupt"
   version="15.0"
   start="NIOS2_GEN2.irq"
   end="RH_TEMP_DRDY.irq">
  <parameter name="irqNumber" value="2" />
 </connection>
 <connection
   kind="interrupt"
   version="15.0"
   start="NIOS2_GEN2.irq"
   end="CC3100_UART.irq">
  <parameter name="irqNumber" value="3" />
 </connection>
 <connection
   kind="interrupt"
   version="15.0"
   start="NIOS2_GEN2.irq"
   end="CC3100_SPI.irq">
  <parameter name="irqNumber" value="4" />
 </connection>
 <connection
   kind="interrupt"
   version="15.0"
   start="NIOS2_GEN2.irq"
   end="CC3100_IRQ_PIO.irq">
  <parameter name="irqNumber" value="5" />
 </connection>
 <connection
   kind="interrupt"
   version="15.0"
   start="NIOS2_GEN2.irq"
   end="CC2650_SPI.irq">
  <parameter name="irqNumber" value="6" />
 </connection>
 <connection
   kind="interrupt"
   version="15.0"
   start="NIOS2_GEN2.irq"
   end="CC2650_IRQ_PIO.irq">
  <parameter name="irqNumber" value="7" />
 </connection>
 <connection
   kind="interrupt"
   version="15.0"
   start="NIOS2_GEN2.irq"
   end="ADC.sample_store_irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection
   kind="reset"
   version="15.0"
   start="CLK_50M.clk_reset"
   end="mem_if_ddr3_emif_0.global_reset" />
 <connection
   kind="reset"
   version="15.0"
   start="CLK_50M.clk_reset"
   end="NIOS2_GEN2.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="CLK_50M.clk_reset"
   end="SYSID.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="CLK_50M.clk_reset"
   end="JTAG_UART.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="CLK_50M.clk_reset"
   end="RH_TEMP_SCL.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="CLK_50M.clk_reset"
   end="RH_TEMP_SDA.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="CLK_50M.clk_reset"
   end="G_SENSOR_PIO.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="CLK_50M.clk_reset"
   end="RH_TEMP_DRDY.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="CLK_50M.clk_reset"
   end="BLUE_LEDS.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="CLK_50M.clk_reset"
   end="CC3100_UART.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="CLK_50M.clk_reset"
   end="CC3100_SPI.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="CLK_50M.clk_reset"
   end="CC3100_CTRL_PIO.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="CLK_50M.clk_reset"
   end="CC3100_IRQ_PIO.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="CLK_50M.clk_reset"
   end="CC2650_SPI.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="CLK_50M.clk_reset"
   end="CC2650_SPARE_PIO.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="CLK_50M.clk_reset"
   end="CC2650_SCL.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="CLK_50M.clk_reset"
   end="CC2650_SDA.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="CLK_50M.clk_reset"
   end="CC2650_CTRL_PIO.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="CLK_50M.clk_reset"
   end="RF002_EEPROM_SCL.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="CLK_50M.clk_reset"
   end="RF002_EEPROM_SDA.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="CLK_50M.clk_reset"
   end="ddr3_status.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="CLK_50M.clk_reset"
   end="SYS_RST_OUT_N.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="CLK_50M.clk_reset"
   end="CC2650_IRQ_PIO.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="CLK_50M.clk_reset"
   end="CC2650_SSID_LOW.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="CLK_50M.clk_reset"
   end="CC2650_SSID_HIGH.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="CLK_50M.clk_reset"
   end="ONCHIP_RAM_32K.reset1" />
 <connection
   kind="reset"
   version="15.0"
   start="CLK_50M.clk_reset"
   end="ADC.reset_sink" />
 <connection
   kind="reset"
   version="15.0"
   start="CLK_50M.clk_reset"
   end="mem_if_ddr3_emif_0.soft_reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
