TimeQuest Timing Analyzer report for uniciclo
Wed Feb 08 14:05:54 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'clk_mem'
 13. Slow Model Setup: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 14. Slow Model Hold: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 15. Slow Model Hold: 'clk_mem'
 16. Slow Model Hold: 'clk'
 17. Slow Model Minimum Pulse Width: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 18. Slow Model Minimum Pulse Width: 'clk_mem'
 19. Slow Model Minimum Pulse Width: 'clk'
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'clk'
 28. Fast Model Setup: 'clk_mem'
 29. Fast Model Setup: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 30. Fast Model Hold: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 31. Fast Model Hold: 'clk_mem'
 32. Fast Model Hold: 'clk'
 33. Fast Model Minimum Pulse Width: 'clk_mem'
 34. Fast Model Minimum Pulse Width: 'clk'
 35. Fast Model Minimum Pulse Width: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Multicorner Timing Analysis Summary
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; uniciclo                                           ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C70F896C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------------------+
; clk                                                                                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                                                                  ;
; clk_mem                                                                                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_mem }                                                                                                              ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 } ;
+----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                        ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------------------+-------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                                           ; Note                    ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------------------+-------------------------+
; 64.35 MHz   ; 64.35 MHz       ; clk_mem                                                                                                              ;                         ;
; 64.75 MHz   ; 64.75 MHz       ; clk                                                                                                                  ;                         ;
; 1785.71 MHz ; 113.28 MHz      ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; limit due to hold check ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; clk                                                                                                                  ; -17.565 ; -16457.637    ;
; clk_mem                                                                                                              ; -14.539 ; -598.263      ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -3.273  ; -3.273        ;
+----------------------------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -4.414 ; -4.414        ;
; clk_mem                                                                                                              ; 0.641  ; 0.000         ;
; clk                                                                                                                  ; 1.191  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.167 ; -51.460       ;
; clk_mem                                                                                                              ; -2.000 ; -397.684      ;
; clk                                                                                                                  ; -1.380 ; -1033.380     ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                    ;
+---------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                            ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -17.565 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.550     ;
; -17.565 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.550     ;
; -17.565 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.550     ;
; -17.565 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.550     ;
; -17.565 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.550     ;
; -17.565 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.550     ;
; -17.565 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.550     ;
; -17.565 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.550     ;
; -17.559 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.546     ;
; -17.559 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.546     ;
; -17.559 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.546     ;
; -17.559 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.546     ;
; -17.559 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.546     ;
; -17.559 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.546     ;
; -17.559 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.546     ;
; -17.559 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.546     ;
; -17.549 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[9]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.536     ;
; -17.549 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[9]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.536     ;
; -17.549 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[9]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.536     ;
; -17.549 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[9]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.536     ;
; -17.549 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[9]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.536     ;
; -17.549 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[9]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.536     ;
; -17.549 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[9]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.536     ;
; -17.549 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[9]              ; clk_mem      ; clk         ; 1.000        ; -0.049     ; 18.536     ;
; -17.439 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[8]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.424     ;
; -17.439 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[8]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.424     ;
; -17.439 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[8]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.424     ;
; -17.439 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[8]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.424     ;
; -17.439 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[8]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.424     ;
; -17.439 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[8]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.424     ;
; -17.439 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[8]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.424     ;
; -17.439 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[8]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.424     ;
; -17.436 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.421     ;
; -17.436 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.421     ;
; -17.436 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.421     ;
; -17.436 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.421     ;
; -17.436 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.421     ;
; -17.436 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.421     ;
; -17.436 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.421     ;
; -17.436 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.421     ;
; -17.436 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.421     ;
; -17.436 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.421     ;
; -17.436 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.421     ;
; -17.436 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.421     ;
; -17.436 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.421     ;
; -17.436 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.421     ;
; -17.436 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.421     ;
; -17.436 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.051     ; 18.421     ;
; -17.398 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 18.384     ;
; -17.398 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 18.384     ;
; -17.398 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 18.384     ;
; -17.398 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 18.384     ;
; -17.398 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 18.384     ;
; -17.398 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 18.384     ;
; -17.398 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 18.384     ;
; -17.398 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 18.384     ;
; -17.383 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[3]              ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 18.369     ;
; -17.383 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[3]              ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 18.369     ;
; -17.383 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[3]              ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 18.369     ;
; -17.383 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[3]              ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 18.369     ;
; -17.383 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[3]              ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 18.369     ;
; -17.383 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[3]              ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 18.369     ;
; -17.383 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[3]              ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 18.369     ;
; -17.383 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[3]              ; clk_mem      ; clk         ; 1.000        ; -0.050     ; 18.369     ;
; -17.331 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~230 ; clk_mem      ; clk         ; 1.000        ; -0.073     ; 18.294     ;
; -17.331 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~230 ; clk_mem      ; clk         ; 1.000        ; -0.073     ; 18.294     ;
; -17.331 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~230 ; clk_mem      ; clk         ; 1.000        ; -0.073     ; 18.294     ;
; -17.331 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~230 ; clk_mem      ; clk         ; 1.000        ; -0.073     ; 18.294     ;
; -17.331 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~230 ; clk_mem      ; clk         ; 1.000        ; -0.073     ; 18.294     ;
; -17.331 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~230 ; clk_mem      ; clk         ; 1.000        ; -0.073     ; 18.294     ;
; -17.331 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~230 ; clk_mem      ; clk         ; 1.000        ; -0.073     ; 18.294     ;
; -17.331 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~230 ; clk_mem      ; clk         ; 1.000        ; -0.073     ; 18.294     ;
; -17.329 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~166 ; clk_mem      ; clk         ; 1.000        ; -0.073     ; 18.292     ;
; -17.329 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~166 ; clk_mem      ; clk         ; 1.000        ; -0.073     ; 18.292     ;
; -17.329 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~166 ; clk_mem      ; clk         ; 1.000        ; -0.073     ; 18.292     ;
; -17.329 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~166 ; clk_mem      ; clk         ; 1.000        ; -0.073     ; 18.292     ;
; -17.329 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~166 ; clk_mem      ; clk         ; 1.000        ; -0.073     ; 18.292     ;
; -17.329 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~166 ; clk_mem      ; clk         ; 1.000        ; -0.073     ; 18.292     ;
; -17.329 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~166 ; clk_mem      ; clk         ; 1.000        ; -0.073     ; 18.292     ;
; -17.329 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~166 ; clk_mem      ; clk         ; 1.000        ; -0.073     ; 18.292     ;
; -17.250 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~379 ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 18.229     ;
; -17.250 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~379 ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 18.229     ;
; -17.250 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~379 ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 18.229     ;
; -17.250 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~379 ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 18.229     ;
; -17.250 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~379 ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 18.229     ;
; -17.250 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~379 ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 18.229     ;
; -17.250 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~379 ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 18.229     ;
; -17.250 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~379 ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 18.229     ;
; -17.249 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~59  ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 18.228     ;
; -17.249 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~59  ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 18.228     ;
; -17.249 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~59  ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 18.228     ;
; -17.249 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~59  ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 18.228     ;
; -17.249 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~59  ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 18.228     ;
; -17.249 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~59  ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 18.228     ;
; -17.249 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~59  ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 18.228     ;
; -17.249 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~59  ; clk_mem      ; clk         ; 1.000        ; -0.057     ; 18.228     ;
; -17.228 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~518 ; clk_mem      ; clk         ; 1.000        ; -0.086     ; 18.178     ;
; -17.228 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~518 ; clk_mem      ; clk         ; 1.000        ; -0.086     ; 18.178     ;
; -17.228 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~518 ; clk_mem      ; clk         ; 1.000        ; -0.086     ; 18.178     ;
; -17.228 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~518 ; clk_mem      ; clk         ; 1.000        ; -0.086     ; 18.178     ;
+---------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_mem'                                                                                                                                                                                                                                                                                           ;
+---------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                            ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -14.539 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.497     ;
; -14.539 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.497     ;
; -14.539 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.497     ;
; -14.539 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.497     ;
; -14.539 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.497     ;
; -14.539 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.497     ;
; -14.539 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.497     ;
; -14.539 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 15.497     ;
; -14.283 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 15.236     ;
; -14.283 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 15.236     ;
; -14.283 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 15.236     ;
; -14.283 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 15.236     ;
; -14.283 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 15.236     ;
; -14.283 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 15.236     ;
; -14.283 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 15.236     ;
; -14.283 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 15.236     ;
; -13.999 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.957     ;
; -13.999 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.957     ;
; -13.999 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.957     ;
; -13.999 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.957     ;
; -13.999 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.957     ;
; -13.999 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.957     ;
; -13.999 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.957     ;
; -13.999 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.957     ;
; -13.983 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.936     ;
; -13.983 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.936     ;
; -13.983 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.936     ;
; -13.983 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.936     ;
; -13.983 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.936     ;
; -13.983 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.936     ;
; -13.983 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.936     ;
; -13.983 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.936     ;
; -13.956 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.909     ;
; -13.956 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.909     ;
; -13.956 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.909     ;
; -13.956 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.909     ;
; -13.956 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.909     ;
; -13.956 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.909     ;
; -13.956 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.909     ;
; -13.956 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.909     ;
; -13.948 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.906     ;
; -13.948 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.906     ;
; -13.948 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.906     ;
; -13.948 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.906     ;
; -13.948 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.906     ;
; -13.948 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.906     ;
; -13.948 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.906     ;
; -13.948 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.906     ;
; -13.826 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.784     ;
; -13.826 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.784     ;
; -13.826 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.784     ;
; -13.826 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.784     ;
; -13.826 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.784     ;
; -13.826 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.784     ;
; -13.826 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.784     ;
; -13.826 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.784     ;
; -13.824 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.777     ;
; -13.824 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.777     ;
; -13.824 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.777     ;
; -13.824 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.777     ;
; -13.824 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.777     ;
; -13.824 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.777     ;
; -13.824 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.777     ;
; -13.824 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.777     ;
; -13.721 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.674     ;
; -13.721 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.674     ;
; -13.721 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.674     ;
; -13.721 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.674     ;
; -13.721 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.674     ;
; -13.721 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.674     ;
; -13.721 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.674     ;
; -13.721 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.674     ;
; -13.691 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.644     ;
; -13.691 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.644     ;
; -13.691 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.644     ;
; -13.691 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.644     ;
; -13.691 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.644     ;
; -13.691 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.644     ;
; -13.691 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.644     ;
; -13.691 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.012     ; 14.644     ;
; -13.666 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.624     ;
; -13.666 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.624     ;
; -13.666 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.624     ;
; -13.666 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.624     ;
; -13.666 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.624     ;
; -13.666 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.624     ;
; -13.666 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.624     ;
; -13.666 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.624     ;
; -13.653 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.611     ;
; -13.653 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.611     ;
; -13.653 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.611     ;
; -13.653 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.611     ;
; -13.653 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.611     ;
; -13.653 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.611     ;
; -13.653 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.611     ;
; -13.653 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.611     ;
; -13.585 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.543     ;
; -13.585 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.543     ;
; -13.585 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.543     ;
; -13.585 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.007     ; 14.543     ;
+---------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                            ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.273 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.762      ; 5.548      ;
; -3.273 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.762      ; 5.548      ;
; -3.273 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.762      ; 5.548      ;
; -3.273 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.762      ; 5.548      ;
; -3.273 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.762      ; 5.548      ;
; -3.273 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.762      ; 5.548      ;
; -3.273 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.762      ; 5.548      ;
; -2.166 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.369      ; 5.548      ;
; -2.166 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.369      ; 5.548      ;
; -2.166 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.369      ; 5.548      ;
; -2.166 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.369      ; 5.548      ;
; -2.166 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.369      ; 5.548      ;
; -2.166 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.369      ; 5.548      ;
; -2.166 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.369      ; 5.548      ;
; 0.220  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.046      ; 5.548      ;
; 0.720  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.046      ; 5.548      ;
; 0.827  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.653      ; 5.548      ;
; 1.327  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.653      ; 5.548      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                            ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.414 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.713      ; 4.508      ;
; -4.221 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.520      ; 4.508      ;
; -3.914 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.713      ; 4.508      ;
; -3.721 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.520      ; 4.508      ;
; -0.728 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.236      ; 4.508      ;
; -0.728 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.236      ; 4.508      ;
; -0.728 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.236      ; 4.508      ;
; -0.728 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.236      ; 4.508      ;
; -0.728 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.236      ; 4.508      ;
; -0.728 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.236      ; 4.508      ;
; -0.728 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.236      ; 4.508      ;
; -0.421 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.429      ; 4.508      ;
; -0.421 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.429      ; 4.508      ;
; -0.421 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.429      ; 4.508      ;
; -0.421 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.429      ; 4.508      ;
; -0.421 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.429      ; 4.508      ;
; -0.421 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.429      ; 4.508      ;
; -0.421 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.429      ; 4.508      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_mem'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                               ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.641 ; pc:PC_P|address_out[4]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.388      ; 1.263      ;
; 0.890 ; pc:PC_P|address_out[5]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.390      ; 1.514      ;
; 0.891 ; pc:PC_P|address_out[9]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.388      ; 1.513      ;
; 0.917 ; pc:PC_P|address_out[7]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.390      ; 1.541      ;
; 0.924 ; pc:PC_P|address_out[8]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.390      ; 1.548      ;
; 0.938 ; pc:PC_P|address_out[2]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.389      ; 1.561      ;
; 0.946 ; pc:PC_P|address_out[7]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.051      ; 1.231      ;
; 0.949 ; pc:PC_P|address_out[3]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.050      ; 1.233      ;
; 0.950 ; pc:PC_P|address_out[3]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.389      ; 1.573      ;
; 0.950 ; pc:PC_P|address_out[8]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.051      ; 1.235      ;
; 0.950 ; pc:PC_P|address_out[2]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.050      ; 1.234      ;
; 0.959 ; pc:PC_P|address_out[6]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.390      ; 1.583      ;
; 0.960 ; pc:PC_P|address_out[5]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.051      ; 1.245      ;
; 0.960 ; pc:PC_P|address_out[4]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.049      ; 1.243      ;
; 0.963 ; pc:PC_P|address_out[7]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.053      ; 1.250      ;
; 0.964 ; pc:PC_P|address_out[2]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.052      ; 1.250      ;
; 0.970 ; pc:PC_P|address_out[9]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.049      ; 1.253      ;
; 1.040 ; pc:PC_P|address_out[6]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.051      ; 1.325      ;
; 1.225 ; pc:PC_P|address_out[8]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.053      ; 1.512      ;
; 1.230 ; pc:PC_P|address_out[9]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.051      ; 1.515      ;
; 1.240 ; pc:PC_P|address_out[5]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.053      ; 1.527      ;
; 1.252 ; pc:PC_P|address_out[3]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.052      ; 1.538      ;
; 1.270 ; pc:PC_P|address_out[6]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.053      ; 1.557      ;
; 1.278 ; pc:PC_P|address_out[4]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.051      ; 1.563      ;
; 2.415 ; breg_ula:bregula|breg:breg|breg~526                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.061      ; 2.710      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a1~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg2         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a2~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg3         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a3~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a4~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a5~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg6         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a6~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a7~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a8~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9         ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a9~porta_memory_reg0          ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a10~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg11        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a11~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a12~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a13~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a14~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg15        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a15~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg16        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a16~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg17        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a17~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg0        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg1        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a19~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg2        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a20~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg3        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a21~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a22~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg5        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a23~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg6        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a24~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg7        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a25~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg8        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a26~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg9        ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a27~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a28~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a29~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a30~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a31~porta_memory_reg0         ; clk_mem                                                                                                              ; clk_mem     ; 0.000        ; -0.025     ; 2.854      ;
; 2.705 ; breg_ula:bregula|breg:breg|breg~718                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.061      ; 3.000      ;
; 2.830 ; breg_ula:bregula|breg:breg|breg~395                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.058      ; 3.122      ;
; 2.909 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_we_reg              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 2.933      ; 6.285      ;
; 2.976 ; breg_ula:bregula|breg:breg|breg~523                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.067      ; 3.277      ;
; 3.070 ; breg_ula:bregula|breg:breg|breg~334                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.063      ; 3.367      ;
; 3.078 ; breg_ula:bregula|breg:breg|breg~736                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg8         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.044      ; 3.356      ;
; 3.105 ; breg_ula:bregula|breg:breg|breg~994                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.070      ; 3.409      ;
; 3.145 ; breg_ula:bregula|breg:breg|breg~544                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg8         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.062      ; 3.441      ;
; 3.158 ; breg_ula:bregula|breg:breg|breg~740                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.064      ; 3.456      ;
; 3.159 ; breg_ula:bregula|breg:breg|breg~747                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.052      ; 3.445      ;
; 3.175 ; breg_ula:bregula|breg:breg|breg~272                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.073      ; 3.482      ;
; 3.204 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_we_reg               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 2.938      ; 6.585      ;
; 3.213 ; breg_ula:bregula|breg:breg|breg~142                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.062      ; 3.509      ;
; 3.260 ; breg_ula:bregula|breg:breg|breg~390                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.034      ; 3.528      ;
; 3.282 ; breg_ula:bregula|breg:breg|breg~782                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.054      ; 3.570      ;
; 3.297 ; breg_ula:bregula|breg:breg|breg~391                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.034      ; 3.565      ;
; 3.304 ; breg_ula:bregula|breg:breg|breg~915                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.056      ; 3.594      ;
; 3.349 ; breg_ula:bregula|breg:breg|breg~590                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.048      ; 3.631      ;
; 3.373 ; breg_ula:bregula|breg:breg|breg~774                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.040      ; 3.647      ;
; 3.380 ; breg_ula:bregula|breg:breg|breg~375                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg17         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.031      ; 3.645      ;
; 3.390 ; breg_ula:bregula|breg:breg|breg~934                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.037      ; 3.661      ;
; 3.398 ; breg_ula:bregula|breg:breg|breg~381                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg5         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.055      ; 3.687      ;
; 3.409 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_we_reg              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; -0.500       ; 2.933      ; 6.285      ;
; 3.413 ; breg_ula:bregula|breg:breg|breg~753                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg11         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.033      ; 3.680      ;
; 3.454 ; breg_ula:bregula|breg:breg|breg~263                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.046      ; 3.734      ;
; 3.464 ; breg_ula:bregula|breg:breg|breg~302                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.063      ; 3.761      ;
; 3.503 ; breg_ula:bregula|breg:breg|breg~80                                                                                   ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.076      ; 3.813      ;
; 3.532 ; breg_ula:bregula|breg:breg|breg~907                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.046      ; 3.812      ;
; 3.552 ; breg_ula:bregula|breg:breg|breg~796                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.027      ; 3.813      ;
; 3.558 ; breg_ula:bregula|breg:breg|breg~477                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg5         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.056      ; 3.848      ;
; 3.561 ; breg_ula:bregula|breg:breg|breg~672                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg8         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.071      ; 3.866      ;
; 3.586 ; breg_ula:bregula|breg:breg|breg~262                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.046      ; 3.866      ;
; 3.590 ; breg_ula:bregula|breg:breg|breg~430                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.070      ; 3.894      ;
; 3.593 ; breg_ula:bregula|breg:breg|breg~942                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.079      ; 3.906      ;
; 3.599 ; breg_ula:bregula|breg:breg|breg~203                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.075      ; 3.908      ;
; 3.607 ; breg_ula:bregula|breg:breg|breg~110                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.062      ; 3.903      ;
; 3.612 ; breg_ula:bregula|breg:breg|breg~933                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.051      ; 3.897      ;
; 3.614 ; breg_ula:bregula|breg:breg|breg~485                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.056      ; 3.904      ;
; 3.628 ; breg_ula:bregula|breg:breg|breg~139                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.058      ; 3.920      ;
; 3.637 ; breg_ula:bregula|breg:breg|breg~716                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg6          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.034      ; 3.905      ;
; 3.639 ; breg_ula:bregula|breg:breg|breg~389                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.058      ; 3.931      ;
; 3.648 ; breg_ula:bregula|breg:breg|breg~1029                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.047      ; 3.929      ;
; 3.653 ; breg_ula:bregula|breg:breg|breg~490                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.040      ; 3.927      ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                              ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.191 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[5]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.894      ; 4.560      ;
; 1.647 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[3]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.895      ; 5.017      ;
; 1.691 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[5]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.894      ; 4.560      ;
; 1.902 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[7]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.894      ; 5.271      ;
; 2.147 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[3]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.895      ; 5.017      ;
; 2.372 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[2]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.895      ; 5.742      ;
; 2.402 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[7]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.894      ; 5.271      ;
; 2.422 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[4]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.896      ; 5.793      ;
; 2.547 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[9]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.896      ; 5.918      ;
; 2.806 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[6]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.894      ; 6.175      ;
; 2.806 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[8]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.894      ; 6.175      ;
; 2.872 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[2]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.895      ; 5.742      ;
; 2.922 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[4]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.896      ; 5.793      ;
; 3.047 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[9]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.896      ; 5.918      ;
; 3.098 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~537  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.859      ; 6.432      ;
; 3.099 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~441  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.859      ; 6.433      ;
; 3.294 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~883  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.878      ; 6.647      ;
; 3.306 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~708  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.858      ; 6.639      ;
; 3.306 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[6]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.894      ; 6.175      ;
; 3.306 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[8]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.894      ; 6.175      ;
; 3.318 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~633  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.861      ; 6.654      ;
; 3.321 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~665  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.861      ; 6.657      ;
; 3.358 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~803  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.873      ; 6.706      ;
; 3.423 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~894  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.870      ; 6.768      ;
; 3.465 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~519  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.898      ; 6.838      ;
; 3.494 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~562  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.895      ; 6.864      ;
; 3.538 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~612  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.857      ; 6.870      ;
; 3.540 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~676  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.857      ; 6.872      ;
; 3.598 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~537  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.859      ; 6.432      ;
; 3.599 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~441  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.859      ; 6.433      ;
; 3.669 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~964  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.858      ; 7.002      ;
; 3.682 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~936  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.882      ; 7.039      ;
; 3.684 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~693  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.882      ; 7.041      ;
; 3.722 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~559  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.899      ; 7.096      ;
; 3.767 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~996  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.855      ; 7.097      ;
; 3.767 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~868  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.855      ; 7.097      ;
; 3.767 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~793  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.841      ; 7.083      ;
; 3.794 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~883  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.878      ; 6.647      ;
; 3.800 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1060 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.853      ; 7.128      ;
; 3.806 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~580  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.868      ; 7.149      ;
; 3.806 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~708  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.858      ; 6.639      ;
; 3.818 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~633  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.861      ; 6.654      ;
; 3.821 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~665  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.861      ; 6.657      ;
; 3.825 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~548  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.849      ; 7.149      ;
; 3.825 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~516  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.849      ; 7.149      ;
; 3.827 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~292  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.851      ; 7.153      ;
; 3.858 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~803  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.873      ; 6.706      ;
; 3.869 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~839  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.898      ; 7.242      ;
; 3.901 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~643  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.873      ; 7.249      ;
; 3.904 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~172  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.885      ; 7.264      ;
; 3.907 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~290  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.882      ; 7.264      ;
; 3.909 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~43   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.874      ; 7.258      ;
; 3.909 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~836  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.862      ; 7.246      ;
; 3.910 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~107  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.874      ; 7.259      ;
; 3.920 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~857  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.887      ; 7.282      ;
; 3.923 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~894  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.870      ; 6.768      ;
; 3.938 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~864  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.893      ; 7.306      ;
; 3.944 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~505  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.893      ; 7.312      ;
; 3.947 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~358  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.899      ; 7.321      ;
; 3.962 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~100  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.879      ; 7.316      ;
; 3.965 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~519  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.898      ; 6.838      ;
; 3.975 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~932  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.872      ; 7.322      ;
; 3.987 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~772  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.870      ; 7.332      ;
; 3.987 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~900  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.870      ; 7.332      ;
; 3.989 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~484  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.876      ; 7.340      ;
; 3.994 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~562  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.895      ; 6.864      ;
; 4.009 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~377  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.849      ; 7.333      ;
; 4.013 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~185  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.872      ; 7.360      ;
; 4.016 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~249  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.872      ; 7.363      ;
; 4.030 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~926  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.872      ; 7.377      ;
; 4.038 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~612  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.857      ; 6.870      ;
; 4.040 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1028 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.867      ; 7.382      ;
; 4.040 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~818  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.895      ; 7.410      ;
; 4.040 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~676  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.857      ; 6.872      ;
; 4.041 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~356  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.867      ; 7.383      ;
; 4.054 ; breg_ula:bregula|breg:breg|breg~400                                                                                  ; breg_ula:bregula|breg:breg|breg~80   ; clk                                                                                                                  ; clk         ; 0.000        ; 0.013      ; 4.333      ;
; 4.057 ; breg_ula:bregula|breg:breg|breg~400                                                                                  ; breg_ula:bregula|breg:breg|breg~528  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.013      ; 4.336      ;
; 4.057 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~153  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.883      ; 7.415      ;
; 4.061 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~849  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.888      ; 7.424      ;
; 4.065 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~785  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.888      ; 7.428      ;
; 4.067 ; breg_ula:bregula|breg:breg|breg~391                                                                                  ; breg_ula:bregula|breg:breg|breg~519  ; clk                                                                                                                  ; clk         ; 0.000        ; -0.005     ; 4.328      ;
; 4.079 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_we_reg             ; breg_ula:bregula|breg:breg|breg~864  ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.040     ; 4.305      ;
; 4.079 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0       ; breg_ula:bregula|breg:breg|breg~864  ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.040     ; 4.305      ;
; 4.079 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1       ; breg_ula:bregula|breg:breg|breg~864  ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.040     ; 4.305      ;
; 4.079 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2       ; breg_ula:bregula|breg:breg|breg~864  ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.040     ; 4.305      ;
; 4.079 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3       ; breg_ula:bregula|breg:breg|breg~864  ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.040     ; 4.305      ;
; 4.079 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4       ; breg_ula:bregula|breg:breg|breg~864  ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.040     ; 4.305      ;
; 4.079 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5       ; breg_ula:bregula|breg:breg|breg~864  ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.040     ; 4.305      ;
; 4.079 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6       ; breg_ula:bregula|breg:breg|breg~864  ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.040     ; 4.305      ;
; 4.079 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7       ; breg_ula:bregula|breg:breg|breg~864  ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.040     ; 4.305      ;
; 4.087 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~685  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.882      ; 7.444      ;
; 4.089 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~697  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.889      ; 7.453      ;
; 4.103 ; breg_ula:bregula|breg:breg|breg~785                                                                                  ; breg_ula:bregula|breg:breg|breg~849  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 4.369      ;
; 4.107 ; breg_ula:bregula|breg:breg|breg~785                                                                                  ; breg_ula:bregula|breg:breg|breg~785  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 4.373      ;
; 4.164 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~569  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.892      ; 7.531      ;
; 4.168 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~729  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.892      ; 7.535      ;
; 4.169 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~964  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.858      ; 7.002      ;
; 4.171 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~260  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.855      ; 7.501      ;
; 4.172 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~740  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.868      ; 7.515      ;
; 4.173 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~57   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.850      ; 7.498      ;
+-------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------+
; -2.167 ; -2.167       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; -2.167 ; -2.167       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; -2.167 ; -2.167       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|combout       ;
; -2.167 ; -2.167       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|combout       ;
; -2.167 ; -2.167       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[2]|datac          ;
; -2.167 ; -2.167       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[2]|datac          ;
; -1.469 ; -1.469       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datad         ;
; -1.469 ; -1.469       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datad         ;
; -1.469 ; -1.469       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|combout      ;
; -1.469 ; -1.469       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|combout      ;
; -1.367 ; -1.367       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; -1.367 ; -1.367       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; -1.367 ; -1.367       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|combout       ;
; -1.367 ; -1.367       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|combout       ;
; -1.367 ; -1.367       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|datad         ;
; -1.367 ; -1.367       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|datad         ;
; -1.367 ; -1.367       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[2]|datac          ;
; -1.367 ; -1.367       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[2]|datac          ;
; -1.367 ; -1.367       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|combout      ;
; -1.367 ; -1.367       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|combout      ;
; -0.900 ; -0.900       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|combout      ;
; -0.900 ; -0.900       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|combout      ;
; -0.900 ; -0.900       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datab        ;
; -0.900 ; -0.900       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datab        ;
; -0.623 ; -0.623       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~1|combout     ;
; -0.623 ; -0.623       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~1|combout     ;
; -0.623 ; -0.623       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~0|dataa        ;
; -0.623 ; -0.623       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~0|dataa        ;
; -0.545 ; -0.545       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~0|combout      ;
; -0.545 ; -0.545       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~0|combout      ;
; -0.545 ; -0.545       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|datab        ;
; -0.545 ; -0.545       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|datab        ;
; -0.457 ; -0.457       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal3~0|combout     ;
; -0.457 ; -0.457       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal3~0|combout     ;
; -0.457 ; -0.457       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal5~0|combout     ;
; -0.457 ; -0.457       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal5~0|combout     ;
; -0.457 ; -0.457       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|dataa        ;
; -0.457 ; -0.457       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|dataa        ;
; -0.457 ; -0.457       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datad        ;
; -0.457 ; -0.457       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datad        ;
; -0.446 ; -0.446       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal6~0|combout     ;
; -0.446 ; -0.446       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal6~0|combout     ;
; -0.446 ; -0.446       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|datac        ;
; -0.446 ; -0.446       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|datac        ;
; -0.313 ; -0.313       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal3~0|combout     ;
; -0.313 ; -0.313       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal3~0|combout     ;
; -0.313 ; -0.313       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|dataa        ;
; -0.313 ; -0.313       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|dataa        ;
; -0.248 ; -0.248       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal1~1|combout     ;
; -0.248 ; -0.248       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal1~1|combout     ;
; -0.248 ; -0.248       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal4~0|combout     ;
; -0.248 ; -0.248       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal4~0|combout     ;
; -0.248 ; -0.248       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~0|datad        ;
; -0.248 ; -0.248       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~0|datad        ;
; -0.248 ; -0.248       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|datac        ;
; -0.248 ; -0.248       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|datac        ;
; -0.246 ; -0.246       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal1~1|combout     ;
; -0.246 ; -0.246       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal1~1|combout     ;
; -0.246 ; -0.246       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|datad        ;
; -0.246 ; -0.246       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|datad        ;
; -0.245 ; -0.245       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~1|combout     ;
; -0.245 ; -0.245       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~1|combout     ;
; -0.245 ; -0.245       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|datab        ;
; -0.245 ; -0.245       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|datab        ;
; 0.049  ; 0.049        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal1~0|combout     ;
; 0.049  ; 0.049        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal1~0|combout     ;
; 0.049  ; 0.049        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal1~1|datab       ;
; 0.049  ; 0.049        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal1~1|datab       ;
; 0.049  ; 0.049        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal4~0|combout     ;
; 0.049  ; 0.049        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal4~0|combout     ;
; 0.049  ; 0.049        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal4~0|datab       ;
; 0.049  ; 0.049        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal4~0|datab       ;
; 0.049  ; 0.049        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datac        ;
; 0.049  ; 0.049        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datac        ;
; 0.076  ; 0.076        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~0|combout     ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~0|combout     ;
; 0.076  ; 0.076        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~1|datac       ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~1|datac       ;
; 0.076  ; 0.076        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal5~0|datac       ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal5~0|datac       ;
; 0.076  ; 0.076        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal6~0|datac       ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal6~0|datac       ;
; 0.147  ; 0.147        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|combout     ;
; 0.147  ; 0.147        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|combout     ;
; 0.147  ; 0.147        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~1|datab       ;
; 0.147  ; 0.147        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~1|datab       ;
; 0.147  ; 0.147        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal3~0|datab       ;
; 0.147  ; 0.147        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal3~0|datab       ;
; 0.224  ; 0.224        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|combout     ;
; 0.224  ; 0.224        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|combout     ;
; 0.224  ; 0.224        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~1|combout     ;
; 0.224  ; 0.224        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~1|combout     ;
; 0.224  ; 0.224        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~1|datab       ;
; 0.224  ; 0.224        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~1|datab       ;
; 0.224  ; 0.224        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal3~0|datab       ;
; 0.224  ; 0.224        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal3~0|datab       ;
; 0.224  ; 0.224        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|dataa        ;
; 0.224  ; 0.224        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|dataa        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|dataa       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|dataa       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_mem'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~100  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~100  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1000 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1000 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1001 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1001 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1002 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1002 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1003 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1003 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1004 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1004 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1005 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1005 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1006 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1006 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1007 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1007 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1008 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1008 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1009 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1009 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~101  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~101  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1010 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1010 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1011 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1011 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1012 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1012 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1013 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1013 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1014 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1014 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1015 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1015 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1016 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1016 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1017 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1017 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1018 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1018 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1019 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1019 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~102  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~102  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1020 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1020 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1021 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1021 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1022 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1022 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1023 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1023 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1024 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1024 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1025 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1025 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1026 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1026 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1027 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1027 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1028 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1028 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1029 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1029 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~103  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~103  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1030 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1030 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1031 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1031 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1032 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1032 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1033 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1033 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1034 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1034 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1035 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1035 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1036 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1036 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1037 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1037 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1038 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1038 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1039 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1039 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~104  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~104  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1040 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1040 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1041 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1041 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1042 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1042 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1043 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1043 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1044 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; display0[*]  ; clk        ; 15.321 ; 15.321 ; Rise       ; clk             ;
;  display0[0] ; clk        ; 15.057 ; 15.057 ; Rise       ; clk             ;
;  display0[1] ; clk        ; 15.288 ; 15.288 ; Rise       ; clk             ;
;  display0[2] ; clk        ; 15.272 ; 15.272 ; Rise       ; clk             ;
;  display0[3] ; clk        ; 15.057 ; 15.057 ; Rise       ; clk             ;
;  display0[4] ; clk        ; 15.307 ; 15.307 ; Rise       ; clk             ;
;  display0[5] ; clk        ; 15.316 ; 15.316 ; Rise       ; clk             ;
;  display0[6] ; clk        ; 15.321 ; 15.321 ; Rise       ; clk             ;
; display1[*]  ; clk        ; 16.386 ; 16.386 ; Rise       ; clk             ;
;  display1[0] ; clk        ; 16.263 ; 16.263 ; Rise       ; clk             ;
;  display1[1] ; clk        ; 16.087 ; 16.087 ; Rise       ; clk             ;
;  display1[2] ; clk        ; 16.059 ; 16.059 ; Rise       ; clk             ;
;  display1[3] ; clk        ; 16.381 ; 16.381 ; Rise       ; clk             ;
;  display1[4] ; clk        ; 16.078 ; 16.078 ; Rise       ; clk             ;
;  display1[5] ; clk        ; 16.386 ; 16.386 ; Rise       ; clk             ;
;  display1[6] ; clk        ; 16.055 ; 16.055 ; Rise       ; clk             ;
; display2[*]  ; clk        ; 16.299 ; 16.299 ; Rise       ; clk             ;
;  display2[0] ; clk        ; 15.947 ; 15.947 ; Rise       ; clk             ;
;  display2[1] ; clk        ; 15.983 ; 15.983 ; Rise       ; clk             ;
;  display2[2] ; clk        ; 15.986 ; 15.986 ; Rise       ; clk             ;
;  display2[3] ; clk        ; 16.264 ; 16.264 ; Rise       ; clk             ;
;  display2[4] ; clk        ; 16.140 ; 16.140 ; Rise       ; clk             ;
;  display2[5] ; clk        ; 16.229 ; 16.229 ; Rise       ; clk             ;
;  display2[6] ; clk        ; 16.299 ; 16.299 ; Rise       ; clk             ;
; display3[*]  ; clk        ; 15.654 ; 15.654 ; Rise       ; clk             ;
;  display3[0] ; clk        ; 14.894 ; 14.894 ; Rise       ; clk             ;
;  display3[1] ; clk        ; 15.169 ; 15.169 ; Rise       ; clk             ;
;  display3[2] ; clk        ; 15.028 ; 15.028 ; Rise       ; clk             ;
;  display3[3] ; clk        ; 15.407 ; 15.407 ; Rise       ; clk             ;
;  display3[4] ; clk        ; 15.654 ; 15.654 ; Rise       ; clk             ;
;  display3[5] ; clk        ; 14.966 ; 14.966 ; Rise       ; clk             ;
;  display3[6] ; clk        ; 15.189 ; 15.189 ; Rise       ; clk             ;
; display4[*]  ; clk        ; 15.657 ; 15.657 ; Rise       ; clk             ;
;  display4[0] ; clk        ; 14.983 ; 14.983 ; Rise       ; clk             ;
;  display4[1] ; clk        ; 15.269 ; 15.269 ; Rise       ; clk             ;
;  display4[2] ; clk        ; 15.195 ; 15.195 ; Rise       ; clk             ;
;  display4[3] ; clk        ; 15.041 ; 15.041 ; Rise       ; clk             ;
;  display4[4] ; clk        ; 15.283 ; 15.283 ; Rise       ; clk             ;
;  display4[5] ; clk        ; 15.498 ; 15.498 ; Rise       ; clk             ;
;  display4[6] ; clk        ; 15.657 ; 15.657 ; Rise       ; clk             ;
; display5[*]  ; clk        ; 16.470 ; 16.470 ; Rise       ; clk             ;
;  display5[0] ; clk        ; 16.225 ; 16.225 ; Rise       ; clk             ;
;  display5[1] ; clk        ; 16.190 ; 16.190 ; Rise       ; clk             ;
;  display5[2] ; clk        ; 16.470 ; 16.470 ; Rise       ; clk             ;
;  display5[3] ; clk        ; 16.204 ; 16.204 ; Rise       ; clk             ;
;  display5[4] ; clk        ; 16.195 ; 16.195 ; Rise       ; clk             ;
;  display5[5] ; clk        ; 16.230 ; 16.230 ; Rise       ; clk             ;
;  display5[6] ; clk        ; 16.408 ; 16.408 ; Rise       ; clk             ;
; display6[*]  ; clk        ; 14.447 ; 14.447 ; Rise       ; clk             ;
;  display6[0] ; clk        ; 14.141 ; 14.141 ; Rise       ; clk             ;
;  display6[1] ; clk        ; 14.152 ; 14.152 ; Rise       ; clk             ;
;  display6[2] ; clk        ; 14.289 ; 14.289 ; Rise       ; clk             ;
;  display6[3] ; clk        ; 14.447 ; 14.447 ; Rise       ; clk             ;
;  display6[4] ; clk        ; 14.164 ; 14.164 ; Rise       ; clk             ;
;  display6[5] ; clk        ; 14.423 ; 14.423 ; Rise       ; clk             ;
;  display6[6] ; clk        ; 14.154 ; 14.154 ; Rise       ; clk             ;
; display7[*]  ; clk        ; 15.650 ; 15.650 ; Rise       ; clk             ;
;  display7[0] ; clk        ; 15.647 ; 15.647 ; Rise       ; clk             ;
;  display7[1] ; clk        ; 15.650 ; 15.650 ; Rise       ; clk             ;
;  display7[2] ; clk        ; 15.410 ; 15.410 ; Rise       ; clk             ;
;  display7[3] ; clk        ; 15.397 ; 15.397 ; Rise       ; clk             ;
;  display7[4] ; clk        ; 15.377 ; 15.377 ; Rise       ; clk             ;
;  display7[5] ; clk        ; 15.407 ; 15.407 ; Rise       ; clk             ;
;  display7[6] ; clk        ; 15.409 ; 15.409 ; Rise       ; clk             ;
; display0[*]  ; clk_mem    ; 18.433 ; 18.433 ; Rise       ; clk_mem         ;
;  display0[0] ; clk_mem    ; 18.169 ; 18.169 ; Rise       ; clk_mem         ;
;  display0[1] ; clk_mem    ; 18.400 ; 18.400 ; Rise       ; clk_mem         ;
;  display0[2] ; clk_mem    ; 18.384 ; 18.384 ; Rise       ; clk_mem         ;
;  display0[3] ; clk_mem    ; 18.169 ; 18.169 ; Rise       ; clk_mem         ;
;  display0[4] ; clk_mem    ; 18.419 ; 18.419 ; Rise       ; clk_mem         ;
;  display0[5] ; clk_mem    ; 18.428 ; 18.428 ; Rise       ; clk_mem         ;
;  display0[6] ; clk_mem    ; 18.433 ; 18.433 ; Rise       ; clk_mem         ;
; display1[*]  ; clk_mem    ; 19.497 ; 19.497 ; Rise       ; clk_mem         ;
;  display1[0] ; clk_mem    ; 19.374 ; 19.374 ; Rise       ; clk_mem         ;
;  display1[1] ; clk_mem    ; 19.198 ; 19.198 ; Rise       ; clk_mem         ;
;  display1[2] ; clk_mem    ; 19.170 ; 19.170 ; Rise       ; clk_mem         ;
;  display1[3] ; clk_mem    ; 19.492 ; 19.492 ; Rise       ; clk_mem         ;
;  display1[4] ; clk_mem    ; 19.189 ; 19.189 ; Rise       ; clk_mem         ;
;  display1[5] ; clk_mem    ; 19.497 ; 19.497 ; Rise       ; clk_mem         ;
;  display1[6] ; clk_mem    ; 19.166 ; 19.166 ; Rise       ; clk_mem         ;
; display2[*]  ; clk_mem    ; 19.520 ; 19.520 ; Rise       ; clk_mem         ;
;  display2[0] ; clk_mem    ; 19.168 ; 19.168 ; Rise       ; clk_mem         ;
;  display2[1] ; clk_mem    ; 19.204 ; 19.204 ; Rise       ; clk_mem         ;
;  display2[2] ; clk_mem    ; 19.207 ; 19.207 ; Rise       ; clk_mem         ;
;  display2[3] ; clk_mem    ; 19.485 ; 19.485 ; Rise       ; clk_mem         ;
;  display2[4] ; clk_mem    ; 19.361 ; 19.361 ; Rise       ; clk_mem         ;
;  display2[5] ; clk_mem    ; 19.450 ; 19.450 ; Rise       ; clk_mem         ;
;  display2[6] ; clk_mem    ; 19.520 ; 19.520 ; Rise       ; clk_mem         ;
; display3[*]  ; clk_mem    ; 18.849 ; 18.849 ; Rise       ; clk_mem         ;
;  display3[0] ; clk_mem    ; 18.089 ; 18.089 ; Rise       ; clk_mem         ;
;  display3[1] ; clk_mem    ; 18.364 ; 18.364 ; Rise       ; clk_mem         ;
;  display3[2] ; clk_mem    ; 18.223 ; 18.223 ; Rise       ; clk_mem         ;
;  display3[3] ; clk_mem    ; 18.602 ; 18.602 ; Rise       ; clk_mem         ;
;  display3[4] ; clk_mem    ; 18.849 ; 18.849 ; Rise       ; clk_mem         ;
;  display3[5] ; clk_mem    ; 18.161 ; 18.161 ; Rise       ; clk_mem         ;
;  display3[6] ; clk_mem    ; 18.384 ; 18.384 ; Rise       ; clk_mem         ;
; display4[*]  ; clk_mem    ; 18.831 ; 18.831 ; Rise       ; clk_mem         ;
;  display4[0] ; clk_mem    ; 18.168 ; 18.168 ; Rise       ; clk_mem         ;
;  display4[1] ; clk_mem    ; 18.443 ; 18.443 ; Rise       ; clk_mem         ;
;  display4[2] ; clk_mem    ; 18.380 ; 18.380 ; Rise       ; clk_mem         ;
;  display4[3] ; clk_mem    ; 18.219 ; 18.219 ; Rise       ; clk_mem         ;
;  display4[4] ; clk_mem    ; 18.464 ; 18.464 ; Rise       ; clk_mem         ;
;  display4[5] ; clk_mem    ; 18.671 ; 18.671 ; Rise       ; clk_mem         ;
;  display4[6] ; clk_mem    ; 18.831 ; 18.831 ; Rise       ; clk_mem         ;
; display5[*]  ; clk_mem    ; 19.617 ; 19.617 ; Rise       ; clk_mem         ;
;  display5[0] ; clk_mem    ; 19.372 ; 19.372 ; Rise       ; clk_mem         ;
;  display5[1] ; clk_mem    ; 19.337 ; 19.337 ; Rise       ; clk_mem         ;
;  display5[2] ; clk_mem    ; 19.617 ; 19.617 ; Rise       ; clk_mem         ;
;  display5[3] ; clk_mem    ; 19.351 ; 19.351 ; Rise       ; clk_mem         ;
;  display5[4] ; clk_mem    ; 19.342 ; 19.342 ; Rise       ; clk_mem         ;
;  display5[5] ; clk_mem    ; 19.377 ; 19.377 ; Rise       ; clk_mem         ;
;  display5[6] ; clk_mem    ; 19.555 ; 19.555 ; Rise       ; clk_mem         ;
; display6[*]  ; clk_mem    ; 17.694 ; 17.694 ; Rise       ; clk_mem         ;
;  display6[0] ; clk_mem    ; 17.387 ; 17.387 ; Rise       ; clk_mem         ;
;  display6[1] ; clk_mem    ; 17.396 ; 17.396 ; Rise       ; clk_mem         ;
;  display6[2] ; clk_mem    ; 17.509 ; 17.509 ; Rise       ; clk_mem         ;
;  display6[3] ; clk_mem    ; 17.694 ; 17.694 ; Rise       ; clk_mem         ;
;  display6[4] ; clk_mem    ; 17.403 ; 17.403 ; Rise       ; clk_mem         ;
;  display6[5] ; clk_mem    ; 17.661 ; 17.661 ; Rise       ; clk_mem         ;
;  display6[6] ; clk_mem    ; 17.390 ; 17.390 ; Rise       ; clk_mem         ;
; display7[*]  ; clk_mem    ; 18.823 ; 18.823 ; Rise       ; clk_mem         ;
;  display7[0] ; clk_mem    ; 18.820 ; 18.820 ; Rise       ; clk_mem         ;
;  display7[1] ; clk_mem    ; 18.823 ; 18.823 ; Rise       ; clk_mem         ;
;  display7[2] ; clk_mem    ; 18.583 ; 18.583 ; Rise       ; clk_mem         ;
;  display7[3] ; clk_mem    ; 18.570 ; 18.570 ; Rise       ; clk_mem         ;
;  display7[4] ; clk_mem    ; 18.550 ; 18.550 ; Rise       ; clk_mem         ;
;  display7[5] ; clk_mem    ; 18.580 ; 18.580 ; Rise       ; clk_mem         ;
;  display7[6] ; clk_mem    ; 18.582 ; 18.582 ; Rise       ; clk_mem         ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; display0[*]  ; clk        ; 11.640 ; 11.640 ; Rise       ; clk             ;
;  display0[0] ; clk        ; 11.640 ; 11.640 ; Rise       ; clk             ;
;  display0[1] ; clk        ; 11.872 ; 11.872 ; Rise       ; clk             ;
;  display0[2] ; clk        ; 11.849 ; 11.849 ; Rise       ; clk             ;
;  display0[3] ; clk        ; 11.640 ; 11.640 ; Rise       ; clk             ;
;  display0[4] ; clk        ; 11.890 ; 11.890 ; Rise       ; clk             ;
;  display0[5] ; clk        ; 11.899 ; 11.899 ; Rise       ; clk             ;
;  display0[6] ; clk        ; 11.904 ; 11.904 ; Rise       ; clk             ;
; display1[*]  ; clk        ; 10.745 ; 10.745 ; Rise       ; clk             ;
;  display1[0] ; clk        ; 10.971 ; 10.971 ; Rise       ; clk             ;
;  display1[1] ; clk        ; 10.777 ; 10.777 ; Rise       ; clk             ;
;  display1[2] ; clk        ; 10.762 ; 10.762 ; Rise       ; clk             ;
;  display1[3] ; clk        ; 11.086 ; 11.086 ; Rise       ; clk             ;
;  display1[4] ; clk        ; 10.783 ; 10.783 ; Rise       ; clk             ;
;  display1[5] ; clk        ; 11.076 ; 11.076 ; Rise       ; clk             ;
;  display1[6] ; clk        ; 10.745 ; 10.745 ; Rise       ; clk             ;
; display2[*]  ; clk        ; 10.424 ; 10.424 ; Rise       ; clk             ;
;  display2[0] ; clk        ; 10.424 ; 10.424 ; Rise       ; clk             ;
;  display2[1] ; clk        ; 10.460 ; 10.460 ; Rise       ; clk             ;
;  display2[2] ; clk        ; 10.463 ; 10.463 ; Rise       ; clk             ;
;  display2[3] ; clk        ; 10.740 ; 10.740 ; Rise       ; clk             ;
;  display2[4] ; clk        ; 10.617 ; 10.617 ; Rise       ; clk             ;
;  display2[5] ; clk        ; 10.705 ; 10.705 ; Rise       ; clk             ;
;  display2[6] ; clk        ; 10.776 ; 10.776 ; Rise       ; clk             ;
; display3[*]  ; clk        ; 11.702 ; 11.702 ; Rise       ; clk             ;
;  display3[0] ; clk        ; 11.702 ; 11.702 ; Rise       ; clk             ;
;  display3[1] ; clk        ; 11.979 ; 11.979 ; Rise       ; clk             ;
;  display3[2] ; clk        ; 11.831 ; 11.831 ; Rise       ; clk             ;
;  display3[3] ; clk        ; 12.212 ; 12.212 ; Rise       ; clk             ;
;  display3[4] ; clk        ; 12.488 ; 12.488 ; Rise       ; clk             ;
;  display3[5] ; clk        ; 11.770 ; 11.770 ; Rise       ; clk             ;
;  display3[6] ; clk        ; 11.992 ; 11.992 ; Rise       ; clk             ;
; display4[*]  ; clk        ; 10.679 ; 10.679 ; Rise       ; clk             ;
;  display4[0] ; clk        ; 10.679 ; 10.679 ; Rise       ; clk             ;
;  display4[1] ; clk        ; 10.966 ; 10.966 ; Rise       ; clk             ;
;  display4[2] ; clk        ; 10.888 ; 10.888 ; Rise       ; clk             ;
;  display4[3] ; clk        ; 10.737 ; 10.737 ; Rise       ; clk             ;
;  display4[4] ; clk        ; 10.980 ; 10.980 ; Rise       ; clk             ;
;  display4[5] ; clk        ; 11.193 ; 11.193 ; Rise       ; clk             ;
;  display4[6] ; clk        ; 11.354 ; 11.354 ; Rise       ; clk             ;
; display5[*]  ; clk        ; 11.162 ; 11.162 ; Rise       ; clk             ;
;  display5[0] ; clk        ; 11.197 ; 11.197 ; Rise       ; clk             ;
;  display5[1] ; clk        ; 11.162 ; 11.162 ; Rise       ; clk             ;
;  display5[2] ; clk        ; 11.442 ; 11.442 ; Rise       ; clk             ;
;  display5[3] ; clk        ; 11.175 ; 11.175 ; Rise       ; clk             ;
;  display5[4] ; clk        ; 11.187 ; 11.187 ; Rise       ; clk             ;
;  display5[5] ; clk        ; 11.198 ; 11.198 ; Rise       ; clk             ;
;  display5[6] ; clk        ; 11.375 ; 11.375 ; Rise       ; clk             ;
; display6[*]  ; clk        ; 10.683 ; 10.683 ; Rise       ; clk             ;
;  display6[0] ; clk        ; 10.683 ; 10.683 ; Rise       ; clk             ;
;  display6[1] ; clk        ; 10.699 ; 10.699 ; Rise       ; clk             ;
;  display6[2] ; clk        ; 10.837 ; 10.837 ; Rise       ; clk             ;
;  display6[3] ; clk        ; 10.994 ; 10.994 ; Rise       ; clk             ;
;  display6[4] ; clk        ; 10.710 ; 10.710 ; Rise       ; clk             ;
;  display6[5] ; clk        ; 10.969 ; 10.969 ; Rise       ; clk             ;
;  display6[6] ; clk        ; 10.701 ; 10.701 ; Rise       ; clk             ;
; display7[*]  ; clk        ; 11.613 ; 11.613 ; Rise       ; clk             ;
;  display7[0] ; clk        ; 11.887 ; 11.887 ; Rise       ; clk             ;
;  display7[1] ; clk        ; 11.886 ; 11.886 ; Rise       ; clk             ;
;  display7[2] ; clk        ; 11.656 ; 11.656 ; Rise       ; clk             ;
;  display7[3] ; clk        ; 11.634 ; 11.634 ; Rise       ; clk             ;
;  display7[4] ; clk        ; 11.613 ; 11.613 ; Rise       ; clk             ;
;  display7[5] ; clk        ; 11.647 ; 11.647 ; Rise       ; clk             ;
;  display7[6] ; clk        ; 11.654 ; 11.654 ; Rise       ; clk             ;
; display0[*]  ; clk_mem    ; 14.321 ; 14.321 ; Rise       ; clk_mem         ;
;  display0[0] ; clk_mem    ; 14.321 ; 14.321 ; Rise       ; clk_mem         ;
;  display0[1] ; clk_mem    ; 14.550 ; 14.550 ; Rise       ; clk_mem         ;
;  display0[2] ; clk_mem    ; 14.536 ; 14.536 ; Rise       ; clk_mem         ;
;  display0[3] ; clk_mem    ; 14.321 ; 14.321 ; Rise       ; clk_mem         ;
;  display0[4] ; clk_mem    ; 14.569 ; 14.569 ; Rise       ; clk_mem         ;
;  display0[5] ; clk_mem    ; 14.578 ; 14.578 ; Rise       ; clk_mem         ;
;  display0[6] ; clk_mem    ; 14.583 ; 14.583 ; Rise       ; clk_mem         ;
; display1[*]  ; clk_mem    ; 13.494 ; 13.494 ; Rise       ; clk_mem         ;
;  display1[0] ; clk_mem    ; 13.720 ; 13.720 ; Rise       ; clk_mem         ;
;  display1[1] ; clk_mem    ; 13.526 ; 13.526 ; Rise       ; clk_mem         ;
;  display1[2] ; clk_mem    ; 13.511 ; 13.511 ; Rise       ; clk_mem         ;
;  display1[3] ; clk_mem    ; 13.835 ; 13.835 ; Rise       ; clk_mem         ;
;  display1[4] ; clk_mem    ; 13.532 ; 13.532 ; Rise       ; clk_mem         ;
;  display1[5] ; clk_mem    ; 13.825 ; 13.825 ; Rise       ; clk_mem         ;
;  display1[6] ; clk_mem    ; 13.494 ; 13.494 ; Rise       ; clk_mem         ;
; display2[*]  ; clk_mem    ; 13.332 ; 13.332 ; Rise       ; clk_mem         ;
;  display2[0] ; clk_mem    ; 13.332 ; 13.332 ; Rise       ; clk_mem         ;
;  display2[1] ; clk_mem    ; 13.368 ; 13.368 ; Rise       ; clk_mem         ;
;  display2[2] ; clk_mem    ; 13.371 ; 13.371 ; Rise       ; clk_mem         ;
;  display2[3] ; clk_mem    ; 13.648 ; 13.648 ; Rise       ; clk_mem         ;
;  display2[4] ; clk_mem    ; 13.525 ; 13.525 ; Rise       ; clk_mem         ;
;  display2[5] ; clk_mem    ; 13.613 ; 13.613 ; Rise       ; clk_mem         ;
;  display2[6] ; clk_mem    ; 13.684 ; 13.684 ; Rise       ; clk_mem         ;
; display3[*]  ; clk_mem    ; 14.746 ; 14.746 ; Rise       ; clk_mem         ;
;  display3[0] ; clk_mem    ; 14.746 ; 14.746 ; Rise       ; clk_mem         ;
;  display3[1] ; clk_mem    ; 15.023 ; 15.023 ; Rise       ; clk_mem         ;
;  display3[2] ; clk_mem    ; 14.875 ; 14.875 ; Rise       ; clk_mem         ;
;  display3[3] ; clk_mem    ; 15.256 ; 15.256 ; Rise       ; clk_mem         ;
;  display3[4] ; clk_mem    ; 15.510 ; 15.510 ; Rise       ; clk_mem         ;
;  display3[5] ; clk_mem    ; 14.814 ; 14.814 ; Rise       ; clk_mem         ;
;  display3[6] ; clk_mem    ; 15.036 ; 15.036 ; Rise       ; clk_mem         ;
; display4[*]  ; clk_mem    ; 13.655 ; 13.655 ; Rise       ; clk_mem         ;
;  display4[0] ; clk_mem    ; 13.655 ; 13.655 ; Rise       ; clk_mem         ;
;  display4[1] ; clk_mem    ; 13.930 ; 13.930 ; Rise       ; clk_mem         ;
;  display4[2] ; clk_mem    ; 13.867 ; 13.867 ; Rise       ; clk_mem         ;
;  display4[3] ; clk_mem    ; 13.706 ; 13.706 ; Rise       ; clk_mem         ;
;  display4[4] ; clk_mem    ; 13.951 ; 13.951 ; Rise       ; clk_mem         ;
;  display4[5] ; clk_mem    ; 14.158 ; 14.158 ; Rise       ; clk_mem         ;
;  display4[6] ; clk_mem    ; 14.318 ; 14.318 ; Rise       ; clk_mem         ;
; display5[*]  ; clk_mem    ; 13.648 ; 13.648 ; Rise       ; clk_mem         ;
;  display5[0] ; clk_mem    ; 13.684 ; 13.684 ; Rise       ; clk_mem         ;
;  display5[1] ; clk_mem    ; 13.648 ; 13.648 ; Rise       ; clk_mem         ;
;  display5[2] ; clk_mem    ; 13.928 ; 13.928 ; Rise       ; clk_mem         ;
;  display5[3] ; clk_mem    ; 13.660 ; 13.660 ; Rise       ; clk_mem         ;
;  display5[4] ; clk_mem    ; 13.679 ; 13.679 ; Rise       ; clk_mem         ;
;  display5[5] ; clk_mem    ; 13.688 ; 13.688 ; Rise       ; clk_mem         ;
;  display5[6] ; clk_mem    ; 13.842 ; 13.842 ; Rise       ; clk_mem         ;
; display6[*]  ; clk_mem    ; 12.948 ; 12.948 ; Rise       ; clk_mem         ;
;  display6[0] ; clk_mem    ; 12.948 ; 12.948 ; Rise       ; clk_mem         ;
;  display6[1] ; clk_mem    ; 12.964 ; 12.964 ; Rise       ; clk_mem         ;
;  display6[2] ; clk_mem    ; 13.102 ; 13.102 ; Rise       ; clk_mem         ;
;  display6[3] ; clk_mem    ; 13.259 ; 13.259 ; Rise       ; clk_mem         ;
;  display6[4] ; clk_mem    ; 12.975 ; 12.975 ; Rise       ; clk_mem         ;
;  display6[5] ; clk_mem    ; 13.234 ; 13.234 ; Rise       ; clk_mem         ;
;  display6[6] ; clk_mem    ; 12.966 ; 12.966 ; Rise       ; clk_mem         ;
; display7[*]  ; clk_mem    ; 14.776 ; 14.776 ; Rise       ; clk_mem         ;
;  display7[0] ; clk_mem    ; 15.050 ; 15.050 ; Rise       ; clk_mem         ;
;  display7[1] ; clk_mem    ; 15.049 ; 15.049 ; Rise       ; clk_mem         ;
;  display7[2] ; clk_mem    ; 14.819 ; 14.819 ; Rise       ; clk_mem         ;
;  display7[3] ; clk_mem    ; 14.797 ; 14.797 ; Rise       ; clk_mem         ;
;  display7[4] ; clk_mem    ; 14.776 ; 14.776 ; Rise       ; clk_mem         ;
;  display7[5] ; clk_mem    ; 14.810 ; 14.810 ; Rise       ; clk_mem         ;
;  display7[6] ; clk_mem    ; 14.817 ; 14.817 ; Rise       ; clk_mem         ;
+--------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                                  ; -7.890 ; -7457.365     ;
; clk_mem                                                                                                              ; -6.530 ; -287.115      ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -1.472 ; -1.472        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -1.995 ; -1.995        ;
; clk_mem                                                                                                              ; 0.418  ; 0.000         ;
; clk                                                                                                                  ; 0.598  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_mem                                                                                                              ; -2.000 ; -397.684      ;
; clk                                                                                                                  ; -1.380 ; -1033.380     ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.679 ; -9.692        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.890 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.869      ;
; -7.890 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.869      ;
; -7.890 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.869      ;
; -7.890 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.869      ;
; -7.890 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.869      ;
; -7.890 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.869      ;
; -7.890 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.869      ;
; -7.890 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[5]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.869      ;
; -7.870 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.849      ;
; -7.870 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.849      ;
; -7.870 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.849      ;
; -7.870 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.849      ;
; -7.870 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.849      ;
; -7.870 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.849      ;
; -7.870 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.849      ;
; -7.870 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[4]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.849      ;
; -7.867 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[9]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.846      ;
; -7.867 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[9]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.846      ;
; -7.867 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[9]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.846      ;
; -7.867 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[9]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.846      ;
; -7.867 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[9]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.846      ;
; -7.867 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[9]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.846      ;
; -7.867 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[9]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.846      ;
; -7.867 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[9]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.846      ;
; -7.855 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[8]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.834      ;
; -7.855 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[8]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.834      ;
; -7.855 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[8]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.834      ;
; -7.855 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[8]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.834      ;
; -7.855 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[8]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.834      ;
; -7.855 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[8]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.834      ;
; -7.855 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[8]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.834      ;
; -7.855 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[8]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.834      ;
; -7.854 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.833      ;
; -7.854 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.833      ;
; -7.854 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.833      ;
; -7.854 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.833      ;
; -7.854 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.833      ;
; -7.854 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.833      ;
; -7.854 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.833      ;
; -7.854 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[7]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.833      ;
; -7.852 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.831      ;
; -7.852 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.831      ;
; -7.852 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.831      ;
; -7.852 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.831      ;
; -7.852 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.831      ;
; -7.852 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.831      ;
; -7.852 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.831      ;
; -7.852 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[6]              ; clk_mem      ; clk         ; 1.000        ; -0.053     ; 8.831      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~166 ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.771      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~230 ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.771      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~379 ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 8.784      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~59  ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 8.784      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~166 ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.771      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~166 ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.771      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~166 ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.771      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~166 ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.771      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~166 ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.771      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~166 ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.771      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~166 ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.771      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~230 ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.771      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~230 ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.771      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~230 ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.771      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~230 ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.771      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~230 ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.771      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~230 ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.771      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~230 ; clk_mem      ; clk         ; 1.000        ; -0.075     ; 8.771      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~379 ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 8.784      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~379 ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 8.784      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~379 ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 8.784      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~379 ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 8.784      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~379 ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 8.784      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~379 ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 8.784      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~379 ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 8.784      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~59  ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 8.784      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~59  ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 8.784      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~59  ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 8.784      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; breg_ula:bregula|breg:breg|breg~59  ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 8.784      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; breg_ula:bregula|breg:breg|breg~59  ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 8.784      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; breg_ula:bregula|breg:breg|breg~59  ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 8.784      ;
; -7.814 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; breg_ula:bregula|breg:breg|breg~59  ; clk_mem      ; clk         ; 1.000        ; -0.062     ; 8.784      ;
; -7.807 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 8.785      ;
; -7.807 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 8.785      ;
; -7.807 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 8.785      ;
; -7.807 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 8.785      ;
; -7.807 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 8.785      ;
; -7.807 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 8.785      ;
; -7.807 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 8.785      ;
; -7.807 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[2]              ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 8.785      ;
; -7.799 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; pc:PC_P|address_out[3]              ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 8.777      ;
; -7.799 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; pc:PC_P|address_out[3]              ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 8.777      ;
; -7.799 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; pc:PC_P|address_out[3]              ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 8.777      ;
; -7.799 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; pc:PC_P|address_out[3]              ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 8.777      ;
; -7.799 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; pc:PC_P|address_out[3]              ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 8.777      ;
; -7.799 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; pc:PC_P|address_out[3]              ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 8.777      ;
; -7.799 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; pc:PC_P|address_out[3]              ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 8.777      ;
; -7.799 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; pc:PC_P|address_out[3]              ; clk_mem      ; clk         ; 1.000        ; -0.054     ; 8.777      ;
; -7.796 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~518 ; clk_mem      ; clk         ; 1.000        ; -0.087     ; 8.741      ;
; -7.796 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; breg_ula:bregula|breg:breg|breg~518 ; clk_mem      ; clk         ; 1.000        ; -0.087     ; 8.741      ;
; -7.796 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; breg_ula:bregula|breg:breg|breg~518 ; clk_mem      ; clk         ; 1.000        ; -0.087     ; 8.741      ;
; -7.796 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; breg_ula:bregula|breg:breg|breg~518 ; clk_mem      ; clk         ; 1.000        ; -0.087     ; 8.741      ;
+--------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_mem'                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.530 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.523      ;
; -6.530 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.523      ;
; -6.530 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.523      ;
; -6.530 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.523      ;
; -6.530 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.523      ;
; -6.530 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.523      ;
; -6.530 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.523      ;
; -6.530 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.523      ;
; -6.421 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.409      ;
; -6.421 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.409      ;
; -6.421 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.409      ;
; -6.421 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.409      ;
; -6.421 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.409      ;
; -6.421 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.409      ;
; -6.421 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.409      ;
; -6.421 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.409      ;
; -6.264 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.252      ;
; -6.264 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.252      ;
; -6.264 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.252      ;
; -6.264 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.252      ;
; -6.264 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.252      ;
; -6.264 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.252      ;
; -6.264 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.252      ;
; -6.264 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.252      ;
; -6.261 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.249      ;
; -6.261 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.249      ;
; -6.261 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.249      ;
; -6.261 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.249      ;
; -6.261 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.249      ;
; -6.261 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.249      ;
; -6.261 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.249      ;
; -6.261 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.249      ;
; -6.257 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.250      ;
; -6.257 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.250      ;
; -6.257 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.250      ;
; -6.257 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.250      ;
; -6.257 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.250      ;
; -6.257 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.250      ;
; -6.257 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.250      ;
; -6.257 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.250      ;
; -6.242 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.235      ;
; -6.242 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.235      ;
; -6.242 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.235      ;
; -6.242 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.235      ;
; -6.242 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.235      ;
; -6.242 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.235      ;
; -6.242 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.235      ;
; -6.242 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.235      ;
; -6.241 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.229      ;
; -6.241 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.229      ;
; -6.241 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.229      ;
; -6.241 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.229      ;
; -6.241 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.229      ;
; -6.241 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.229      ;
; -6.241 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.229      ;
; -6.241 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.229      ;
; -6.227 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.220      ;
; -6.227 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.220      ;
; -6.227 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.220      ;
; -6.227 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.220      ;
; -6.227 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.220      ;
; -6.227 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.220      ;
; -6.227 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.220      ;
; -6.227 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.220      ;
; -6.171 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.159      ;
; -6.171 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.159      ;
; -6.171 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.159      ;
; -6.171 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.159      ;
; -6.171 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.159      ;
; -6.171 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.159      ;
; -6.171 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.159      ;
; -6.171 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.159      ;
; -6.145 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.138      ;
; -6.145 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.138      ;
; -6.145 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.138      ;
; -6.145 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.138      ;
; -6.145 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.138      ;
; -6.145 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.138      ;
; -6.145 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.138      ;
; -6.145 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.138      ;
; -6.132 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.125      ;
; -6.132 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.125      ;
; -6.132 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.125      ;
; -6.132 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.125      ;
; -6.132 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.125      ;
; -6.132 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.125      ;
; -6.132 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.125      ;
; -6.132 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.125      ;
; -6.128 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.116      ;
; -6.128 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.116      ;
; -6.128 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.116      ;
; -6.128 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.116      ;
; -6.128 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.116      ;
; -6.128 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.116      ;
; -6.128 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.116      ;
; -6.128 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ; clk_mem      ; clk_mem     ; 1.000        ; -0.011     ; 7.116      ;
; -6.112 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.105      ;
; -6.112 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.105      ;
; -6.112 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.105      ;
; -6.112 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ; clk_mem      ; clk_mem     ; 1.000        ; -0.006     ; 7.105      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                            ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.472 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.503      ; 3.063      ;
; -1.472 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.503      ; 3.063      ;
; -1.472 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.503      ; 3.063      ;
; -1.472 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.503      ; 3.063      ;
; -1.472 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.503      ; 3.063      ;
; -1.472 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.503      ; 3.063      ;
; -1.472 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.503      ; 3.063      ;
; -0.709 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.766      ; 3.063      ;
; -0.709 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.766      ; 3.063      ;
; -0.709 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.766      ; 3.063      ;
; -0.709 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.766      ; 3.063      ;
; -0.709 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.766      ; 3.063      ;
; -0.709 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.766      ; 3.063      ;
; -0.709 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.766      ; 3.063      ;
; 0.447  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.300      ; 3.063      ;
; 0.710  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.563      ; 3.063      ;
; 0.947  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.300      ; 3.063      ;
; 1.210  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.563      ; 3.063      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                            ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.995 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.479      ; 2.606      ;
; -1.934 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.418      ; 2.606      ;
; -1.495 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.479      ; 2.606      ;
; -1.434 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.418      ; 2.606      ;
; -0.015 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.621      ; 2.606      ;
; -0.015 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.621      ; 2.606      ;
; -0.015 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.621      ; 2.606      ;
; -0.015 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.621      ; 2.606      ;
; -0.015 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.621      ; 2.606      ;
; -0.015 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.621      ; 2.606      ;
; -0.015 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.621      ; 2.606      ;
; 0.424  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.682      ; 2.606      ;
; 0.424  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.682      ; 2.606      ;
; 0.424  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.682      ; 2.606      ;
; 0.424  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.682      ; 2.606      ;
; 0.424  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.682      ; 2.606      ;
; 0.424  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.682      ; 2.606      ;
; 0.424  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.682      ; 2.606      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_mem'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                               ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.418 ; pc:PC_P|address_out[7]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.053      ; 0.609      ;
; 0.418 ; pc:PC_P|address_out[2]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.054      ; 0.610      ;
; 0.419 ; pc:PC_P|address_out[3]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.054      ; 0.611      ;
; 0.421 ; pc:PC_P|address_out[8]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.053      ; 0.612      ;
; 0.426 ; pc:PC_P|address_out[4]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.053      ; 0.617      ;
; 0.426 ; pc:PC_P|address_out[7]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg5 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.055      ; 0.619      ;
; 0.426 ; pc:PC_P|address_out[2]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg0 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.056      ; 0.620      ;
; 0.427 ; pc:PC_P|address_out[5]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.053      ; 0.618      ;
; 0.428 ; pc:PC_P|address_out[9]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.053      ; 0.619      ;
; 0.478 ; pc:PC_P|address_out[6]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.053      ; 0.669      ;
; 0.504 ; pc:PC_P|address_out[4]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; -0.014     ; 0.628      ;
; 0.537 ; pc:PC_P|address_out[9]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg7 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.055      ; 0.730      ;
; 0.542 ; pc:PC_P|address_out[8]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg6 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.055      ; 0.735      ;
; 0.551 ; pc:PC_P|address_out[5]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg3 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.055      ; 0.744      ;
; 0.553 ; pc:PC_P|address_out[3]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg1 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.056      ; 0.747      ;
; 0.568 ; pc:PC_P|address_out[6]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg4 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.055      ; 0.761      ;
; 0.572 ; pc:PC_P|address_out[4]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a11~porta_address_reg2 ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.055      ; 0.765      ;
; 0.608 ; pc:PC_P|address_out[9]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; -0.014     ; 0.732      ;
; 0.614 ; pc:PC_P|address_out[5]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; -0.014     ; 0.738      ;
; 0.623 ; pc:PC_P|address_out[7]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; -0.014     ; 0.747      ;
; 0.628 ; pc:PC_P|address_out[8]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; -0.014     ; 0.752      ;
; 0.640 ; pc:PC_P|address_out[2]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; -0.013     ; 0.765      ;
; 0.642 ; pc:PC_P|address_out[3]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; -0.013     ; 0.767      ;
; 0.651 ; pc:PC_P|address_out[6]                                                                                               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; clk                                                                                                                  ; clk_mem     ; 0.000        ; -0.014     ; 0.775      ;
; 1.052 ; breg_ula:bregula|breg:breg|breg~526                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.065      ; 1.255      ;
; 1.124 ; breg_ula:bregula|breg:breg|breg~718                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.064      ; 1.326      ;
; 1.231 ; breg_ula:bregula|breg:breg|breg~395                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.060      ; 1.429      ;
; 1.292 ; breg_ula:bregula|breg:breg|breg~523                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.069      ; 1.499      ;
; 1.317 ; breg_ula:bregula|breg:breg|breg~334                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.066      ; 1.521      ;
; 1.354 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_we_reg              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 1.853      ; 3.467      ;
; 1.358 ; breg_ula:bregula|breg:breg|breg~994                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.071      ; 1.567      ;
; 1.371 ; breg_ula:bregula|breg:breg|breg~544                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg8         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.064      ; 1.573      ;
; 1.376 ; breg_ula:bregula|breg:breg|breg~747                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.055      ; 1.569      ;
; 1.377 ; breg_ula:bregula|breg:breg|breg~740                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.067      ; 1.582      ;
; 1.388 ; breg_ula:bregula|breg:breg|breg~736                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg8         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.048      ; 1.574      ;
; 1.392 ; breg_ula:bregula|breg:breg|breg~142                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.065      ; 1.595      ;
; 1.405 ; breg_ula:bregula|breg:breg|breg~272                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.074      ; 1.617      ;
; 1.407 ; breg_ula:bregula|breg:breg|breg~782                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.059      ; 1.604      ;
; 1.431 ; breg_ula:bregula|breg:breg|breg~390                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.041      ; 1.610      ;
; 1.450 ; breg_ula:bregula|breg:breg|breg~381                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg5         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.058      ; 1.646      ;
; 1.460 ; breg_ula:bregula|breg:breg|breg~590                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.052      ; 1.650      ;
; 1.461 ; breg_ula:bregula|breg:breg|breg~915                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.061      ; 1.660      ;
; 1.461 ; breg_ula:bregula|breg:breg|breg~391                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.041      ; 1.640      ;
; 1.463 ; breg_ula:bregula|breg:breg|breg~375                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg17         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.039      ; 1.640      ;
; 1.481 ; breg_ula:bregula|breg:breg|breg~302                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.066      ; 1.685      ;
; 1.483 ; breg_ula:bregula|breg:breg|breg~934                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.042      ; 1.663      ;
; 1.489 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_we_reg               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem     ; 0.000        ; 1.858      ; 3.607      ;
; 1.505 ; breg_ula:bregula|breg:breg|breg~80                                                                                   ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.078      ; 1.721      ;
; 1.507 ; breg_ula:bregula|breg:breg|breg~774                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.046      ; 1.691      ;
; 1.519 ; breg_ula:bregula|breg:breg|breg~753                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg11         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.040      ; 1.697      ;
; 1.533 ; breg_ula:bregula|breg:breg|breg~672                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg8         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.073      ; 1.744      ;
; 1.535 ; breg_ula:bregula|breg:breg|breg~263                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.049      ; 1.722      ;
; 1.537 ; breg_ula:bregula|breg:breg|breg~796                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.035      ; 1.710      ;
; 1.538 ; breg_ula:bregula|breg:breg|breg~139                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.060      ; 1.736      ;
; 1.556 ; breg_ula:bregula|breg:breg|breg~110                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.065      ; 1.759      ;
; 1.559 ; breg_ula:bregula|breg:breg|breg~907                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.051      ; 1.748      ;
; 1.561 ; breg_ula:bregula|breg:breg|breg~262                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.049      ; 1.748      ;
; 1.562 ; breg_ula:bregula|breg:breg|breg~942                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.080      ; 1.780      ;
; 1.565 ; breg_ula:bregula|breg:breg|breg~490                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.046      ; 1.749      ;
; 1.566 ; breg_ula:bregula|breg:breg|breg~522                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.046      ; 1.750      ;
; 1.569 ; breg_ula:bregula|breg:breg|breg~716                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg6          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.041      ; 1.748      ;
; 1.574 ; breg_ula:bregula|breg:breg|breg~477                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg5         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.060      ; 1.772      ;
; 1.580 ; breg_ula:bregula|breg:breg|breg~430                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.073      ; 1.791      ;
; 1.583 ; breg_ula:bregula|breg:breg|breg~203                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.077      ; 1.798      ;
; 1.590 ; breg_ula:bregula|breg:breg|breg~485                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.060      ; 1.788      ;
; 1.593 ; breg_ula:bregula|breg:breg|breg~389                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.062      ; 1.793      ;
; 1.601 ; breg_ula:bregula|breg:breg|breg~998                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.042      ; 1.781      ;
; 1.604 ; breg_ula:bregula|breg:breg|breg~933                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.056      ; 1.798      ;
; 1.610 ; breg_ula:bregula|breg:breg|breg~447                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg7         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.055      ; 1.803      ;
; 1.611 ; breg_ula:bregula|breg:breg|breg~971                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.052      ; 1.801      ;
; 1.618 ; breg_ula:bregula|breg:breg|breg~1038                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.059      ; 1.815      ;
; 1.618 ; breg_ula:bregula|breg:breg|breg~549                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.060      ; 1.816      ;
; 1.622 ; breg_ula:bregula|breg:breg|breg~1029                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.051      ; 1.811      ;
; 1.623 ; breg_ula:bregula|breg:breg|breg~798                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg6         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.061      ; 1.822      ;
; 1.629 ; breg_ula:bregula|breg:breg|breg~743                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.045      ; 1.812      ;
; 1.632 ; breg_ula:bregula|breg:breg|breg~977                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg11         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.040      ; 1.810      ;
; 1.637 ; breg_ula:bregula|breg:breg|breg~371                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.074      ; 1.849      ;
; 1.645 ; breg_ula:bregula|breg:breg|breg~925                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg5         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.056      ; 1.839      ;
; 1.645 ; breg_ula:bregula|breg:breg|breg~467                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.064      ; 1.847      ;
; 1.649 ; breg_ula:bregula|breg:breg|breg~550                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.042      ; 1.829      ;
; 1.649 ; breg_ula:bregula|breg:breg|breg~508                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg4         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.045      ; 1.832      ;
; 1.656 ; breg_ula:bregula|breg:breg|breg~336                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.091      ; 1.885      ;
; 1.662 ; breg_ula:bregula|breg:breg|breg~1009                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg11         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.040      ; 1.840      ;
; 1.663 ; breg_ula:bregula|breg:breg|breg~455                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.048      ; 1.849      ;
; 1.667 ; breg_ula:bregula|breg:breg|breg~427                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.073      ; 1.878      ;
; 1.669 ; breg_ula:bregula|breg:breg|breg~851                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.062      ; 1.869      ;
; 1.671 ; breg_ula:bregula|breg:breg|breg~976                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.045      ; 1.854      ;
; 1.671 ; breg_ula:bregula|breg:breg|breg~1002                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.040      ; 1.849      ;
; 1.671 ; breg_ula:bregula|breg:breg|breg~967                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.052      ; 1.861      ;
; 1.675 ; breg_ula:bregula|breg:breg|breg~398                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.066      ; 1.879      ;
; 1.676 ; breg_ula:bregula|breg:breg|breg~1006                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.040      ; 1.854      ;
; 1.677 ; breg_ula:bregula|breg:breg|breg~548                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.084      ; 1.899      ;
; 1.677 ; breg_ula:bregula|breg:breg|breg~199                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.049      ; 1.864      ;
; 1.685 ; breg_ula:bregula|breg:breg|breg~614                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.042      ; 1.865      ;
; 1.686 ; breg_ula:bregula|breg:breg|breg~761                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg1         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.042      ; 1.866      ;
; 1.686 ; breg_ula:bregula|breg:breg|breg~974                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8          ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.045      ; 1.869      ;
; 1.687 ; breg_ula:bregula|breg:breg|breg~516                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.084      ; 1.909      ;
; 1.692 ; breg_ula:bregula|breg:breg|breg~292                                                                                  ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.083      ; 1.913      ;
; 1.695 ; breg_ula:bregula|breg:breg|breg~1058                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10        ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.081      ; 1.914      ;
; 1.696 ; breg_ula:bregula|breg:breg|breg~1010                                                                                 ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12         ; clk                                                                                                                  ; clk_mem     ; 0.000        ; 0.040      ; 1.874      ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                              ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.598 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[5]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.811      ; 2.683      ;
; 0.801 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[3]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.810      ; 2.885      ;
; 0.917 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[7]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.811      ; 3.002      ;
; 1.098 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[5]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.811      ; 2.683      ;
; 1.157 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[2]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.810      ; 3.241      ;
; 1.202 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[4]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.811      ; 3.287      ;
; 1.257 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[9]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.811      ; 3.342      ;
; 1.301 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[3]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.810      ; 2.885      ;
; 1.372 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[6]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.811      ; 3.457      ;
; 1.372 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[8]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.811      ; 3.457      ;
; 1.417 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[7]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.811      ; 3.002      ;
; 1.461 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~537  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.777      ; 3.512      ;
; 1.462 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~441  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.777      ; 3.513      ;
; 1.553 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~708  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.775      ; 3.602      ;
; 1.560 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~519  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.814      ; 3.648      ;
; 1.561 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~633  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.779      ; 3.614      ;
; 1.563 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~665  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.779      ; 3.616      ;
; 1.582 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~803  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.790      ; 3.646      ;
; 1.592 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~883  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.795      ; 3.661      ;
; 1.618 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~894  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.786      ; 3.678      ;
; 1.657 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[2]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.810      ; 3.241      ;
; 1.664 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~612  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.774      ; 3.712      ;
; 1.665 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~676  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.774      ; 3.713      ;
; 1.697 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~562  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.812      ; 3.783      ;
; 1.702 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[4]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.811      ; 3.287      ;
; 1.728 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~839  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.814      ; 3.816      ;
; 1.743 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~964  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.775      ; 3.792      ;
; 1.747 ; breg_ula:bregula|breg:breg|breg~400                                                                                  ; breg_ula:bregula|breg:breg|breg~80   ; clk                                                                                                                  ; clk         ; 0.000        ; 0.011      ; 1.910      ;
; 1.750 ; breg_ula:bregula|breg:breg|breg~400                                                                                  ; breg_ula:bregula|breg:breg|breg~528  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.011      ; 1.913      ;
; 1.757 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[9]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.811      ; 3.342      ;
; 1.763 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~996  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.772      ; 3.809      ;
; 1.765 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~868  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.772      ; 3.811      ;
; 1.776 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1060 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.771      ; 3.821      ;
; 1.782 ; breg_ula:bregula|breg:breg|breg~391                                                                                  ; breg_ula:bregula|breg:breg|breg~519  ; clk                                                                                                                  ; clk         ; 0.000        ; -0.002     ; 1.932      ;
; 1.782 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~936  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.799      ; 3.855      ;
; 1.785 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~693  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.799      ; 3.858      ;
; 1.790 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~358  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.813      ; 3.877      ;
; 1.791 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~516  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.768      ; 3.833      ;
; 1.792 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~548  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.768      ; 3.834      ;
; 1.792 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~580  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.785      ; 3.851      ;
; 1.793 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~292  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.769      ; 3.836      ;
; 1.799 ; breg_ula:bregula|breg:breg|breg~785                                                                                  ; breg_ula:bregula|breg:breg|breg~849  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.951      ;
; 1.799 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~793  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.760      ; 3.833      ;
; 1.802 ; breg_ula:bregula|breg:breg|breg~785                                                                                  ; breg_ula:bregula|breg:breg|breg~785  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.954      ;
; 1.805 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~559  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.814      ; 3.893      ;
; 1.835 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~643  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.790      ; 3.899      ;
; 1.838 ; breg_ula:bregula|breg:breg|breg~336                                                                                  ; breg_ula:bregula|breg:breg|breg~80   ; clk                                                                                                                  ; clk         ; 0.000        ; 0.013      ; 2.003      ;
; 1.841 ; breg_ula:bregula|breg:breg|breg~336                                                                                  ; breg_ula:bregula|breg:breg|breg~528  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.013      ; 2.006      ;
; 1.844 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~857  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.803      ; 3.921      ;
; 1.849 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~836  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.781      ; 3.904      ;
; 1.856 ; breg_ula:bregula|breg:breg|breg~263                                                                                  ; breg_ula:bregula|breg:breg|breg~519  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.006      ; 2.014      ;
; 1.860 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~43   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.793      ; 3.927      ;
; 1.861 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~107  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.793      ; 3.928      ;
; 1.861 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~505  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.807      ; 3.942      ;
; 1.862 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~290  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.799      ; 3.935      ;
; 1.869 ; breg_ula:bregula|breg:breg|breg~529                                                                                  ; breg_ula:bregula|breg:breg|breg~849  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.020      ; 2.041      ;
; 1.872 ; breg_ula:bregula|breg:breg|breg~529                                                                                  ; breg_ula:bregula|breg:breg|breg~785  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.020      ; 2.044      ;
; 1.872 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[6]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.811      ; 3.457      ;
; 1.872 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; pc:PC_P|address_out[8]               ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.811      ; 3.457      ;
; 1.874 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~100  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.795      ; 3.943      ;
; 1.878 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~356  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.784      ; 3.936      ;
; 1.878 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1028 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.784      ; 3.936      ;
; 1.879 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~926  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.788      ; 3.941      ;
; 1.880 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~864  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.810      ; 3.964      ;
; 1.882 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~932  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.788      ; 3.944      ;
; 1.891 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~900  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.786      ; 3.951      ;
; 1.892 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~772  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.786      ; 3.952      ;
; 1.893 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~484  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.792      ; 3.959      ;
; 1.896 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1030 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.813      ; 3.983      ;
; 1.898 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~172  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.802      ; 3.974      ;
; 1.903 ; breg_ula:bregula|breg:breg|breg~549                                                                                  ; breg_ula:bregula|breg:breg|breg~293  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.016      ; 2.071      ;
; 1.906 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~185  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.789      ; 3.969      ;
; 1.907 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~249  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.789      ; 3.970      ;
; 1.908 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~849  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.802      ; 3.984      ;
; 1.908 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~377  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.769      ; 3.951      ;
; 1.911 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~785  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.802      ; 3.987      ;
; 1.919 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~153  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.800      ; 3.993      ;
; 1.949 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~685  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.799      ; 4.022      ;
; 1.950 ; breg_ula:bregula|breg:breg|breg~391                                                                                  ; breg_ula:bregula|breg:breg|breg~839  ; clk                                                                                                                  ; clk         ; 0.000        ; -0.002     ; 2.100      ;
; 1.950 ; breg_ula:bregula|breg:breg|breg~743                                                                                  ; breg_ula:bregula|breg:breg|breg~519  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.002      ; 2.104      ;
; 1.951 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~697  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.804      ; 4.029      ;
; 1.952 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~818  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.812      ; 4.038      ;
; 1.955 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~569  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.808      ; 4.037      ;
; 1.959 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~729  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.808      ; 4.041      ;
; 1.961 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~537  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.777      ; 3.512      ;
; 1.962 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~441  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.777      ; 3.513      ;
; 1.965 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~260  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.774      ; 4.013      ;
; 1.966 ; pc:PC_P|address_out[7]                                                                                               ; pc:PC_P|address_out[7]               ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 2.118      ;
; 1.968 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~196  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.774      ; 4.016      ;
; 1.969 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~57   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.769      ; 4.012      ;
; 1.969 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~313  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.769      ; 4.012      ;
; 1.971 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~355  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.784      ; 4.029      ;
; 1.972 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~1027 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.784      ; 4.030      ;
; 1.974 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~228  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.786      ; 4.034      ;
; 1.974 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~740  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.785      ; 4.033      ;
; 1.979 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~804  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.790      ; 4.043      ;
; 1.980 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~644  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.790      ; 4.044      ;
; 1.981 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|breg:breg|breg~121  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.815      ; 4.070      ;
; 1.984 ; breg_ula:bregula|breg:breg|breg~272                                                                                  ; breg_ula:bregula|breg:breg|breg~80   ; clk                                                                                                                  ; clk         ; 0.000        ; -0.004     ; 2.132      ;
; 1.984 ; breg_ula:bregula|breg:breg|breg~455                                                                                  ; breg_ula:bregula|breg:breg|breg~519  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.005      ; 2.141      ;
+-------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_mem'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_mem ; Rise       ; data_memory:md|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ram_block1a18~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~100  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~100  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1000 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1000 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1001 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1001 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1002 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1002 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1003 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1003 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1004 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1004 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1005 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1005 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1006 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1006 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1007 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1007 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1008 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1008 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1009 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1009 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~101  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~101  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1010 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1010 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1011 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1011 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1012 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1012 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1013 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1013 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1014 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1014 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1015 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1015 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1016 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1016 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1017 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1017 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1018 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1018 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1019 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1019 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~102  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~102  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1020 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1020 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1021 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1021 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1022 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1022 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1023 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1023 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1024 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1024 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1025 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1025 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1026 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1026 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1027 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1027 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1028 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1028 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1029 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1029 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~103  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~103  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1030 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1030 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1031 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1031 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1032 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1032 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1033 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1033 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1034 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1034 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1035 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1035 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1036 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1036 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1037 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1037 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1038 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1038 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1039 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1039 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~104  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~104  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1040 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1040 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1041 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1041 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1042 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1042 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1043 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1043 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; breg_ula:bregula|breg:breg|breg~1044 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------+
; -0.679 ; -0.679       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; -0.679 ; -0.679       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; -0.679 ; -0.679       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|combout       ;
; -0.679 ; -0.679       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|combout       ;
; -0.679 ; -0.679       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[2]|datac          ;
; -0.679 ; -0.679       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[2]|datac          ;
; -0.368 ; -0.368       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datad         ;
; -0.368 ; -0.368       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datad         ;
; -0.368 ; -0.368       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|combout      ;
; -0.368 ; -0.368       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|combout      ;
; -0.355 ; -0.355       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; -0.355 ; -0.355       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; breg_ula:bregula|c_ula:c_ula|c4[2] ;
; -0.355 ; -0.355       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|combout       ;
; -0.355 ; -0.355       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|combout       ;
; -0.355 ; -0.355       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|datad         ;
; -0.355 ; -0.355       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|datad         ;
; -0.355 ; -0.355       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[2]|datac          ;
; -0.355 ; -0.355       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[2]|datac          ;
; -0.355 ; -0.355       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|combout      ;
; -0.355 ; -0.355       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|combout      ;
; -0.139 ; -0.139       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|combout      ;
; -0.139 ; -0.139       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|combout      ;
; -0.139 ; -0.139       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datab        ;
; -0.139 ; -0.139       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datab        ;
; -0.010 ; -0.010       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~0|combout      ;
; -0.010 ; -0.010       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~0|combout      ;
; -0.010 ; -0.010       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|datab        ;
; -0.010 ; -0.010       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|datab        ;
; 0.000  ; 0.000        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~1|combout     ;
; 0.000  ; 0.000        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~1|combout     ;
; 0.000  ; 0.000        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~0|dataa        ;
; 0.000  ; 0.000        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~0|dataa        ;
; 0.044  ; 0.044        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal5~0|combout     ;
; 0.044  ; 0.044        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal5~0|combout     ;
; 0.044  ; 0.044        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datad        ;
; 0.044  ; 0.044        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datad        ;
; 0.057  ; 0.057        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal6~0|combout     ;
; 0.057  ; 0.057        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal6~0|combout     ;
; 0.057  ; 0.057        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|datac        ;
; 0.057  ; 0.057        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|datac        ;
; 0.064  ; 0.064        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal3~0|combout     ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal3~0|combout     ;
; 0.064  ; 0.064        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|dataa        ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|dataa        ;
; 0.146  ; 0.146        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal1~1|combout     ;
; 0.146  ; 0.146        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal1~1|combout     ;
; 0.146  ; 0.146        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|datad        ;
; 0.146  ; 0.146        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|datad        ;
; 0.149  ; 0.149        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal1~1|combout     ;
; 0.149  ; 0.149        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal1~1|combout     ;
; 0.149  ; 0.149        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~0|datad        ;
; 0.149  ; 0.149        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~0|datad        ;
; 0.152  ; 0.152        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal4~0|combout     ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal4~0|combout     ;
; 0.152  ; 0.152        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|datac        ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|datac        ;
; 0.159  ; 0.159        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~1|combout     ;
; 0.159  ; 0.159        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~1|combout     ;
; 0.159  ; 0.159        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|datab        ;
; 0.159  ; 0.159        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|datab        ;
; 0.169  ; 0.169        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal3~0|combout     ;
; 0.169  ; 0.169        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal3~0|combout     ;
; 0.169  ; 0.169        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|dataa        ;
; 0.169  ; 0.169        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~3|dataa        ;
; 0.291  ; 0.291        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal1~0|combout     ;
; 0.291  ; 0.291        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal1~0|combout     ;
; 0.291  ; 0.291        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal1~1|datab       ;
; 0.291  ; 0.291        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal1~1|datab       ;
; 0.291  ; 0.291        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal4~0|combout     ;
; 0.291  ; 0.291        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal4~0|combout     ;
; 0.291  ; 0.291        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal4~0|datab       ;
; 0.291  ; 0.291        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal4~0|datab       ;
; 0.291  ; 0.291        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datac        ;
; 0.291  ; 0.291        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~3|datac        ;
; 0.297  ; 0.297        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~0|combout     ;
; 0.297  ; 0.297        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~0|combout     ;
; 0.297  ; 0.297        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~1|datac       ;
; 0.297  ; 0.297        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~1|datac       ;
; 0.297  ; 0.297        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal5~0|datac       ;
; 0.297  ; 0.297        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal5~0|datac       ;
; 0.297  ; 0.297        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal6~0|datac       ;
; 0.297  ; 0.297        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal6~0|datac       ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|combout     ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|combout     ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~1|combout     ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~1|combout     ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~1|datab       ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~1|datab       ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal3~0|datab       ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal3~0|datab       ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|dataa        ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~0|dataa        ;
; 0.363  ; 0.363        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|combout     ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|combout     ;
; 0.363  ; 0.363        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~1|datab       ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~1|datab       ;
; 0.363  ; 0.363        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal3~0|datab       ;
; 0.363  ; 0.363        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal3~0|datab       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|dataa       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|dataa       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+------------------------------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; display0[*]  ; clk        ; 7.858  ; 7.858  ; Rise       ; clk             ;
;  display0[0] ; clk        ; 7.737  ; 7.737  ; Rise       ; clk             ;
;  display0[1] ; clk        ; 7.832  ; 7.832  ; Rise       ; clk             ;
;  display0[2] ; clk        ; 7.816  ; 7.816  ; Rise       ; clk             ;
;  display0[3] ; clk        ; 7.736  ; 7.736  ; Rise       ; clk             ;
;  display0[4] ; clk        ; 7.857  ; 7.857  ; Rise       ; clk             ;
;  display0[5] ; clk        ; 7.849  ; 7.849  ; Rise       ; clk             ;
;  display0[6] ; clk        ; 7.858  ; 7.858  ; Rise       ; clk             ;
; display1[*]  ; clk        ; 8.276  ; 8.276  ; Rise       ; clk             ;
;  display1[0] ; clk        ; 8.223  ; 8.223  ; Rise       ; clk             ;
;  display1[1] ; clk        ; 8.135  ; 8.135  ; Rise       ; clk             ;
;  display1[2] ; clk        ; 8.112  ; 8.112  ; Rise       ; clk             ;
;  display1[3] ; clk        ; 8.276  ; 8.276  ; Rise       ; clk             ;
;  display1[4] ; clk        ; 8.133  ; 8.133  ; Rise       ; clk             ;
;  display1[5] ; clk        ; 8.266  ; 8.266  ; Rise       ; clk             ;
;  display1[6] ; clk        ; 8.102  ; 8.102  ; Rise       ; clk             ;
; display2[*]  ; clk        ; 8.354  ; 8.354  ; Rise       ; clk             ;
;  display2[0] ; clk        ; 8.168  ; 8.168  ; Rise       ; clk             ;
;  display2[1] ; clk        ; 8.203  ; 8.203  ; Rise       ; clk             ;
;  display2[2] ; clk        ; 8.202  ; 8.202  ; Rise       ; clk             ;
;  display2[3] ; clk        ; 8.319  ; 8.319  ; Rise       ; clk             ;
;  display2[4] ; clk        ; 8.268  ; 8.268  ; Rise       ; clk             ;
;  display2[5] ; clk        ; 8.300  ; 8.300  ; Rise       ; clk             ;
;  display2[6] ; clk        ; 8.354  ; 8.354  ; Rise       ; clk             ;
; display3[*]  ; clk        ; 7.905  ; 7.905  ; Rise       ; clk             ;
;  display3[0] ; clk        ; 7.537  ; 7.537  ; Rise       ; clk             ;
;  display3[1] ; clk        ; 7.631  ; 7.631  ; Rise       ; clk             ;
;  display3[2] ; clk        ; 7.565  ; 7.565  ; Rise       ; clk             ;
;  display3[3] ; clk        ; 7.762  ; 7.762  ; Rise       ; clk             ;
;  display3[4] ; clk        ; 7.905  ; 7.905  ; Rise       ; clk             ;
;  display3[5] ; clk        ; 7.527  ; 7.527  ; Rise       ; clk             ;
;  display3[6] ; clk        ; 7.638  ; 7.638  ; Rise       ; clk             ;
; display4[*]  ; clk        ; 7.934  ; 7.934  ; Rise       ; clk             ;
;  display4[0] ; clk        ; 7.614  ; 7.614  ; Rise       ; clk             ;
;  display4[1] ; clk        ; 7.766  ; 7.766  ; Rise       ; clk             ;
;  display4[2] ; clk        ; 7.714  ; 7.714  ; Rise       ; clk             ;
;  display4[3] ; clk        ; 7.641  ; 7.641  ; Rise       ; clk             ;
;  display4[4] ; clk        ; 7.773  ; 7.773  ; Rise       ; clk             ;
;  display4[5] ; clk        ; 7.934  ; 7.934  ; Rise       ; clk             ;
;  display4[6] ; clk        ; 7.819  ; 7.819  ; Rise       ; clk             ;
; display5[*]  ; clk        ; 8.305  ; 8.305  ; Rise       ; clk             ;
;  display5[0] ; clk        ; 8.197  ; 8.197  ; Rise       ; clk             ;
;  display5[1] ; clk        ; 8.158  ; 8.158  ; Rise       ; clk             ;
;  display5[2] ; clk        ; 8.305  ; 8.305  ; Rise       ; clk             ;
;  display5[3] ; clk        ; 8.169  ; 8.169  ; Rise       ; clk             ;
;  display5[4] ; clk        ; 8.181  ; 8.181  ; Rise       ; clk             ;
;  display5[5] ; clk        ; 8.197  ; 8.197  ; Rise       ; clk             ;
;  display5[6] ; clk        ; 8.252  ; 8.252  ; Rise       ; clk             ;
; display6[*]  ; clk        ; 7.338  ; 7.338  ; Rise       ; clk             ;
;  display6[0] ; clk        ; 7.191  ; 7.191  ; Rise       ; clk             ;
;  display6[1] ; clk        ; 7.200  ; 7.200  ; Rise       ; clk             ;
;  display6[2] ; clk        ; 7.243  ; 7.243  ; Rise       ; clk             ;
;  display6[3] ; clk        ; 7.338  ; 7.338  ; Rise       ; clk             ;
;  display6[4] ; clk        ; 7.214  ; 7.214  ; Rise       ; clk             ;
;  display6[5] ; clk        ; 7.312  ; 7.312  ; Rise       ; clk             ;
;  display6[6] ; clk        ; 7.205  ; 7.205  ; Rise       ; clk             ;
; display7[*]  ; clk        ; 7.919  ; 7.919  ; Rise       ; clk             ;
;  display7[0] ; clk        ; 7.918  ; 7.918  ; Rise       ; clk             ;
;  display7[1] ; clk        ; 7.919  ; 7.919  ; Rise       ; clk             ;
;  display7[2] ; clk        ; 7.809  ; 7.809  ; Rise       ; clk             ;
;  display7[3] ; clk        ; 7.787  ; 7.787  ; Rise       ; clk             ;
;  display7[4] ; clk        ; 7.781  ; 7.781  ; Rise       ; clk             ;
;  display7[5] ; clk        ; 7.807  ; 7.807  ; Rise       ; clk             ;
;  display7[6] ; clk        ; 7.802  ; 7.802  ; Rise       ; clk             ;
; display0[*]  ; clk_mem    ; 9.887  ; 9.887  ; Rise       ; clk_mem         ;
;  display0[0] ; clk_mem    ; 9.766  ; 9.766  ; Rise       ; clk_mem         ;
;  display0[1] ; clk_mem    ; 9.861  ; 9.861  ; Rise       ; clk_mem         ;
;  display0[2] ; clk_mem    ; 9.845  ; 9.845  ; Rise       ; clk_mem         ;
;  display0[3] ; clk_mem    ; 9.765  ; 9.765  ; Rise       ; clk_mem         ;
;  display0[4] ; clk_mem    ; 9.886  ; 9.886  ; Rise       ; clk_mem         ;
;  display0[5] ; clk_mem    ; 9.878  ; 9.878  ; Rise       ; clk_mem         ;
;  display0[6] ; clk_mem    ; 9.887  ; 9.887  ; Rise       ; clk_mem         ;
; display1[*]  ; clk_mem    ; 10.314 ; 10.314 ; Rise       ; clk_mem         ;
;  display1[0] ; clk_mem    ; 10.261 ; 10.261 ; Rise       ; clk_mem         ;
;  display1[1] ; clk_mem    ; 10.173 ; 10.173 ; Rise       ; clk_mem         ;
;  display1[2] ; clk_mem    ; 10.150 ; 10.150 ; Rise       ; clk_mem         ;
;  display1[3] ; clk_mem    ; 10.314 ; 10.314 ; Rise       ; clk_mem         ;
;  display1[4] ; clk_mem    ; 10.171 ; 10.171 ; Rise       ; clk_mem         ;
;  display1[5] ; clk_mem    ; 10.304 ; 10.304 ; Rise       ; clk_mem         ;
;  display1[6] ; clk_mem    ; 10.140 ; 10.140 ; Rise       ; clk_mem         ;
; display2[*]  ; clk_mem    ; 10.400 ; 10.400 ; Rise       ; clk_mem         ;
;  display2[0] ; clk_mem    ; 10.214 ; 10.214 ; Rise       ; clk_mem         ;
;  display2[1] ; clk_mem    ; 10.249 ; 10.249 ; Rise       ; clk_mem         ;
;  display2[2] ; clk_mem    ; 10.248 ; 10.248 ; Rise       ; clk_mem         ;
;  display2[3] ; clk_mem    ; 10.365 ; 10.365 ; Rise       ; clk_mem         ;
;  display2[4] ; clk_mem    ; 10.314 ; 10.314 ; Rise       ; clk_mem         ;
;  display2[5] ; clk_mem    ; 10.346 ; 10.346 ; Rise       ; clk_mem         ;
;  display2[6] ; clk_mem    ; 10.400 ; 10.400 ; Rise       ; clk_mem         ;
; display3[*]  ; clk_mem    ; 9.980  ; 9.980  ; Rise       ; clk_mem         ;
;  display3[0] ; clk_mem    ; 9.612  ; 9.612  ; Rise       ; clk_mem         ;
;  display3[1] ; clk_mem    ; 9.706  ; 9.706  ; Rise       ; clk_mem         ;
;  display3[2] ; clk_mem    ; 9.640  ; 9.640  ; Rise       ; clk_mem         ;
;  display3[3] ; clk_mem    ; 9.837  ; 9.837  ; Rise       ; clk_mem         ;
;  display3[4] ; clk_mem    ; 9.980  ; 9.980  ; Rise       ; clk_mem         ;
;  display3[5] ; clk_mem    ; 9.602  ; 9.602  ; Rise       ; clk_mem         ;
;  display3[6] ; clk_mem    ; 9.713  ; 9.713  ; Rise       ; clk_mem         ;
; display4[*]  ; clk_mem    ; 9.953  ; 9.953  ; Rise       ; clk_mem         ;
;  display4[0] ; clk_mem    ; 9.648  ; 9.648  ; Rise       ; clk_mem         ;
;  display4[1] ; clk_mem    ; 9.788  ; 9.788  ; Rise       ; clk_mem         ;
;  display4[2] ; clk_mem    ; 9.746  ; 9.746  ; Rise       ; clk_mem         ;
;  display4[3] ; clk_mem    ; 9.667  ; 9.667  ; Rise       ; clk_mem         ;
;  display4[4] ; clk_mem    ; 9.799  ; 9.799  ; Rise       ; clk_mem         ;
;  display4[5] ; clk_mem    ; 9.953  ; 9.953  ; Rise       ; clk_mem         ;
;  display4[6] ; clk_mem    ; 9.843  ; 9.843  ; Rise       ; clk_mem         ;
; display5[*]  ; clk_mem    ; 10.363 ; 10.363 ; Rise       ; clk_mem         ;
;  display5[0] ; clk_mem    ; 10.255 ; 10.255 ; Rise       ; clk_mem         ;
;  display5[1] ; clk_mem    ; 10.216 ; 10.216 ; Rise       ; clk_mem         ;
;  display5[2] ; clk_mem    ; 10.363 ; 10.363 ; Rise       ; clk_mem         ;
;  display5[3] ; clk_mem    ; 10.227 ; 10.227 ; Rise       ; clk_mem         ;
;  display5[4] ; clk_mem    ; 10.239 ; 10.239 ; Rise       ; clk_mem         ;
;  display5[5] ; clk_mem    ; 10.255 ; 10.255 ; Rise       ; clk_mem         ;
;  display5[6] ; clk_mem    ; 10.310 ; 10.310 ; Rise       ; clk_mem         ;
; display6[*]  ; clk_mem    ; 9.418  ; 9.418  ; Rise       ; clk_mem         ;
;  display6[0] ; clk_mem    ; 9.272  ; 9.272  ; Rise       ; clk_mem         ;
;  display6[1] ; clk_mem    ; 9.284  ; 9.284  ; Rise       ; clk_mem         ;
;  display6[2] ; clk_mem    ; 9.330  ; 9.330  ; Rise       ; clk_mem         ;
;  display6[3] ; clk_mem    ; 9.418  ; 9.418  ; Rise       ; clk_mem         ;
;  display6[4] ; clk_mem    ; 9.288  ; 9.288  ; Rise       ; clk_mem         ;
;  display6[5] ; clk_mem    ; 9.386  ; 9.386  ; Rise       ; clk_mem         ;
;  display6[6] ; clk_mem    ; 9.274  ; 9.274  ; Rise       ; clk_mem         ;
; display7[*]  ; clk_mem    ; 9.999  ; 9.999  ; Rise       ; clk_mem         ;
;  display7[0] ; clk_mem    ; 9.998  ; 9.998  ; Rise       ; clk_mem         ;
;  display7[1] ; clk_mem    ; 9.999  ; 9.999  ; Rise       ; clk_mem         ;
;  display7[2] ; clk_mem    ; 9.889  ; 9.889  ; Rise       ; clk_mem         ;
;  display7[3] ; clk_mem    ; 9.867  ; 9.867  ; Rise       ; clk_mem         ;
;  display7[4] ; clk_mem    ; 9.861  ; 9.861  ; Rise       ; clk_mem         ;
;  display7[5] ; clk_mem    ; 9.887  ; 9.887  ; Rise       ; clk_mem         ;
;  display7[6] ; clk_mem    ; 9.882  ; 9.882  ; Rise       ; clk_mem         ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; display0[*]  ; clk        ; 6.044 ; 6.044 ; Rise       ; clk             ;
;  display0[0] ; clk        ; 6.046 ; 6.046 ; Rise       ; clk             ;
;  display0[1] ; clk        ; 6.142 ; 6.142 ; Rise       ; clk             ;
;  display0[2] ; clk        ; 6.120 ; 6.120 ; Rise       ; clk             ;
;  display0[3] ; clk        ; 6.044 ; 6.044 ; Rise       ; clk             ;
;  display0[4] ; clk        ; 6.162 ; 6.162 ; Rise       ; clk             ;
;  display0[5] ; clk        ; 6.161 ; 6.161 ; Rise       ; clk             ;
;  display0[6] ; clk        ; 6.168 ; 6.168 ; Rise       ; clk             ;
; display1[*]  ; clk        ; 5.639 ; 5.639 ; Rise       ; clk             ;
;  display1[0] ; clk        ; 5.767 ; 5.767 ; Rise       ; clk             ;
;  display1[1] ; clk        ; 5.667 ; 5.667 ; Rise       ; clk             ;
;  display1[2] ; clk        ; 5.651 ; 5.651 ; Rise       ; clk             ;
;  display1[3] ; clk        ; 5.817 ; 5.817 ; Rise       ; clk             ;
;  display1[4] ; clk        ; 5.672 ; 5.672 ; Rise       ; clk             ;
;  display1[5] ; clk        ; 5.801 ; 5.801 ; Rise       ; clk             ;
;  display1[6] ; clk        ; 5.639 ; 5.639 ; Rise       ; clk             ;
; display2[*]  ; clk        ; 5.483 ; 5.483 ; Rise       ; clk             ;
;  display2[0] ; clk        ; 5.483 ; 5.483 ; Rise       ; clk             ;
;  display2[1] ; clk        ; 5.518 ; 5.518 ; Rise       ; clk             ;
;  display2[2] ; clk        ; 5.520 ; 5.520 ; Rise       ; clk             ;
;  display2[3] ; clk        ; 5.637 ; 5.637 ; Rise       ; clk             ;
;  display2[4] ; clk        ; 5.584 ; 5.584 ; Rise       ; clk             ;
;  display2[5] ; clk        ; 5.615 ; 5.615 ; Rise       ; clk             ;
;  display2[6] ; clk        ; 5.671 ; 5.671 ; Rise       ; clk             ;
; display3[*]  ; clk        ; 6.123 ; 6.123 ; Rise       ; clk             ;
;  display3[0] ; clk        ; 6.138 ; 6.138 ; Rise       ; clk             ;
;  display3[1] ; clk        ; 6.232 ; 6.232 ; Rise       ; clk             ;
;  display3[2] ; clk        ; 6.161 ; 6.161 ; Rise       ; clk             ;
;  display3[3] ; clk        ; 6.359 ; 6.359 ; Rise       ; clk             ;
;  display3[4] ; clk        ; 6.504 ; 6.504 ; Rise       ; clk             ;
;  display3[5] ; clk        ; 6.123 ; 6.123 ; Rise       ; clk             ;
;  display3[6] ; clk        ; 6.233 ; 6.233 ; Rise       ; clk             ;
; display4[*]  ; clk        ; 5.599 ; 5.599 ; Rise       ; clk             ;
;  display4[0] ; clk        ; 5.599 ; 5.599 ; Rise       ; clk             ;
;  display4[1] ; clk        ; 5.751 ; 5.751 ; Rise       ; clk             ;
;  display4[2] ; clk        ; 5.698 ; 5.698 ; Rise       ; clk             ;
;  display4[3] ; clk        ; 5.626 ; 5.626 ; Rise       ; clk             ;
;  display4[4] ; clk        ; 5.758 ; 5.758 ; Rise       ; clk             ;
;  display4[5] ; clk        ; 5.915 ; 5.915 ; Rise       ; clk             ;
;  display4[6] ; clk        ; 5.805 ; 5.805 ; Rise       ; clk             ;
; display5[*]  ; clk        ; 5.819 ; 5.819 ; Rise       ; clk             ;
;  display5[0] ; clk        ; 5.858 ; 5.858 ; Rise       ; clk             ;
;  display5[1] ; clk        ; 5.819 ; 5.819 ; Rise       ; clk             ;
;  display5[2] ; clk        ; 5.966 ; 5.966 ; Rise       ; clk             ;
;  display5[3] ; clk        ; 5.831 ; 5.831 ; Rise       ; clk             ;
;  display5[4] ; clk        ; 5.836 ; 5.836 ; Rise       ; clk             ;
;  display5[5] ; clk        ; 5.857 ; 5.857 ; Rise       ; clk             ;
;  display5[6] ; clk        ; 5.907 ; 5.907 ; Rise       ; clk             ;
; display6[*]  ; clk        ; 5.626 ; 5.626 ; Rise       ; clk             ;
;  display6[0] ; clk        ; 5.626 ; 5.626 ; Rise       ; clk             ;
;  display6[1] ; clk        ; 5.634 ; 5.634 ; Rise       ; clk             ;
;  display6[2] ; clk        ; 5.679 ; 5.679 ; Rise       ; clk             ;
;  display6[3] ; clk        ; 5.772 ; 5.772 ; Rise       ; clk             ;
;  display6[4] ; clk        ; 5.647 ; 5.647 ; Rise       ; clk             ;
;  display6[5] ; clk        ; 5.746 ; 5.746 ; Rise       ; clk             ;
;  display6[6] ; clk        ; 5.638 ; 5.638 ; Rise       ; clk             ;
; display7[*]  ; clk        ; 6.083 ; 6.083 ; Rise       ; clk             ;
;  display7[0] ; clk        ; 6.225 ; 6.225 ; Rise       ; clk             ;
;  display7[1] ; clk        ; 6.225 ; 6.225 ; Rise       ; clk             ;
;  display7[2] ; clk        ; 6.125 ; 6.125 ; Rise       ; clk             ;
;  display7[3] ; clk        ; 6.095 ; 6.095 ; Rise       ; clk             ;
;  display7[4] ; clk        ; 6.083 ; 6.083 ; Rise       ; clk             ;
;  display7[5] ; clk        ; 6.115 ; 6.115 ; Rise       ; clk             ;
;  display7[6] ; clk        ; 6.118 ; 6.118 ; Rise       ; clk             ;
; display0[*]  ; clk_mem    ; 7.938 ; 7.938 ; Rise       ; clk_mem         ;
;  display0[0] ; clk_mem    ; 7.940 ; 7.940 ; Rise       ; clk_mem         ;
;  display0[1] ; clk_mem    ; 8.036 ; 8.036 ; Rise       ; clk_mem         ;
;  display0[2] ; clk_mem    ; 8.014 ; 8.014 ; Rise       ; clk_mem         ;
;  display0[3] ; clk_mem    ; 7.938 ; 7.938 ; Rise       ; clk_mem         ;
;  display0[4] ; clk_mem    ; 8.056 ; 8.056 ; Rise       ; clk_mem         ;
;  display0[5] ; clk_mem    ; 8.055 ; 8.055 ; Rise       ; clk_mem         ;
;  display0[6] ; clk_mem    ; 8.062 ; 8.062 ; Rise       ; clk_mem         ;
; display1[*]  ; clk_mem    ; 7.484 ; 7.484 ; Rise       ; clk_mem         ;
;  display1[0] ; clk_mem    ; 7.612 ; 7.612 ; Rise       ; clk_mem         ;
;  display1[1] ; clk_mem    ; 7.512 ; 7.512 ; Rise       ; clk_mem         ;
;  display1[2] ; clk_mem    ; 7.496 ; 7.496 ; Rise       ; clk_mem         ;
;  display1[3] ; clk_mem    ; 7.662 ; 7.662 ; Rise       ; clk_mem         ;
;  display1[4] ; clk_mem    ; 7.517 ; 7.517 ; Rise       ; clk_mem         ;
;  display1[5] ; clk_mem    ; 7.646 ; 7.646 ; Rise       ; clk_mem         ;
;  display1[6] ; clk_mem    ; 7.484 ; 7.484 ; Rise       ; clk_mem         ;
; display2[*]  ; clk_mem    ; 7.397 ; 7.397 ; Rise       ; clk_mem         ;
;  display2[0] ; clk_mem    ; 7.397 ; 7.397 ; Rise       ; clk_mem         ;
;  display2[1] ; clk_mem    ; 7.432 ; 7.432 ; Rise       ; clk_mem         ;
;  display2[2] ; clk_mem    ; 7.434 ; 7.434 ; Rise       ; clk_mem         ;
;  display2[3] ; clk_mem    ; 7.551 ; 7.551 ; Rise       ; clk_mem         ;
;  display2[4] ; clk_mem    ; 7.498 ; 7.498 ; Rise       ; clk_mem         ;
;  display2[5] ; clk_mem    ; 7.529 ; 7.529 ; Rise       ; clk_mem         ;
;  display2[6] ; clk_mem    ; 7.585 ; 7.585 ; Rise       ; clk_mem         ;
; display3[*]  ; clk_mem    ; 8.111 ; 8.111 ; Rise       ; clk_mem         ;
;  display3[0] ; clk_mem    ; 8.121 ; 8.121 ; Rise       ; clk_mem         ;
;  display3[1] ; clk_mem    ; 8.215 ; 8.215 ; Rise       ; clk_mem         ;
;  display3[2] ; clk_mem    ; 8.149 ; 8.149 ; Rise       ; clk_mem         ;
;  display3[3] ; clk_mem    ; 8.346 ; 8.346 ; Rise       ; clk_mem         ;
;  display3[4] ; clk_mem    ; 8.489 ; 8.489 ; Rise       ; clk_mem         ;
;  display3[5] ; clk_mem    ; 8.111 ; 8.111 ; Rise       ; clk_mem         ;
;  display3[6] ; clk_mem    ; 8.222 ; 8.222 ; Rise       ; clk_mem         ;
; display4[*]  ; clk_mem    ; 7.622 ; 7.622 ; Rise       ; clk_mem         ;
;  display4[0] ; clk_mem    ; 7.622 ; 7.622 ; Rise       ; clk_mem         ;
;  display4[1] ; clk_mem    ; 7.762 ; 7.762 ; Rise       ; clk_mem         ;
;  display4[2] ; clk_mem    ; 7.720 ; 7.720 ; Rise       ; clk_mem         ;
;  display4[3] ; clk_mem    ; 7.641 ; 7.641 ; Rise       ; clk_mem         ;
;  display4[4] ; clk_mem    ; 7.773 ; 7.773 ; Rise       ; clk_mem         ;
;  display4[5] ; clk_mem    ; 7.927 ; 7.927 ; Rise       ; clk_mem         ;
;  display4[6] ; clk_mem    ; 7.817 ; 7.817 ; Rise       ; clk_mem         ;
; display5[*]  ; clk_mem    ; 7.575 ; 7.575 ; Rise       ; clk_mem         ;
;  display5[0] ; clk_mem    ; 7.615 ; 7.615 ; Rise       ; clk_mem         ;
;  display5[1] ; clk_mem    ; 7.575 ; 7.575 ; Rise       ; clk_mem         ;
;  display5[2] ; clk_mem    ; 7.723 ; 7.723 ; Rise       ; clk_mem         ;
;  display5[3] ; clk_mem    ; 7.588 ; 7.588 ; Rise       ; clk_mem         ;
;  display5[4] ; clk_mem    ; 7.602 ; 7.602 ; Rise       ; clk_mem         ;
;  display5[5] ; clk_mem    ; 7.619 ; 7.619 ; Rise       ; clk_mem         ;
;  display5[6] ; clk_mem    ; 7.673 ; 7.673 ; Rise       ; clk_mem         ;
; display6[*]  ; clk_mem    ; 7.266 ; 7.266 ; Rise       ; clk_mem         ;
;  display6[0] ; clk_mem    ; 7.266 ; 7.266 ; Rise       ; clk_mem         ;
;  display6[1] ; clk_mem    ; 7.275 ; 7.275 ; Rise       ; clk_mem         ;
;  display6[2] ; clk_mem    ; 7.319 ; 7.319 ; Rise       ; clk_mem         ;
;  display6[3] ; clk_mem    ; 7.415 ; 7.415 ; Rise       ; clk_mem         ;
;  display6[4] ; clk_mem    ; 7.287 ; 7.287 ; Rise       ; clk_mem         ;
;  display6[5] ; clk_mem    ; 7.389 ; 7.389 ; Rise       ; clk_mem         ;
;  display6[6] ; clk_mem    ; 7.283 ; 7.283 ; Rise       ; clk_mem         ;
; display7[*]  ; clk_mem    ; 8.132 ; 8.132 ; Rise       ; clk_mem         ;
;  display7[0] ; clk_mem    ; 8.274 ; 8.274 ; Rise       ; clk_mem         ;
;  display7[1] ; clk_mem    ; 8.274 ; 8.274 ; Rise       ; clk_mem         ;
;  display7[2] ; clk_mem    ; 8.174 ; 8.174 ; Rise       ; clk_mem         ;
;  display7[3] ; clk_mem    ; 8.144 ; 8.144 ; Rise       ; clk_mem         ;
;  display7[4] ; clk_mem    ; 8.132 ; 8.132 ; Rise       ; clk_mem         ;
;  display7[5] ; clk_mem    ; 8.164 ; 8.164 ; Rise       ; clk_mem         ;
;  display7[6] ; clk_mem    ; 8.167 ; 8.167 ; Rise       ; clk_mem         ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------+------------+--------+----------+---------+---------------------+
; Clock                                                                                                                 ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------------------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                                      ; -17.565    ; -4.414 ; N/A      ; N/A     ; -2.167              ;
;  clk                                                                                                                  ; -17.565    ; 0.598  ; N/A      ; N/A     ; -1.380              ;
;  clk_mem                                                                                                              ; -14.539    ; 0.418  ; N/A      ; N/A     ; -2.000              ;
;  memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -3.273     ; -4.414 ; N/A      ; N/A     ; -2.167              ;
; Design-wide TNS                                                                                                       ; -17059.173 ; -4.414 ; 0.0      ; 0.0     ; -1482.524           ;
;  clk                                                                                                                  ; -16457.637 ; 0.000  ; N/A      ; N/A     ; -1033.380           ;
;  clk_mem                                                                                                              ; -598.263   ; 0.000  ; N/A      ; N/A     ; -397.684            ;
;  memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -3.273     ; -4.414 ; N/A      ; N/A     ; -51.460             ;
+-----------------------------------------------------------------------------------------------------------------------+------------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; display0[*]  ; clk        ; 15.321 ; 15.321 ; Rise       ; clk             ;
;  display0[0] ; clk        ; 15.057 ; 15.057 ; Rise       ; clk             ;
;  display0[1] ; clk        ; 15.288 ; 15.288 ; Rise       ; clk             ;
;  display0[2] ; clk        ; 15.272 ; 15.272 ; Rise       ; clk             ;
;  display0[3] ; clk        ; 15.057 ; 15.057 ; Rise       ; clk             ;
;  display0[4] ; clk        ; 15.307 ; 15.307 ; Rise       ; clk             ;
;  display0[5] ; clk        ; 15.316 ; 15.316 ; Rise       ; clk             ;
;  display0[6] ; clk        ; 15.321 ; 15.321 ; Rise       ; clk             ;
; display1[*]  ; clk        ; 16.386 ; 16.386 ; Rise       ; clk             ;
;  display1[0] ; clk        ; 16.263 ; 16.263 ; Rise       ; clk             ;
;  display1[1] ; clk        ; 16.087 ; 16.087 ; Rise       ; clk             ;
;  display1[2] ; clk        ; 16.059 ; 16.059 ; Rise       ; clk             ;
;  display1[3] ; clk        ; 16.381 ; 16.381 ; Rise       ; clk             ;
;  display1[4] ; clk        ; 16.078 ; 16.078 ; Rise       ; clk             ;
;  display1[5] ; clk        ; 16.386 ; 16.386 ; Rise       ; clk             ;
;  display1[6] ; clk        ; 16.055 ; 16.055 ; Rise       ; clk             ;
; display2[*]  ; clk        ; 16.299 ; 16.299 ; Rise       ; clk             ;
;  display2[0] ; clk        ; 15.947 ; 15.947 ; Rise       ; clk             ;
;  display2[1] ; clk        ; 15.983 ; 15.983 ; Rise       ; clk             ;
;  display2[2] ; clk        ; 15.986 ; 15.986 ; Rise       ; clk             ;
;  display2[3] ; clk        ; 16.264 ; 16.264 ; Rise       ; clk             ;
;  display2[4] ; clk        ; 16.140 ; 16.140 ; Rise       ; clk             ;
;  display2[5] ; clk        ; 16.229 ; 16.229 ; Rise       ; clk             ;
;  display2[6] ; clk        ; 16.299 ; 16.299 ; Rise       ; clk             ;
; display3[*]  ; clk        ; 15.654 ; 15.654 ; Rise       ; clk             ;
;  display3[0] ; clk        ; 14.894 ; 14.894 ; Rise       ; clk             ;
;  display3[1] ; clk        ; 15.169 ; 15.169 ; Rise       ; clk             ;
;  display3[2] ; clk        ; 15.028 ; 15.028 ; Rise       ; clk             ;
;  display3[3] ; clk        ; 15.407 ; 15.407 ; Rise       ; clk             ;
;  display3[4] ; clk        ; 15.654 ; 15.654 ; Rise       ; clk             ;
;  display3[5] ; clk        ; 14.966 ; 14.966 ; Rise       ; clk             ;
;  display3[6] ; clk        ; 15.189 ; 15.189 ; Rise       ; clk             ;
; display4[*]  ; clk        ; 15.657 ; 15.657 ; Rise       ; clk             ;
;  display4[0] ; clk        ; 14.983 ; 14.983 ; Rise       ; clk             ;
;  display4[1] ; clk        ; 15.269 ; 15.269 ; Rise       ; clk             ;
;  display4[2] ; clk        ; 15.195 ; 15.195 ; Rise       ; clk             ;
;  display4[3] ; clk        ; 15.041 ; 15.041 ; Rise       ; clk             ;
;  display4[4] ; clk        ; 15.283 ; 15.283 ; Rise       ; clk             ;
;  display4[5] ; clk        ; 15.498 ; 15.498 ; Rise       ; clk             ;
;  display4[6] ; clk        ; 15.657 ; 15.657 ; Rise       ; clk             ;
; display5[*]  ; clk        ; 16.470 ; 16.470 ; Rise       ; clk             ;
;  display5[0] ; clk        ; 16.225 ; 16.225 ; Rise       ; clk             ;
;  display5[1] ; clk        ; 16.190 ; 16.190 ; Rise       ; clk             ;
;  display5[2] ; clk        ; 16.470 ; 16.470 ; Rise       ; clk             ;
;  display5[3] ; clk        ; 16.204 ; 16.204 ; Rise       ; clk             ;
;  display5[4] ; clk        ; 16.195 ; 16.195 ; Rise       ; clk             ;
;  display5[5] ; clk        ; 16.230 ; 16.230 ; Rise       ; clk             ;
;  display5[6] ; clk        ; 16.408 ; 16.408 ; Rise       ; clk             ;
; display6[*]  ; clk        ; 14.447 ; 14.447 ; Rise       ; clk             ;
;  display6[0] ; clk        ; 14.141 ; 14.141 ; Rise       ; clk             ;
;  display6[1] ; clk        ; 14.152 ; 14.152 ; Rise       ; clk             ;
;  display6[2] ; clk        ; 14.289 ; 14.289 ; Rise       ; clk             ;
;  display6[3] ; clk        ; 14.447 ; 14.447 ; Rise       ; clk             ;
;  display6[4] ; clk        ; 14.164 ; 14.164 ; Rise       ; clk             ;
;  display6[5] ; clk        ; 14.423 ; 14.423 ; Rise       ; clk             ;
;  display6[6] ; clk        ; 14.154 ; 14.154 ; Rise       ; clk             ;
; display7[*]  ; clk        ; 15.650 ; 15.650 ; Rise       ; clk             ;
;  display7[0] ; clk        ; 15.647 ; 15.647 ; Rise       ; clk             ;
;  display7[1] ; clk        ; 15.650 ; 15.650 ; Rise       ; clk             ;
;  display7[2] ; clk        ; 15.410 ; 15.410 ; Rise       ; clk             ;
;  display7[3] ; clk        ; 15.397 ; 15.397 ; Rise       ; clk             ;
;  display7[4] ; clk        ; 15.377 ; 15.377 ; Rise       ; clk             ;
;  display7[5] ; clk        ; 15.407 ; 15.407 ; Rise       ; clk             ;
;  display7[6] ; clk        ; 15.409 ; 15.409 ; Rise       ; clk             ;
; display0[*]  ; clk_mem    ; 18.433 ; 18.433 ; Rise       ; clk_mem         ;
;  display0[0] ; clk_mem    ; 18.169 ; 18.169 ; Rise       ; clk_mem         ;
;  display0[1] ; clk_mem    ; 18.400 ; 18.400 ; Rise       ; clk_mem         ;
;  display0[2] ; clk_mem    ; 18.384 ; 18.384 ; Rise       ; clk_mem         ;
;  display0[3] ; clk_mem    ; 18.169 ; 18.169 ; Rise       ; clk_mem         ;
;  display0[4] ; clk_mem    ; 18.419 ; 18.419 ; Rise       ; clk_mem         ;
;  display0[5] ; clk_mem    ; 18.428 ; 18.428 ; Rise       ; clk_mem         ;
;  display0[6] ; clk_mem    ; 18.433 ; 18.433 ; Rise       ; clk_mem         ;
; display1[*]  ; clk_mem    ; 19.497 ; 19.497 ; Rise       ; clk_mem         ;
;  display1[0] ; clk_mem    ; 19.374 ; 19.374 ; Rise       ; clk_mem         ;
;  display1[1] ; clk_mem    ; 19.198 ; 19.198 ; Rise       ; clk_mem         ;
;  display1[2] ; clk_mem    ; 19.170 ; 19.170 ; Rise       ; clk_mem         ;
;  display1[3] ; clk_mem    ; 19.492 ; 19.492 ; Rise       ; clk_mem         ;
;  display1[4] ; clk_mem    ; 19.189 ; 19.189 ; Rise       ; clk_mem         ;
;  display1[5] ; clk_mem    ; 19.497 ; 19.497 ; Rise       ; clk_mem         ;
;  display1[6] ; clk_mem    ; 19.166 ; 19.166 ; Rise       ; clk_mem         ;
; display2[*]  ; clk_mem    ; 19.520 ; 19.520 ; Rise       ; clk_mem         ;
;  display2[0] ; clk_mem    ; 19.168 ; 19.168 ; Rise       ; clk_mem         ;
;  display2[1] ; clk_mem    ; 19.204 ; 19.204 ; Rise       ; clk_mem         ;
;  display2[2] ; clk_mem    ; 19.207 ; 19.207 ; Rise       ; clk_mem         ;
;  display2[3] ; clk_mem    ; 19.485 ; 19.485 ; Rise       ; clk_mem         ;
;  display2[4] ; clk_mem    ; 19.361 ; 19.361 ; Rise       ; clk_mem         ;
;  display2[5] ; clk_mem    ; 19.450 ; 19.450 ; Rise       ; clk_mem         ;
;  display2[6] ; clk_mem    ; 19.520 ; 19.520 ; Rise       ; clk_mem         ;
; display3[*]  ; clk_mem    ; 18.849 ; 18.849 ; Rise       ; clk_mem         ;
;  display3[0] ; clk_mem    ; 18.089 ; 18.089 ; Rise       ; clk_mem         ;
;  display3[1] ; clk_mem    ; 18.364 ; 18.364 ; Rise       ; clk_mem         ;
;  display3[2] ; clk_mem    ; 18.223 ; 18.223 ; Rise       ; clk_mem         ;
;  display3[3] ; clk_mem    ; 18.602 ; 18.602 ; Rise       ; clk_mem         ;
;  display3[4] ; clk_mem    ; 18.849 ; 18.849 ; Rise       ; clk_mem         ;
;  display3[5] ; clk_mem    ; 18.161 ; 18.161 ; Rise       ; clk_mem         ;
;  display3[6] ; clk_mem    ; 18.384 ; 18.384 ; Rise       ; clk_mem         ;
; display4[*]  ; clk_mem    ; 18.831 ; 18.831 ; Rise       ; clk_mem         ;
;  display4[0] ; clk_mem    ; 18.168 ; 18.168 ; Rise       ; clk_mem         ;
;  display4[1] ; clk_mem    ; 18.443 ; 18.443 ; Rise       ; clk_mem         ;
;  display4[2] ; clk_mem    ; 18.380 ; 18.380 ; Rise       ; clk_mem         ;
;  display4[3] ; clk_mem    ; 18.219 ; 18.219 ; Rise       ; clk_mem         ;
;  display4[4] ; clk_mem    ; 18.464 ; 18.464 ; Rise       ; clk_mem         ;
;  display4[5] ; clk_mem    ; 18.671 ; 18.671 ; Rise       ; clk_mem         ;
;  display4[6] ; clk_mem    ; 18.831 ; 18.831 ; Rise       ; clk_mem         ;
; display5[*]  ; clk_mem    ; 19.617 ; 19.617 ; Rise       ; clk_mem         ;
;  display5[0] ; clk_mem    ; 19.372 ; 19.372 ; Rise       ; clk_mem         ;
;  display5[1] ; clk_mem    ; 19.337 ; 19.337 ; Rise       ; clk_mem         ;
;  display5[2] ; clk_mem    ; 19.617 ; 19.617 ; Rise       ; clk_mem         ;
;  display5[3] ; clk_mem    ; 19.351 ; 19.351 ; Rise       ; clk_mem         ;
;  display5[4] ; clk_mem    ; 19.342 ; 19.342 ; Rise       ; clk_mem         ;
;  display5[5] ; clk_mem    ; 19.377 ; 19.377 ; Rise       ; clk_mem         ;
;  display5[6] ; clk_mem    ; 19.555 ; 19.555 ; Rise       ; clk_mem         ;
; display6[*]  ; clk_mem    ; 17.694 ; 17.694 ; Rise       ; clk_mem         ;
;  display6[0] ; clk_mem    ; 17.387 ; 17.387 ; Rise       ; clk_mem         ;
;  display6[1] ; clk_mem    ; 17.396 ; 17.396 ; Rise       ; clk_mem         ;
;  display6[2] ; clk_mem    ; 17.509 ; 17.509 ; Rise       ; clk_mem         ;
;  display6[3] ; clk_mem    ; 17.694 ; 17.694 ; Rise       ; clk_mem         ;
;  display6[4] ; clk_mem    ; 17.403 ; 17.403 ; Rise       ; clk_mem         ;
;  display6[5] ; clk_mem    ; 17.661 ; 17.661 ; Rise       ; clk_mem         ;
;  display6[6] ; clk_mem    ; 17.390 ; 17.390 ; Rise       ; clk_mem         ;
; display7[*]  ; clk_mem    ; 18.823 ; 18.823 ; Rise       ; clk_mem         ;
;  display7[0] ; clk_mem    ; 18.820 ; 18.820 ; Rise       ; clk_mem         ;
;  display7[1] ; clk_mem    ; 18.823 ; 18.823 ; Rise       ; clk_mem         ;
;  display7[2] ; clk_mem    ; 18.583 ; 18.583 ; Rise       ; clk_mem         ;
;  display7[3] ; clk_mem    ; 18.570 ; 18.570 ; Rise       ; clk_mem         ;
;  display7[4] ; clk_mem    ; 18.550 ; 18.550 ; Rise       ; clk_mem         ;
;  display7[5] ; clk_mem    ; 18.580 ; 18.580 ; Rise       ; clk_mem         ;
;  display7[6] ; clk_mem    ; 18.582 ; 18.582 ; Rise       ; clk_mem         ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; display0[*]  ; clk        ; 6.044 ; 6.044 ; Rise       ; clk             ;
;  display0[0] ; clk        ; 6.046 ; 6.046 ; Rise       ; clk             ;
;  display0[1] ; clk        ; 6.142 ; 6.142 ; Rise       ; clk             ;
;  display0[2] ; clk        ; 6.120 ; 6.120 ; Rise       ; clk             ;
;  display0[3] ; clk        ; 6.044 ; 6.044 ; Rise       ; clk             ;
;  display0[4] ; clk        ; 6.162 ; 6.162 ; Rise       ; clk             ;
;  display0[5] ; clk        ; 6.161 ; 6.161 ; Rise       ; clk             ;
;  display0[6] ; clk        ; 6.168 ; 6.168 ; Rise       ; clk             ;
; display1[*]  ; clk        ; 5.639 ; 5.639 ; Rise       ; clk             ;
;  display1[0] ; clk        ; 5.767 ; 5.767 ; Rise       ; clk             ;
;  display1[1] ; clk        ; 5.667 ; 5.667 ; Rise       ; clk             ;
;  display1[2] ; clk        ; 5.651 ; 5.651 ; Rise       ; clk             ;
;  display1[3] ; clk        ; 5.817 ; 5.817 ; Rise       ; clk             ;
;  display1[4] ; clk        ; 5.672 ; 5.672 ; Rise       ; clk             ;
;  display1[5] ; clk        ; 5.801 ; 5.801 ; Rise       ; clk             ;
;  display1[6] ; clk        ; 5.639 ; 5.639 ; Rise       ; clk             ;
; display2[*]  ; clk        ; 5.483 ; 5.483 ; Rise       ; clk             ;
;  display2[0] ; clk        ; 5.483 ; 5.483 ; Rise       ; clk             ;
;  display2[1] ; clk        ; 5.518 ; 5.518 ; Rise       ; clk             ;
;  display2[2] ; clk        ; 5.520 ; 5.520 ; Rise       ; clk             ;
;  display2[3] ; clk        ; 5.637 ; 5.637 ; Rise       ; clk             ;
;  display2[4] ; clk        ; 5.584 ; 5.584 ; Rise       ; clk             ;
;  display2[5] ; clk        ; 5.615 ; 5.615 ; Rise       ; clk             ;
;  display2[6] ; clk        ; 5.671 ; 5.671 ; Rise       ; clk             ;
; display3[*]  ; clk        ; 6.123 ; 6.123 ; Rise       ; clk             ;
;  display3[0] ; clk        ; 6.138 ; 6.138 ; Rise       ; clk             ;
;  display3[1] ; clk        ; 6.232 ; 6.232 ; Rise       ; clk             ;
;  display3[2] ; clk        ; 6.161 ; 6.161 ; Rise       ; clk             ;
;  display3[3] ; clk        ; 6.359 ; 6.359 ; Rise       ; clk             ;
;  display3[4] ; clk        ; 6.504 ; 6.504 ; Rise       ; clk             ;
;  display3[5] ; clk        ; 6.123 ; 6.123 ; Rise       ; clk             ;
;  display3[6] ; clk        ; 6.233 ; 6.233 ; Rise       ; clk             ;
; display4[*]  ; clk        ; 5.599 ; 5.599 ; Rise       ; clk             ;
;  display4[0] ; clk        ; 5.599 ; 5.599 ; Rise       ; clk             ;
;  display4[1] ; clk        ; 5.751 ; 5.751 ; Rise       ; clk             ;
;  display4[2] ; clk        ; 5.698 ; 5.698 ; Rise       ; clk             ;
;  display4[3] ; clk        ; 5.626 ; 5.626 ; Rise       ; clk             ;
;  display4[4] ; clk        ; 5.758 ; 5.758 ; Rise       ; clk             ;
;  display4[5] ; clk        ; 5.915 ; 5.915 ; Rise       ; clk             ;
;  display4[6] ; clk        ; 5.805 ; 5.805 ; Rise       ; clk             ;
; display5[*]  ; clk        ; 5.819 ; 5.819 ; Rise       ; clk             ;
;  display5[0] ; clk        ; 5.858 ; 5.858 ; Rise       ; clk             ;
;  display5[1] ; clk        ; 5.819 ; 5.819 ; Rise       ; clk             ;
;  display5[2] ; clk        ; 5.966 ; 5.966 ; Rise       ; clk             ;
;  display5[3] ; clk        ; 5.831 ; 5.831 ; Rise       ; clk             ;
;  display5[4] ; clk        ; 5.836 ; 5.836 ; Rise       ; clk             ;
;  display5[5] ; clk        ; 5.857 ; 5.857 ; Rise       ; clk             ;
;  display5[6] ; clk        ; 5.907 ; 5.907 ; Rise       ; clk             ;
; display6[*]  ; clk        ; 5.626 ; 5.626 ; Rise       ; clk             ;
;  display6[0] ; clk        ; 5.626 ; 5.626 ; Rise       ; clk             ;
;  display6[1] ; clk        ; 5.634 ; 5.634 ; Rise       ; clk             ;
;  display6[2] ; clk        ; 5.679 ; 5.679 ; Rise       ; clk             ;
;  display6[3] ; clk        ; 5.772 ; 5.772 ; Rise       ; clk             ;
;  display6[4] ; clk        ; 5.647 ; 5.647 ; Rise       ; clk             ;
;  display6[5] ; clk        ; 5.746 ; 5.746 ; Rise       ; clk             ;
;  display6[6] ; clk        ; 5.638 ; 5.638 ; Rise       ; clk             ;
; display7[*]  ; clk        ; 6.083 ; 6.083 ; Rise       ; clk             ;
;  display7[0] ; clk        ; 6.225 ; 6.225 ; Rise       ; clk             ;
;  display7[1] ; clk        ; 6.225 ; 6.225 ; Rise       ; clk             ;
;  display7[2] ; clk        ; 6.125 ; 6.125 ; Rise       ; clk             ;
;  display7[3] ; clk        ; 6.095 ; 6.095 ; Rise       ; clk             ;
;  display7[4] ; clk        ; 6.083 ; 6.083 ; Rise       ; clk             ;
;  display7[5] ; clk        ; 6.115 ; 6.115 ; Rise       ; clk             ;
;  display7[6] ; clk        ; 6.118 ; 6.118 ; Rise       ; clk             ;
; display0[*]  ; clk_mem    ; 7.938 ; 7.938 ; Rise       ; clk_mem         ;
;  display0[0] ; clk_mem    ; 7.940 ; 7.940 ; Rise       ; clk_mem         ;
;  display0[1] ; clk_mem    ; 8.036 ; 8.036 ; Rise       ; clk_mem         ;
;  display0[2] ; clk_mem    ; 8.014 ; 8.014 ; Rise       ; clk_mem         ;
;  display0[3] ; clk_mem    ; 7.938 ; 7.938 ; Rise       ; clk_mem         ;
;  display0[4] ; clk_mem    ; 8.056 ; 8.056 ; Rise       ; clk_mem         ;
;  display0[5] ; clk_mem    ; 8.055 ; 8.055 ; Rise       ; clk_mem         ;
;  display0[6] ; clk_mem    ; 8.062 ; 8.062 ; Rise       ; clk_mem         ;
; display1[*]  ; clk_mem    ; 7.484 ; 7.484 ; Rise       ; clk_mem         ;
;  display1[0] ; clk_mem    ; 7.612 ; 7.612 ; Rise       ; clk_mem         ;
;  display1[1] ; clk_mem    ; 7.512 ; 7.512 ; Rise       ; clk_mem         ;
;  display1[2] ; clk_mem    ; 7.496 ; 7.496 ; Rise       ; clk_mem         ;
;  display1[3] ; clk_mem    ; 7.662 ; 7.662 ; Rise       ; clk_mem         ;
;  display1[4] ; clk_mem    ; 7.517 ; 7.517 ; Rise       ; clk_mem         ;
;  display1[5] ; clk_mem    ; 7.646 ; 7.646 ; Rise       ; clk_mem         ;
;  display1[6] ; clk_mem    ; 7.484 ; 7.484 ; Rise       ; clk_mem         ;
; display2[*]  ; clk_mem    ; 7.397 ; 7.397 ; Rise       ; clk_mem         ;
;  display2[0] ; clk_mem    ; 7.397 ; 7.397 ; Rise       ; clk_mem         ;
;  display2[1] ; clk_mem    ; 7.432 ; 7.432 ; Rise       ; clk_mem         ;
;  display2[2] ; clk_mem    ; 7.434 ; 7.434 ; Rise       ; clk_mem         ;
;  display2[3] ; clk_mem    ; 7.551 ; 7.551 ; Rise       ; clk_mem         ;
;  display2[4] ; clk_mem    ; 7.498 ; 7.498 ; Rise       ; clk_mem         ;
;  display2[5] ; clk_mem    ; 7.529 ; 7.529 ; Rise       ; clk_mem         ;
;  display2[6] ; clk_mem    ; 7.585 ; 7.585 ; Rise       ; clk_mem         ;
; display3[*]  ; clk_mem    ; 8.111 ; 8.111 ; Rise       ; clk_mem         ;
;  display3[0] ; clk_mem    ; 8.121 ; 8.121 ; Rise       ; clk_mem         ;
;  display3[1] ; clk_mem    ; 8.215 ; 8.215 ; Rise       ; clk_mem         ;
;  display3[2] ; clk_mem    ; 8.149 ; 8.149 ; Rise       ; clk_mem         ;
;  display3[3] ; clk_mem    ; 8.346 ; 8.346 ; Rise       ; clk_mem         ;
;  display3[4] ; clk_mem    ; 8.489 ; 8.489 ; Rise       ; clk_mem         ;
;  display3[5] ; clk_mem    ; 8.111 ; 8.111 ; Rise       ; clk_mem         ;
;  display3[6] ; clk_mem    ; 8.222 ; 8.222 ; Rise       ; clk_mem         ;
; display4[*]  ; clk_mem    ; 7.622 ; 7.622 ; Rise       ; clk_mem         ;
;  display4[0] ; clk_mem    ; 7.622 ; 7.622 ; Rise       ; clk_mem         ;
;  display4[1] ; clk_mem    ; 7.762 ; 7.762 ; Rise       ; clk_mem         ;
;  display4[2] ; clk_mem    ; 7.720 ; 7.720 ; Rise       ; clk_mem         ;
;  display4[3] ; clk_mem    ; 7.641 ; 7.641 ; Rise       ; clk_mem         ;
;  display4[4] ; clk_mem    ; 7.773 ; 7.773 ; Rise       ; clk_mem         ;
;  display4[5] ; clk_mem    ; 7.927 ; 7.927 ; Rise       ; clk_mem         ;
;  display4[6] ; clk_mem    ; 7.817 ; 7.817 ; Rise       ; clk_mem         ;
; display5[*]  ; clk_mem    ; 7.575 ; 7.575 ; Rise       ; clk_mem         ;
;  display5[0] ; clk_mem    ; 7.615 ; 7.615 ; Rise       ; clk_mem         ;
;  display5[1] ; clk_mem    ; 7.575 ; 7.575 ; Rise       ; clk_mem         ;
;  display5[2] ; clk_mem    ; 7.723 ; 7.723 ; Rise       ; clk_mem         ;
;  display5[3] ; clk_mem    ; 7.588 ; 7.588 ; Rise       ; clk_mem         ;
;  display5[4] ; clk_mem    ; 7.602 ; 7.602 ; Rise       ; clk_mem         ;
;  display5[5] ; clk_mem    ; 7.619 ; 7.619 ; Rise       ; clk_mem         ;
;  display5[6] ; clk_mem    ; 7.673 ; 7.673 ; Rise       ; clk_mem         ;
; display6[*]  ; clk_mem    ; 7.266 ; 7.266 ; Rise       ; clk_mem         ;
;  display6[0] ; clk_mem    ; 7.266 ; 7.266 ; Rise       ; clk_mem         ;
;  display6[1] ; clk_mem    ; 7.275 ; 7.275 ; Rise       ; clk_mem         ;
;  display6[2] ; clk_mem    ; 7.319 ; 7.319 ; Rise       ; clk_mem         ;
;  display6[3] ; clk_mem    ; 7.415 ; 7.415 ; Rise       ; clk_mem         ;
;  display6[4] ; clk_mem    ; 7.287 ; 7.287 ; Rise       ; clk_mem         ;
;  display6[5] ; clk_mem    ; 7.389 ; 7.389 ; Rise       ; clk_mem         ;
;  display6[6] ; clk_mem    ; 7.283 ; 7.283 ; Rise       ; clk_mem         ;
; display7[*]  ; clk_mem    ; 8.132 ; 8.132 ; Rise       ; clk_mem         ;
;  display7[0] ; clk_mem    ; 8.274 ; 8.274 ; Rise       ; clk_mem         ;
;  display7[1] ; clk_mem    ; 8.274 ; 8.274 ; Rise       ; clk_mem         ;
;  display7[2] ; clk_mem    ; 8.174 ; 8.174 ; Rise       ; clk_mem         ;
;  display7[3] ; clk_mem    ; 8.144 ; 8.144 ; Rise       ; clk_mem         ;
;  display7[4] ; clk_mem    ; 8.132 ; 8.132 ; Rise       ; clk_mem         ;
;  display7[5] ; clk_mem    ; 8.164 ; 8.164 ; Rise       ; clk_mem         ;
;  display7[6] ; clk_mem    ; 8.167 ; 8.167 ; Rise       ; clk_mem         ;
+--------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                           ; To Clock                                                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                                                  ; clk                                                                                                                  ; 4520504  ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                              ; clk                                                                                                                  ; 44466432 ; 0        ; 0        ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                                                                                                  ; 337696   ; 337696   ; 0        ; 0        ;
; clk                                                                                                                  ; clk_mem                                                                                                              ; 33304    ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                              ; clk_mem                                                                                                              ; 311904   ; 0        ; 0        ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem                                                                                                              ; 1670     ; 1670     ; 0        ; 0        ;
; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 144      ; 0        ; 144      ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18       ; 18       ; 18       ; 18       ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                           ; To Clock                                                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                                                  ; clk                                                                                                                  ; 4520504  ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                              ; clk                                                                                                                  ; 44466432 ; 0        ; 0        ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                                                                                                  ; 337696   ; 337696   ; 0        ; 0        ;
; clk                                                                                                                  ; clk_mem                                                                                                              ; 33304    ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                              ; clk_mem                                                                                                              ; 311904   ; 0        ; 0        ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk_mem                                                                                                              ; 1670     ; 1670     ; 0        ; 0        ;
; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 144      ; 0        ; 144      ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 18       ; 18       ; 18       ; 18       ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 56    ; 56   ;
; Unconstrained Output Port Paths ; 7616  ; 7616 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Wed Feb 08 14:05:47 2017
Info: Command: quartus_sta uniciclo -c uniciclo
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uniciclo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_mem clk_mem
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  to: mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[8]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -17.565
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -17.565    -16457.637 clk 
    Info (332119):   -14.539      -598.263 clk_mem 
    Info (332119):    -3.273        -3.273 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -4.414
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.414        -4.414 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.641         0.000 clk_mem 
    Info (332119):     1.191         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.167
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.167       -51.460 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.000      -397.684 clk_mem 
    Info (332119):    -1.380     -1033.380 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  to: mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[8]
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.890
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.890     -7457.365 clk 
    Info (332119):    -6.530      -287.115 clk_mem 
    Info (332119):    -1.472        -1.472 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -1.995
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.995        -1.995 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.418         0.000 clk_mem 
    Info (332119):     0.598         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -397.684 clk_mem 
    Info (332119):    -1.380     -1033.380 clk 
    Info (332119):    -0.679        -9.692 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 485 megabytes
    Info: Processing ended: Wed Feb 08 14:05:54 2017
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


