DRAM.v,verilog,xil_defaultlib,../../../../../source/IPs/DRAM/sim/DRAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
