// Seed: 1171028340
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  reg id_7;
  assign id_1 = 1;
  id_8(
      id_5, id_3, id_2 - 1, 1'b0
  );
  module_0 modCall_1 (
      id_3,
      id_3,
      id_6
  );
  wire id_9;
  always id_2 = 1;
  assign id_8 = id_4;
  always id_7 <= 1;
endmodule
