Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu May 16 20:12:33 2024
| Host         : chengjie-MS-7D76 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (98)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (98)
5. checking no_input_delay (0)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (98)
-------------------------
 There are 98 register/latch pins with no clock driven by root clock pin: system_i/slow_clock_generator_0/inst/slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (98)
-------------------------------------------------
 There are 98 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.656     -434.599                    184                 4900        0.024        0.000                      0                 4872        3.020        0.000                       0                  2551  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
adc_clk     {0.000 4.000}        8.000           125.000         
clk_fpga_0  {0.000 4.000}        8.000           125.000         
rx_clk      {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk            -2.656     -434.599                    184                  713        0.121        0.000                      0                  685        3.500        0.000                       0                   350  
clk_fpga_0          1.980        0.000                      0                 4187        0.024        0.000                      0                 4187        3.020        0.000                       0                  2201  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk             1.718        0.000                      0                   99        0.274        0.000                      0                   99  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          184  Failing Endpoints,  Worst Slack       -2.656ns,  Total Violation     -434.599ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.656ns  (required time - arrival time)
  Source:                 system_i/bessel_filter_1/inst/y3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/bessel_filter_1/inst/y1/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        10.203ns  (logic 9.150ns (89.677%)  route 1.053ns (10.323%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 12.492 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         1.750     4.911    system_i/bessel_filter_1/inst/clk
    DSP48_X1Y8           DSP48E1                                      r  system_i/bessel_filter_1/inst/y3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.117 r  system_i/bessel_filter_1/inst/y3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.119    system_i/bessel_filter_1/inst/y3_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.832 r  system_i/bessel_filter_1/inst/y0/PCOUT[47]
                         net (fo=1, routed)           0.056    10.887    system_i/bessel_filter_1/inst/y0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.600 r  system_i/bessel_filter_1/inst/y0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.602    system_i/bessel_filter_1/inst/y0__0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[45])
                                                      1.518    14.120 r  system_i/bessel_filter_1/inst/y0__1/P[45]
                         net (fo=21, routed)          0.994    15.114    system_i/bessel_filter_1/inst/y0__1_n_60
    DSP48_X1Y12          DSP48E1                                      r  system_i/bessel_filter_1/inst/y1/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         1.580    12.492    system_i/bessel_filter_1/inst/clk
    DSP48_X1Y12          DSP48E1                                      r  system_i/bessel_filter_1/inst/y1/CLK
                         clock pessimism              0.364    12.856    
                         clock uncertainty           -0.035    12.820    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.362    12.458    system_i/bessel_filter_1/inst/y1
  -------------------------------------------------------------------
                         required time                         12.458    
                         arrival time                         -15.114    
  -------------------------------------------------------------------
                         slack                                 -2.656    

Slack (VIOLATED) :        -2.656ns  (required time - arrival time)
  Source:                 system_i/bessel_filter_1/inst/y3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/bessel_filter_1/inst/y1/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        10.203ns  (logic 9.150ns (89.677%)  route 1.053ns (10.323%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 12.492 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         1.750     4.911    system_i/bessel_filter_1/inst/clk
    DSP48_X1Y8           DSP48E1                                      r  system_i/bessel_filter_1/inst/y3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.117 r  system_i/bessel_filter_1/inst/y3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.119    system_i/bessel_filter_1/inst/y3_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.832 r  system_i/bessel_filter_1/inst/y0/PCOUT[47]
                         net (fo=1, routed)           0.056    10.887    system_i/bessel_filter_1/inst/y0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.600 r  system_i/bessel_filter_1/inst/y0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.602    system_i/bessel_filter_1/inst/y0__0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[45])
                                                      1.518    14.120 r  system_i/bessel_filter_1/inst/y0__1/P[45]
                         net (fo=21, routed)          0.994    15.114    system_i/bessel_filter_1/inst/y0__1_n_60
    DSP48_X1Y12          DSP48E1                                      r  system_i/bessel_filter_1/inst/y1/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         1.580    12.492    system_i/bessel_filter_1/inst/clk
    DSP48_X1Y12          DSP48E1                                      r  system_i/bessel_filter_1/inst/y1/CLK
                         clock pessimism              0.364    12.856    
                         clock uncertainty           -0.035    12.820    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362    12.458    system_i/bessel_filter_1/inst/y1
  -------------------------------------------------------------------
                         required time                         12.458    
                         arrival time                         -15.114    
  -------------------------------------------------------------------
                         slack                                 -2.656    

Slack (VIOLATED) :        -2.656ns  (required time - arrival time)
  Source:                 system_i/bessel_filter_1/inst/y3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/bessel_filter_1/inst/y1/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        10.203ns  (logic 9.150ns (89.677%)  route 1.053ns (10.323%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 12.492 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         1.750     4.911    system_i/bessel_filter_1/inst/clk
    DSP48_X1Y8           DSP48E1                                      r  system_i/bessel_filter_1/inst/y3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.117 r  system_i/bessel_filter_1/inst/y3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.119    system_i/bessel_filter_1/inst/y3_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.832 r  system_i/bessel_filter_1/inst/y0/PCOUT[47]
                         net (fo=1, routed)           0.056    10.887    system_i/bessel_filter_1/inst/y0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.600 r  system_i/bessel_filter_1/inst/y0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.602    system_i/bessel_filter_1/inst/y0__0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[45])
                                                      1.518    14.120 r  system_i/bessel_filter_1/inst/y0__1/P[45]
                         net (fo=21, routed)          0.994    15.114    system_i/bessel_filter_1/inst/y0__1_n_60
    DSP48_X1Y12          DSP48E1                                      r  system_i/bessel_filter_1/inst/y1/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         1.580    12.492    system_i/bessel_filter_1/inst/clk
    DSP48_X1Y12          DSP48E1                                      r  system_i/bessel_filter_1/inst/y1/CLK
                         clock pessimism              0.364    12.856    
                         clock uncertainty           -0.035    12.820    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362    12.458    system_i/bessel_filter_1/inst/y1
  -------------------------------------------------------------------
                         required time                         12.458    
                         arrival time                         -15.114    
  -------------------------------------------------------------------
                         slack                                 -2.656    

Slack (VIOLATED) :        -2.649ns  (required time - arrival time)
  Source:                 system_i/bessel_filter_1/inst/y3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/bessel_filter_1/inst/y1/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        10.197ns  (logic 9.150ns (89.735%)  route 1.047ns (10.265%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 12.492 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         1.750     4.911    system_i/bessel_filter_1/inst/clk
    DSP48_X1Y8           DSP48E1                                      r  system_i/bessel_filter_1/inst/y3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.117 r  system_i/bessel_filter_1/inst/y3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.119    system_i/bessel_filter_1/inst/y3_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.832 r  system_i/bessel_filter_1/inst/y0/PCOUT[47]
                         net (fo=1, routed)           0.056    10.887    system_i/bessel_filter_1/inst/y0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.600 r  system_i/bessel_filter_1/inst/y0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.602    system_i/bessel_filter_1/inst/y0__0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[45])
                                                      1.518    14.120 r  system_i/bessel_filter_1/inst/y0__1/P[45]
                         net (fo=21, routed)          0.987    15.107    system_i/bessel_filter_1/inst/y0__1_n_60
    DSP48_X1Y12          DSP48E1                                      r  system_i/bessel_filter_1/inst/y1/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         1.580    12.492    system_i/bessel_filter_1/inst/clk
    DSP48_X1Y12          DSP48E1                                      r  system_i/bessel_filter_1/inst/y1/CLK
                         clock pessimism              0.364    12.856    
                         clock uncertainty           -0.035    12.820    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362    12.458    system_i/bessel_filter_1/inst/y1
  -------------------------------------------------------------------
                         required time                         12.458    
                         arrival time                         -15.107    
  -------------------------------------------------------------------
                         slack                                 -2.649    

Slack (VIOLATED) :        -2.649ns  (required time - arrival time)
  Source:                 system_i/bessel_filter_1/inst/y3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/bessel_filter_1/inst/y1/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        10.197ns  (logic 9.150ns (89.735%)  route 1.047ns (10.265%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 12.492 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         1.750     4.911    system_i/bessel_filter_1/inst/clk
    DSP48_X1Y8           DSP48E1                                      r  system_i/bessel_filter_1/inst/y3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.117 r  system_i/bessel_filter_1/inst/y3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.119    system_i/bessel_filter_1/inst/y3_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.832 r  system_i/bessel_filter_1/inst/y0/PCOUT[47]
                         net (fo=1, routed)           0.056    10.887    system_i/bessel_filter_1/inst/y0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.600 r  system_i/bessel_filter_1/inst/y0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.602    system_i/bessel_filter_1/inst/y0__0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[45])
                                                      1.518    14.120 r  system_i/bessel_filter_1/inst/y0__1/P[45]
                         net (fo=21, routed)          0.987    15.107    system_i/bessel_filter_1/inst/y0__1_n_60
    DSP48_X1Y12          DSP48E1                                      r  system_i/bessel_filter_1/inst/y1/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         1.580    12.492    system_i/bessel_filter_1/inst/clk
    DSP48_X1Y12          DSP48E1                                      r  system_i/bessel_filter_1/inst/y1/CLK
                         clock pessimism              0.364    12.856    
                         clock uncertainty           -0.035    12.820    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.362    12.458    system_i/bessel_filter_1/inst/y1
  -------------------------------------------------------------------
                         required time                         12.458    
                         arrival time                         -15.107    
  -------------------------------------------------------------------
                         slack                                 -2.649    

Slack (VIOLATED) :        -2.635ns  (required time - arrival time)
  Source:                 system_i/bessel_filter_1/inst/y3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/bessel_filter_1/inst/y1/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        10.182ns  (logic 9.150ns (89.861%)  route 1.032ns (10.139%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 12.492 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         1.750     4.911    system_i/bessel_filter_1/inst/clk
    DSP48_X1Y8           DSP48E1                                      r  system_i/bessel_filter_1/inst/y3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.117 r  system_i/bessel_filter_1/inst/y3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.119    system_i/bessel_filter_1/inst/y3_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.832 r  system_i/bessel_filter_1/inst/y0/PCOUT[47]
                         net (fo=1, routed)           0.056    10.887    system_i/bessel_filter_1/inst/y0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.600 r  system_i/bessel_filter_1/inst/y0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.602    system_i/bessel_filter_1/inst/y0__0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[44])
                                                      1.518    14.120 r  system_i/bessel_filter_1/inst/y0__1/P[44]
                         net (fo=3, routed)           0.973    15.093    system_i/bessel_filter_1/inst/y0__1_n_61
    DSP48_X1Y12          DSP48E1                                      r  system_i/bessel_filter_1/inst/y1/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         1.580    12.492    system_i/bessel_filter_1/inst/clk
    DSP48_X1Y12          DSP48E1                                      r  system_i/bessel_filter_1/inst/y1/CLK
                         clock pessimism              0.364    12.856    
                         clock uncertainty           -0.035    12.820    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362    12.458    system_i/bessel_filter_1/inst/y1
  -------------------------------------------------------------------
                         required time                         12.458    
                         arrival time                         -15.093    
  -------------------------------------------------------------------
                         slack                                 -2.635    

Slack (VIOLATED) :        -2.627ns  (required time - arrival time)
  Source:                 system_i/bessel_filter_1/inst/y3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/bessel_filter_1/inst/y0__0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        10.082ns  (logic 9.150ns (90.759%)  route 0.932ns (9.241%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         1.750     4.911    system_i/bessel_filter_1/inst/clk
    DSP48_X1Y8           DSP48E1                                      r  system_i/bessel_filter_1/inst/y3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.117 r  system_i/bessel_filter_1/inst/y3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.119    system_i/bessel_filter_1/inst/y3_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.832 r  system_i/bessel_filter_1/inst/y0/PCOUT[47]
                         net (fo=1, routed)           0.056    10.887    system_i/bessel_filter_1/inst/y0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.600 r  system_i/bessel_filter_1/inst/y0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.602    system_i/bessel_filter_1/inst/y0__0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    14.120 r  system_i/bessel_filter_1/inst/y0__1/P[6]
                         net (fo=1, routed)           0.872    14.992    system_i/bessel_filter_1/inst/y0__1_n_99
    DSP48_X1Y10          DSP48E1                                      r  system_i/bessel_filter_1/inst/y0__0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         1.575    12.487    system_i/bessel_filter_1/inst/clk
    DSP48_X1Y10          DSP48E1                                      r  system_i/bessel_filter_1/inst/y0__0/CLK
                         clock pessimism              0.364    12.851    
                         clock uncertainty           -0.035    12.815    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    12.365    system_i/bessel_filter_1/inst/y0__0
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                         -14.992    
  -------------------------------------------------------------------
                         slack                                 -2.627    

Slack (VIOLATED) :        -2.621ns  (required time - arrival time)
  Source:                 system_i/bessel_filter_1/inst/y3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/bessel_filter_1/inst/y1/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        10.168ns  (logic 9.150ns (89.986%)  route 1.018ns (10.014%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 12.492 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         1.750     4.911    system_i/bessel_filter_1/inst/clk
    DSP48_X1Y8           DSP48E1                                      r  system_i/bessel_filter_1/inst/y3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.117 r  system_i/bessel_filter_1/inst/y3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.119    system_i/bessel_filter_1/inst/y3_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.832 r  system_i/bessel_filter_1/inst/y0/PCOUT[47]
                         net (fo=1, routed)           0.056    10.887    system_i/bessel_filter_1/inst/y0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.600 r  system_i/bessel_filter_1/inst/y0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.602    system_i/bessel_filter_1/inst/y0__0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[45])
                                                      1.518    14.120 r  system_i/bessel_filter_1/inst/y0__1/P[45]
                         net (fo=21, routed)          0.958    15.079    system_i/bessel_filter_1/inst/y0__1_n_60
    DSP48_X1Y12          DSP48E1                                      r  system_i/bessel_filter_1/inst/y1/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         1.580    12.492    system_i/bessel_filter_1/inst/clk
    DSP48_X1Y12          DSP48E1                                      r  system_i/bessel_filter_1/inst/y1/CLK
                         clock pessimism              0.364    12.856    
                         clock uncertainty           -0.035    12.820    
    DSP48_X1Y12          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.362    12.458    system_i/bessel_filter_1/inst/y1
  -------------------------------------------------------------------
                         required time                         12.458    
                         arrival time                         -15.079    
  -------------------------------------------------------------------
                         slack                                 -2.621    

Slack (VIOLATED) :        -2.618ns  (required time - arrival time)
  Source:                 system_i/bessel_filter_1/inst/y3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/bessel_filter_1/inst/y0__0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        10.073ns  (logic 9.150ns (90.840%)  route 0.923ns (9.160%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         1.750     4.911    system_i/bessel_filter_1/inst/clk
    DSP48_X1Y8           DSP48E1                                      r  system_i/bessel_filter_1/inst/y3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.117 r  system_i/bessel_filter_1/inst/y3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.119    system_i/bessel_filter_1/inst/y3_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.832 r  system_i/bessel_filter_1/inst/y0/PCOUT[47]
                         net (fo=1, routed)           0.056    10.887    system_i/bessel_filter_1/inst/y0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.600 r  system_i/bessel_filter_1/inst/y0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.602    system_i/bessel_filter_1/inst/y0__0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.120 r  system_i/bessel_filter_1/inst/y0__1/P[1]
                         net (fo=1, routed)           0.863    14.983    system_i/bessel_filter_1/inst/y0__1_n_104
    DSP48_X1Y10          DSP48E1                                      r  system_i/bessel_filter_1/inst/y0__0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         1.575    12.487    system_i/bessel_filter_1/inst/clk
    DSP48_X1Y10          DSP48E1                                      r  system_i/bessel_filter_1/inst/y0__0/CLK
                         clock pessimism              0.364    12.851    
                         clock uncertainty           -0.035    12.815    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450    12.365    system_i/bessel_filter_1/inst/y0__0
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                         -14.983    
  -------------------------------------------------------------------
                         slack                                 -2.618    

Slack (VIOLATED) :        -2.618ns  (required time - arrival time)
  Source:                 system_i/bessel_filter_1/inst/y3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/bessel_filter_1/inst/y0__0/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        10.073ns  (logic 9.150ns (90.840%)  route 0.923ns (9.160%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         1.750     4.911    system_i/bessel_filter_1/inst/clk
    DSP48_X1Y8           DSP48E1                                      r  system_i/bessel_filter_1/inst/y3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.117 r  system_i/bessel_filter_1/inst/y3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.119    system_i/bessel_filter_1/inst/y3_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.832 r  system_i/bessel_filter_1/inst/y0/PCOUT[47]
                         net (fo=1, routed)           0.056    10.887    system_i/bessel_filter_1/inst/y0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.600 r  system_i/bessel_filter_1/inst/y0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.602    system_i/bessel_filter_1/inst/y0__0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    14.120 r  system_i/bessel_filter_1/inst/y0__1/P[9]
                         net (fo=1, routed)           0.863    14.983    system_i/bessel_filter_1/inst/y0__1_n_96
    DSP48_X1Y10          DSP48E1                                      r  system_i/bessel_filter_1/inst/y0__0/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         1.575    12.487    system_i/bessel_filter_1/inst/clk
    DSP48_X1Y10          DSP48E1                                      r  system_i/bessel_filter_1/inst/y0__0/CLK
                         clock pessimism              0.364    12.851    
                         clock uncertainty           -0.035    12.815    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    12.365    system_i/bessel_filter_1/inst/y0__0
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                         -14.983    
  -------------------------------------------------------------------
                         slack                                 -2.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         0.553     1.608    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X33Y27         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[0][8]/Q
                         net (fo=1, routed)           0.056     1.805    system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[0][8]
    SLICE_X33Y27         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         0.818     1.964    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X33Y27         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1][8]/C
                         clock pessimism             -0.356     1.608    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.076     1.684    system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/adc_smooth_mossbauer_0/inst/acc_average_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         0.556     1.611    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X33Y31         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/acc_average_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  system_i/adc_smooth_mossbauer_0/inst/acc_average_reg[17]/Q
                         net (fo=1, routed)           0.056     1.808    system_i/adc_smooth_mossbauer_0/inst/acc_average_reg_n_0_[17]
    SLICE_X33Y31         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         0.822     1.968    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X33Y31         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[17]/C
                         clock pessimism             -0.357     1.611    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.075     1.686    system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 system_i/adc_smooth_mossbauer_0/inst/acc_average_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         0.556     1.611    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X33Y31         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/acc_average_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  system_i/adc_smooth_mossbauer_0/inst/acc_average_reg[18]/Q
                         net (fo=1, routed)           0.056     1.808    system_i/adc_smooth_mossbauer_0/inst/acc_average_reg_n_0_[18]
    SLICE_X33Y31         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         0.822     1.968    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X33Y31         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[18]/C
                         clock pessimism             -0.357     1.611    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.071     1.682    system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         0.553     1.608    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X33Y27         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[0][1]/Q
                         net (fo=1, routed)           0.056     1.805    system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[0][1]
    SLICE_X33Y27         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         0.818     1.964    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X33Y27         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1][1]/C
                         clock pessimism             -0.356     1.608    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.071     1.679    system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         0.553     1.608    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X35Y27         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[0][10]/Q
                         net (fo=1, routed)           0.116     1.865    system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[0][10]
    SLICE_X33Y27         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         0.818     1.964    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X33Y27         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1][10]/C
                         clock pessimism             -0.324     1.640    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.075     1.715    system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 system_i/bessel_filter_0/inst/sync_1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/bessel_filter_0/inst/y3/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.766%)  route 0.189ns (57.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         0.565     1.620    system_i/bessel_filter_0/inst/clk
    SLICE_X9Y7           FDRE                                         r  system_i/bessel_filter_0/inst/sync_1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     1.761 r  system_i/bessel_filter_0/inst/sync_1_reg[11]/Q
                         net (fo=1, routed)           0.189     1.950    system_i/bessel_filter_0/inst/sync_1[11]
    DSP48_X0Y2           DSP48E1                                      r  system_i/bessel_filter_0/inst/y3/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         0.924     2.069    system_i/bessel_filter_0/inst/clk
    DSP48_X0Y2           DSP48E1                                      r  system_i/bessel_filter_0/inst/y3/CLK
                         clock pessimism             -0.343     1.727    
    DSP48_X0Y2           DSP48E1 (Hold_dsp48e1_CLK_A[11])
                                                      0.066     1.793    system_i/bessel_filter_0/inst/y3
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 system_i/bessel_filter_1/inst/y_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/bessel_filter_1/inst/adc_filt_a_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         0.554     1.609    system_i/bessel_filter_1/inst/clk
    SLICE_X31Y29         FDRE                                         r  system_i/bessel_filter_1/inst/y_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     1.750 r  system_i/bessel_filter_1/inst/y_reg[45]/Q
                         net (fo=1, routed)           0.110     1.860    system_i/bessel_filter_1/inst/p_0_in[13]
    SLICE_X31Y30         FDRE                                         r  system_i/bessel_filter_1/inst/adc_filt_a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         0.821     1.967    system_i/bessel_filter_1/inst/clk
    SLICE_X31Y30         FDRE                                         r  system_i/bessel_filter_1/inst/adc_filt_a_reg[13]/C
                         clock pessimism             -0.343     1.624    
    SLICE_X31Y30         FDRE (Hold_fdre_C_D)         0.066     1.690    system_i/bessel_filter_1/inst/adc_filt_a_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 system_i/bessel_filter_1/inst/adc_filt_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.969%)  route 0.125ns (47.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         0.553     1.608    system_i/bessel_filter_1/inst/clk
    SLICE_X33Y28         FDRE                                         r  system_i/bessel_filter_1/inst/adc_filt_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  system_i/bessel_filter_1/inst/adc_filt_a_reg[3]/Q
                         net (fo=3, routed)           0.125     1.874    system_i/adc_smooth_mossbauer_0/inst/adc_dat_a[3]
    SLICE_X34Y27         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         0.819     1.965    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X34Y27         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[0][3]/C
                         clock pessimism             -0.324     1.641    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.059     1.700    system_i/adc_smooth_mossbauer_0/inst/shift_reg_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 system_i/adc_smooth_mossbauer_0/inst/acc_average_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         0.553     1.608    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X35Y27         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/acc_average_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  system_i/adc_smooth_mossbauer_0/inst/acc_average_reg[12]/Q
                         net (fo=1, routed)           0.110     1.859    system_i/adc_smooth_mossbauer_0/inst/acc_average_reg_n_0_[12]
    SLICE_X34Y27         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         0.819     1.965    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X34Y27         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[12]/C
                         clock pessimism             -0.344     1.621    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.063     1.684    system_i/adc_smooth_mossbauer_0/inst/smooth_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_smooth_mossbauer_0/inst/acc_average_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.164ns (69.107%)  route 0.073ns (30.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         0.556     1.611    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X32Y31         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.164     1.775 r  system_i/adc_smooth_mossbauer_0/inst/accumulator_reg[18]/Q
                         net (fo=4, routed)           0.073     1.848    system_i/adc_smooth_mossbauer_0/inst/accumulator[18]
    SLICE_X33Y31         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/acc_average_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         0.822     1.968    system_i/adc_smooth_mossbauer_0/inst/adc_clk
    SLICE_X33Y31         FDRE                                         r  system_i/adc_smooth_mossbauer_0/inst/acc_average_reg[17]/C
                         clock pessimism             -0.344     1.624    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.046     1.670    system_i/adc_smooth_mossbauer_0/inst/acc_average_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y4     system_i/bessel_filter_0/inst/y0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y6     system_i/bessel_filter_0/inst/y1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y2     system_i/bessel_filter_0/inst/y3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y10    system_i/bessel_filter_1/inst/y0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y12    system_i/bessel_filter_1/inst/y1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y8     system_i/bessel_filter_1/inst/y3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y9     system_i/bessel_filter_1/inst/y0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y3     system_i/bessel_filter_0/inst/y0/CLK
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y35   system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y28   system_i/bessel_filter_1/inst/y_reg[32]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y28   system_i/bessel_filter_1/inst/y_reg[33]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y28   system_i/bessel_filter_1/inst/y_reg[34]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X29Y28   system_i/adc_smooth_mossbauer_0/inst/acc_average_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y28   system_i/bessel_filter_1/inst/adc_filt_a_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X29Y28   system_i/bessel_filter_1/inst/adc_filt_a_reg[5]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y35   system_i/adc_smooth_mossbauer_0/inst/acc_average_reg[22]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y34   system_i/adc_smooth_mossbauer_0/inst/acc_average_reg[23]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y34   system_i/adc_smooth_mossbauer_0/inst/acc_average_reg[24]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y35   system_i/adc_smooth_mossbauer_0/inst/acc_average_reg[26]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y25   system_i/bessel_filter_1/inst/adc_filt_a_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y25   system_i/bessel_filter_1/inst/adc_filt_a_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y25   system_i/bessel_filter_1/inst/y_reg[40]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y25   system_i/bessel_filter_1/inst/y_reg[41]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y25   system_i/bessel_filter_1/inst/y_reg[42]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y25   system_i/bessel_filter_1/inst/y_reg[43]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y25   system_i/bessel_filter_1/inst/adc_filt_a_reg[9]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X21Y43   system_i/forward_skim/inst/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X21Y44   system_i/forward_skim/inst/counter_reg[28]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X26Y43   system_i/back_skim/inst/counter_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 1.251ns (24.848%)  route 3.784ns (75.152%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 10.781 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        1.681     2.989    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X10Y46         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=61, routed)          1.468     4.935    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[1]
    SLICE_X16Y46         LUT3 (Prop_lut3_I0_O)        0.321     5.256 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.821     6.077    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_1
    SLICE_X15Y46         LUT6 (Prop_lut6_I3_O)        0.328     6.405 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.589     6.994    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X11Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.118 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.905     8.024    system_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        1.589    10.781    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.230    11.012    
                         clock uncertainty           -0.125    10.887    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    10.004    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.004    
                         arrival time                          -8.024    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 1.024ns (18.142%)  route 4.621ns (81.858%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        1.682     2.990    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X11Y47         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     3.446 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=61, routed)          2.053     5.499    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[0]
    SLICE_X13Y34         LUT4 (Prop_lut4_I2_O)        0.118     5.617 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_6/O
                         net (fo=16, routed)          1.139     6.756    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_6_n_0
    SLICE_X14Y33         LUT6 (Prop_lut6_I5_O)        0.326     7.082 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_2/O
                         net (fo=1, routed)           0.698     7.780    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_2_n_0
    SLICE_X13Y34         LUT6 (Prop_lut6_I0_O)        0.124     7.904 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_1/O
                         net (fo=2, routed)           0.731     8.635    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]
    SLICE_X11Y40         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        1.505    10.697    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y40         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                         clock pessimism              0.264    10.962    
                         clock uncertainty           -0.125    10.837    
    SLICE_X11Y40         FDRE (Setup_fdre_C_D)       -0.061    10.776    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                         10.776    
                         arrival time                          -8.635    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 2.334ns (41.601%)  route 3.276ns (58.399%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        1.671     2.979    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X8Y52          FDSE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDSE (Prop_fdse_C_Q)         0.478     3.457 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=23, routed)          0.907     4.364    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]
    SLICE_X7Y52          LUT5 (Prop_lut5_I0_O)        0.301     4.665 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.474     5.139    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.124     5.263 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.861     6.124    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X6Y46          LUT4 (Prop_lut4_I1_O)        0.124     6.248 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.248    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.781 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.781    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.898 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.898    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.221 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           1.035     8.255    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X5Y48          LUT3 (Prop_lut3_I0_O)        0.334     8.589 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     8.589    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X5Y48          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        1.552    10.744    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y48          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.116    10.860    
                         clock uncertainty           -0.125    10.735    
    SLICE_X5Y48          FDRE (Setup_fdre_C_D)        0.075    10.810    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         10.810    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.024ns (18.492%)  route 4.513ns (81.508%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        1.682     2.990    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X11Y47         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     3.446 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=61, routed)          2.053     5.499    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[0]
    SLICE_X13Y34         LUT4 (Prop_lut4_I2_O)        0.118     5.617 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_6/O
                         net (fo=16, routed)          0.990     6.607    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_6_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I3_O)        0.326     6.933 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[27]_i_2/O
                         net (fo=1, routed)           0.890     7.822    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[27]_i_2_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.946 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[27]_i_1/O
                         net (fo=2, routed)           0.581     8.527    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]
    SLICE_X13Y43         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        1.507    10.699    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y43         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[27]/C
                         clock pessimism              0.264    10.964    
                         clock uncertainty           -0.125    10.839    
    SLICE_X13Y43         FDRE (Setup_fdre_C_D)       -0.081    10.758    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[27]
  -------------------------------------------------------------------
                         required time                         10.758    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 1.369ns (26.564%)  route 3.785ns (73.436%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.690 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        1.681     2.989    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X10Y46         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=61, routed)          1.468     4.935    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[1]
    SLICE_X16Y46         LUT3 (Prop_lut3_I0_O)        0.321     5.256 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.468     5.724    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_1
    SLICE_X16Y46         LUT6 (Prop_lut6_I2_O)        0.328     6.052 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.714     6.766    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.890 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.552     7.442    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X11Y50         LUT4 (Prop_lut4_I1_O)        0.118     7.560 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.583     8.143    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X10Y50         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        1.498    10.690    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X10Y50         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                         clock pessimism              0.116    10.806    
                         clock uncertainty           -0.125    10.681    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)       -0.247    10.434    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg
  -------------------------------------------------------------------
                         required time                         10.434    
                         arrival time                          -8.143    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 1.024ns (18.708%)  route 4.450ns (81.292%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        1.682     2.990    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X11Y47         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     3.446 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=61, routed)          2.053     5.499    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[0]
    SLICE_X13Y34         LUT4 (Prop_lut4_I2_O)        0.118     5.617 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_6/O
                         net (fo=16, routed)          1.135     6.751    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_6_n_0
    SLICE_X14Y33         LUT6 (Prop_lut6_I3_O)        0.326     7.077 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[20]_i_2/O
                         net (fo=1, routed)           0.611     7.689    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[20]_i_2_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.813 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[20]_i_1/O
                         net (fo=2, routed)           0.651     8.464    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]
    SLICE_X11Y40         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        1.505    10.697    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y40         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                         clock pessimism              0.264    10.962    
                         clock uncertainty           -0.125    10.837    
    SLICE_X11Y40         FDRE (Setup_fdre_C_D)       -0.067    10.770    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                         10.770    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  2.306    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 1.695ns (30.454%)  route 3.871ns (69.546%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        1.681     2.989    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X10Y46         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=61, routed)          1.468     4.935    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[1]
    SLICE_X16Y46         LUT3 (Prop_lut3_I0_O)        0.321     5.256 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.468     5.724    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_1
    SLICE_X16Y46         LUT6 (Prop_lut6_I2_O)        0.328     6.052 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.714     6.766    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.890 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.552     7.442    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X11Y50         LUT4 (Prop_lut4_I1_O)        0.118     7.560 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.669     8.229    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X11Y49         LUT6 (Prop_lut6_I4_O)        0.326     8.555 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000     8.555    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X11Y49         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        1.508    10.700    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X11Y49         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.264    10.965    
                         clock uncertainty           -0.125    10.840    
    SLICE_X11Y49         FDRE (Setup_fdre_C_D)        0.031    10.871    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         10.871    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 1.695ns (30.460%)  route 3.870ns (69.540%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        1.681     2.989    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X10Y46         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.478     3.467 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=61, routed)          1.468     4.935    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[1]
    SLICE_X16Y46         LUT3 (Prop_lut3_I0_O)        0.321     5.256 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.468     5.724    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_1
    SLICE_X16Y46         LUT6 (Prop_lut6_I2_O)        0.328     6.052 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.714     6.766    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.890 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.552     7.442    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X11Y50         LUT4 (Prop_lut4_I1_O)        0.118     7.560 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.668     8.228    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X11Y49         LUT4 (Prop_lut4_I2_O)        0.326     8.554 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     8.554    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X11Y49         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        1.508    10.700    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X11Y49         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.264    10.965    
                         clock uncertainty           -0.125    10.840    
    SLICE_X11Y49         FDRE (Setup_fdre_C_D)        0.032    10.872    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         10.872    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 1.024ns (18.860%)  route 4.405ns (81.140%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        1.682     2.990    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X11Y47         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.456     3.446 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=61, routed)          2.053     5.499    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[0]
    SLICE_X13Y34         LUT4 (Prop_lut4_I2_O)        0.118     5.617 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_6/O
                         net (fo=16, routed)          0.839     6.456    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_6_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I3_O)        0.326     6.782 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_2/O
                         net (fo=1, routed)           0.697     7.479    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_2_n_0
    SLICE_X15Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.603 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_1/O
                         net (fo=2, routed)           0.816     8.419    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]
    SLICE_X13Y42         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        1.506    10.698    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y42         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                         clock pessimism              0.264    10.963    
                         clock uncertainty           -0.125    10.838    
    SLICE_X13Y42         FDRE (Setup_fdre_C_D)       -0.095    10.743    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]
  -------------------------------------------------------------------
                         required time                         10.743    
                         arrival time                          -8.419    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 1.608ns (32.268%)  route 3.375ns (67.732%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.908     6.315    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X18Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.439 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           1.123     7.562    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X21Y40         LUT5 (Prop_lut5_I2_O)        0.150     7.712 r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.344     8.056    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X18Y40         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        1.498    10.690    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X18Y40         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism              0.230    10.921    
                         clock uncertainty           -0.125    10.796    
    SLICE_X18Y40         FDRE (Setup_fdre_C_CE)      -0.407    10.389    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         10.389    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  2.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        0.565     0.906    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/Q
                         net (fo=1, routed)           0.200     1.246    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[4]
    SLICE_X9Y49          LUT5 (Prop_lut5_I2_O)        0.045     1.291 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.291    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1__0_n_0
    SLICE_X9Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        0.835     1.205    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X9Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.091     1.267    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.957%)  route 0.230ns (62.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        0.556     0.897    system_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X22Y35         FDRE                                         r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[6]/Q
                         net (fo=1, routed)           0.230     1.268    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[25]
    SLICE_X19Y34         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        0.825     1.195    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X19Y34         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X19Y34         FDRE (Hold_fdre_C_D)         0.071     1.232    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        0.582     0.923    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y52          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.116     1.180    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X4Y52          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        0.853     1.223    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y52          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.263     0.960    
    SLICE_X4Y52          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.143    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.350%)  route 0.215ns (53.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[23]/Q
                         net (fo=1, routed)           0.215     1.281    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[23]
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.326 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[23]_i_1/O
                         net (fo=1, routed)           0.000     1.326    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[23]
    SLICE_X2Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        0.854     1.224    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[23]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.684%)  route 0.221ns (54.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[25]/Q
                         net (fo=1, routed)           0.221     1.287    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[25]
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.332 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[25]_i_1/O
                         net (fo=1, routed)           0.000     1.332    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[25]
    SLICE_X2Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        0.854     1.224    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.622%)  route 0.222ns (54.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[27]/Q
                         net (fo=1, routed)           0.222     1.287    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[27]
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.332 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[27]_i_1/O
                         net (fo=1, routed)           0.000     1.332    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[27]
    SLICE_X2Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        0.854     1.224    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.672%)  route 0.243ns (63.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        0.554     0.895    system_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X22Y32         FDRE                                         r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.243     1.279    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[1]
    SLICE_X20Y34         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        0.824     1.194    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y34         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X20Y34         FDRE (Hold_fdre_C_D)         0.060     1.220    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        0.563     0.904    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X8Y37          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.115     1.183    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X6Y37          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        0.830     1.200    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y37          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.262     0.938    
    SLICE_X6Y37          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.121    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.187ns (42.513%)  route 0.253ns (57.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        0.582     0.923    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[44]/Q
                         net (fo=1, routed)           0.253     1.316    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[44]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.046     1.362 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[44]_i_1__1/O
                         net (fo=1, routed)           0.000     1.362    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[44]_i_1__1_n_0
    SLICE_X1Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        0.852     1.222    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[44]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.107     1.300    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/rst_ps7_0_125M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/rst_ps7_0_125M/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.101%)  route 0.165ns (53.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        0.547     0.888    system_i/rst_ps7_0_125M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X21Y25         FDRE                                         r  system_i/rst_ps7_0_125M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/rst_ps7_0_125M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.165     1.193    system_i/rst_ps7_0_125M/U0/SEQ/lpf_int
    SLICE_X22Y25         FDSE                                         r  system_i/rst_ps7_0_125M/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        0.812     1.182    system_i/rst_ps7_0_125M/U0/SEQ/slowest_sync_clk
    SLICE_X22Y25         FDSE                                         r  system_i/rst_ps7_0_125M/U0/SEQ/Core_reg/C
                         clock pessimism             -0.034     1.148    
    SLICE_X22Y25         FDSE (Hold_fdse_C_S)        -0.018     1.130    system_i/rst_ps7_0_125M/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X16Y43   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X15Y42   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X17Y42   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X16Y43   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X15Y44   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X15Y44   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X15Y44   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X15Y44   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X17Y40   system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y37    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y38    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y38    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y40   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y40   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y38    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y40   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y38    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y38    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y38    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y44   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y44   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X10Y44   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_threshold_0/inst/vgl_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.620ns  (logic 2.792ns (36.642%)  route 4.828ns (63.358%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        1.665     2.973    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y31         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.456     3.429 f  system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=5, routed)           2.198     5.627    system_i/low_threshold_0/inst/input_low[3]
    SLICE_X13Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.751 r  system_i/low_threshold_0/inst/_carry_i_1/O
                         net (fo=1, routed)           0.000     5.751    system_i/low_threshold_0/inst/_carry_i_1_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.152 r  system_i/low_threshold_0/inst/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.152    system_i/low_threshold_0/inst/_carry_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.266 r  system_i/low_threshold_0/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.266    system_i/low_threshold_0/inst/_carry__0_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.380 r  system_i/low_threshold_0/inst/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.380    system_i/low_threshold_0/inst/_carry__1_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.714 r  system_i/low_threshold_0/inst/_carry__2/O[1]
                         net (fo=2, routed)           1.878     8.592    system_i/low_threshold_0/inst/vgl1[13]
    SLICE_X15Y32         LUT2 (Prop_lut2_I1_O)        0.303     8.895 r  system_i/low_threshold_0/inst/__27_carry__2_i_2/O
                         net (fo=1, routed)           0.000     8.895    system_i/low_threshold_0/inst/__27_carry__2_i_2_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.535 r  system_i/low_threshold_0/inst/__27_carry__2/O[3]
                         net (fo=1, routed)           0.751    10.287    system_i/low_threshold_0/inst/vgl0
    SLICE_X14Y33         LUT3 (Prop_lut3_I2_O)        0.306    10.593 r  system_i/low_threshold_0/inst/vgl_i_1/O
                         net (fo=1, routed)           0.000    10.593    system_i/low_threshold_0/inst/vgl_i_1_n_0
    SLICE_X14Y33         FDRE                                         r  system_i/low_threshold_0/inst/vgl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         1.494    12.406    system_i/low_threshold_0/inst/adc_clk
    SLICE_X14Y33         FDRE                                         r  system_i/low_threshold_0/inst/vgl_reg/C
                         clock pessimism              0.000    12.406    
                         clock uncertainty           -0.125    12.281    
    SLICE_X14Y33         FDRE (Setup_fdre_C_D)        0.029    12.310    system_i/low_threshold_0/inst/vgl_reg
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.273ns  (logic 2.363ns (32.490%)  route 4.910ns (67.510%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT6=1)
  Clock Path Skew:        1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        1.671     2.979    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y39         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.478     3.457 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=5, routed)           2.433     5.890    system_i/back_skim/inst/DURATION[4]
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.295     6.185 r  system_i/back_skim/inst/counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.185    system_i/back_skim/inst/counter0_carry_i_1_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.586 r  system_i/back_skim/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.586    system_i/back_skim/inst/counter0_carry_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  system_i/back_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.700    system_i/back_skim/inst/counter0_carry__0_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  system_i/back_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.814    system_i/back_skim/inst/counter0_carry__1_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  system_i/back_skim/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.928    system_i/back_skim/inst/counter0_carry__2_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  system_i/back_skim/inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.042    system_i/back_skim/inst/counter0_carry__3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  system_i/back_skim/inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.156    system_i/back_skim/inst/counter0_carry__4_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.469 r  system_i/back_skim/inst/counter0_carry__5/O[3]
                         net (fo=1, routed)           2.477     9.946    system_i/back_skim/inst/counter0[28]
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.306    10.252 r  system_i/back_skim/inst/counter[28]_i_1/O
                         net (fo=1, routed)           0.000    10.252    system_i/back_skim/inst/p_0_in[28]
    SLICE_X26Y44         FDRE                                         r  system_i/back_skim/inst/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         1.499    12.411    system_i/back_skim/inst/clk
    SLICE_X26Y44         FDRE                                         r  system_i/back_skim/inst/counter_reg[28]/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.125    12.286    
    SLICE_X26Y44         FDRE (Setup_fdre_C_D)        0.031    12.317    system_i/back_skim/inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         12.317    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.062ns  (logic 2.495ns (35.329%)  route 4.567ns (64.671%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT6=1)
  Clock Path Skew:        1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        1.671     2.979    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y39         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.478     3.457 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=5, routed)           2.433     5.890    system_i/back_skim/inst/DURATION[4]
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.295     6.185 r  system_i/back_skim/inst/counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.185    system_i/back_skim/inst/counter0_carry_i_1_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.586 r  system_i/back_skim/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.586    system_i/back_skim/inst/counter0_carry_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  system_i/back_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.700    system_i/back_skim/inst/counter0_carry__0_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  system_i/back_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.814    system_i/back_skim/inst/counter0_carry__1_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  system_i/back_skim/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.928    system_i/back_skim/inst/counter0_carry__2_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  system_i/back_skim/inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.042    system_i/back_skim/inst/counter0_carry__3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  system_i/back_skim/inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.156    system_i/back_skim/inst/counter0_carry__4_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  system_i/back_skim/inst/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.270    system_i/back_skim/inst/counter0_carry__5_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.604 r  system_i/back_skim/inst/counter0_carry__6/O[1]
                         net (fo=1, routed)           2.134     9.738    system_i/back_skim/inst/counter0[30]
    SLICE_X26Y45         LUT6 (Prop_lut6_I5_O)        0.303    10.041 r  system_i/back_skim/inst/counter[30]_i_1/O
                         net (fo=1, routed)           0.000    10.041    system_i/back_skim/inst/p_0_in[30]
    SLICE_X26Y45         FDRE                                         r  system_i/back_skim/inst/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         1.499    12.411    system_i/back_skim/inst/clk
    SLICE_X26Y45         FDRE                                         r  system_i/back_skim/inst/counter_reg[30]/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.125    12.286    
    SLICE_X26Y45         FDRE (Setup_fdre_C_D)        0.031    12.317    system_i/back_skim/inst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         12.317    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  2.276    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.051ns  (logic 2.037ns (28.888%)  route 5.014ns (71.112%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT6=1)
  Clock Path Skew:        1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        1.671     2.979    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y39         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.478     3.457 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=5, routed)           2.433     5.890    system_i/back_skim/inst/DURATION[4]
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.295     6.185 r  system_i/back_skim/inst/counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.185    system_i/back_skim/inst/counter0_carry_i_1_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.586 r  system_i/back_skim/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.586    system_i/back_skim/inst/counter0_carry_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  system_i/back_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.700    system_i/back_skim/inst/counter0_carry__0_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  system_i/back_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.814    system_i/back_skim/inst/counter0_carry__1_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  system_i/back_skim/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.928    system_i/back_skim/inst/counter0_carry__2_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.150 r  system_i/back_skim/inst/counter0_carry__3/O[0]
                         net (fo=1, routed)           2.581     9.731    system_i/back_skim/inst/counter0[17]
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.299    10.030 r  system_i/back_skim/inst/counter[17]_i_1/O
                         net (fo=1, routed)           0.000    10.030    system_i/back_skim/inst/p_0_in[17]
    SLICE_X26Y42         FDRE                                         r  system_i/back_skim/inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         1.498    12.410    system_i/back_skim/inst/clk
    SLICE_X26Y42         FDRE                                         r  system_i/back_skim/inst/counter_reg[17]/C
                         clock pessimism              0.000    12.410    
                         clock uncertainty           -0.125    12.285    
    SLICE_X26Y42         FDRE (Setup_fdre_C_D)        0.029    12.314    system_i/back_skim/inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.355ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/forward_skim/inst/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 2.250ns (32.237%)  route 4.730ns (67.763%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT6=1)
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        1.671     2.979    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y39         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.518     3.497 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[23]/Q
                         net (fo=5, routed)           2.718     6.215    system_i/forward_skim/inst/DURATION[8]
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124     6.339 r  system_i/forward_skim/inst/counter0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.339    system_i/forward_skim/inst/counter0_carry__0_i_1_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.740 r  system_i/forward_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.740    system_i/forward_skim/inst/counter0_carry__0_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.854 r  system_i/forward_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.854    system_i/forward_skim/inst/counter0_carry__1_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.968 r  system_i/forward_skim/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.968    system_i/forward_skim/inst/counter0_carry__2_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.082 r  system_i/forward_skim/inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.082    system_i/forward_skim/inst/counter0_carry__3_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.196 r  system_i/forward_skim/inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.196    system_i/forward_skim/inst/counter0_carry__4_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.310 r  system_i/forward_skim/inst/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.310    system_i/forward_skim/inst/counter0_carry__5_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.644 r  system_i/forward_skim/inst/counter0_carry__6/O[1]
                         net (fo=1, routed)           2.012     9.656    system_i/forward_skim/inst/counter0[30]
    SLICE_X25Y45         LUT6 (Prop_lut6_I5_O)        0.303     9.959 r  system_i/forward_skim/inst/counter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.959    system_i/forward_skim/inst/p_0_in[30]
    SLICE_X25Y45         FDRE                                         r  system_i/forward_skim/inst/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         1.495    12.407    system_i/forward_skim/inst/clk
    SLICE_X25Y45         FDRE                                         r  system_i/forward_skim/inst/counter_reg[30]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X25Y45         FDRE (Setup_fdre_C_D)        0.031    12.313    system_i/forward_skim/inst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  2.355    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/high_threshold_0/inst/vlh_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.915ns  (logic 2.632ns (38.062%)  route 4.283ns (61.938%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        1.667     2.975    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y32         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=4, routed)           1.405     4.836    system_i/high_threshold_0/inst/input_high[0]
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551     5.387 r  system_i/high_threshold_0/inst/_carry/O[1]
                         net (fo=2, routed)           1.824     7.211    system_i/high_threshold_0/inst/vlh1[1]
    SLICE_X17Y32         LUT2 (Prop_lut2_I0_O)        0.306     7.517 r  system_i/high_threshold_0/inst/__27_carry_i_3/O
                         net (fo=1, routed)           0.000     7.517    system_i/high_threshold_0/inst/__27_carry_i_3_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.067 r  system_i/high_threshold_0/inst/__27_carry/CO[3]
                         net (fo=1, routed)           0.000     8.067    system_i/high_threshold_0/inst/__27_carry_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.181 r  system_i/high_threshold_0/inst/__27_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.181    system_i/high_threshold_0/inst/__27_carry__0_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.295 r  system_i/high_threshold_0/inst/__27_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.295    system_i/high_threshold_0/inst/__27_carry__1_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.523 r  system_i/high_threshold_0/inst/__27_carry__2/CO[2]
                         net (fo=1, routed)           1.054     9.577    system_i/high_threshold_0/inst/__27_carry__2_n_1
    SLICE_X21Y35         LUT3 (Prop_lut3_I1_O)        0.313     9.890 r  system_i/high_threshold_0/inst/vlh_i_1/O
                         net (fo=1, routed)           0.000     9.890    system_i/high_threshold_0/inst/vlh_i_1_n_0
    SLICE_X21Y35         FDRE                                         r  system_i/high_threshold_0/inst/vlh_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         1.494    12.406    system_i/high_threshold_0/inst/adc_clk
    SLICE_X21Y35         FDRE                                         r  system_i/high_threshold_0/inst/vlh_reg/C
                         clock pessimism              0.000    12.406    
                         clock uncertainty           -0.125    12.281    
    SLICE_X21Y35         FDRE (Setup_fdre_C_D)        0.029    12.310    system_i/high_threshold_0/inst/vlh_reg
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                          -9.890    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/forward_skim/inst/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.901ns  (logic 2.118ns (30.693%)  route 4.783ns (69.307%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT6=1)
  Clock Path Skew:        1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        1.671     2.979    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y39         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.518     3.497 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[23]/Q
                         net (fo=5, routed)           2.718     6.215    system_i/forward_skim/inst/DURATION[8]
    SLICE_X22Y39         LUT1 (Prop_lut1_I0_O)        0.124     6.339 r  system_i/forward_skim/inst/counter0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.339    system_i/forward_skim/inst/counter0_carry__0_i_1_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.740 r  system_i/forward_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.740    system_i/forward_skim/inst/counter0_carry__0_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.854 r  system_i/forward_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.854    system_i/forward_skim/inst/counter0_carry__1_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.968 r  system_i/forward_skim/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.968    system_i/forward_skim/inst/counter0_carry__2_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.082 r  system_i/forward_skim/inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.082    system_i/forward_skim/inst/counter0_carry__3_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.196 r  system_i/forward_skim/inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.196    system_i/forward_skim/inst/counter0_carry__4_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.509 r  system_i/forward_skim/inst/counter0_carry__5/O[3]
                         net (fo=1, routed)           2.065     9.574    system_i/forward_skim/inst/counter0[28]
    SLICE_X21Y44         LUT6 (Prop_lut6_I5_O)        0.306     9.880 r  system_i/forward_skim/inst/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     9.880    system_i/forward_skim/inst/p_0_in[28]
    SLICE_X21Y44         FDRE                                         r  system_i/forward_skim/inst/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         1.499    12.411    system_i/forward_skim/inst/clk
    SLICE_X21Y44         FDRE                                         r  system_i/forward_skim/inst/counter_reg[28]/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.125    12.286    
    SLICE_X21Y44         FDRE (Setup_fdre_C_D)        0.029    12.315    system_i/forward_skim/inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         12.315    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.847ns  (logic 2.249ns (32.844%)  route 4.598ns (67.156%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT6=1)
  Clock Path Skew:        1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        1.671     2.979    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y39         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.478     3.457 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=5, routed)           2.433     5.890    system_i/back_skim/inst/DURATION[4]
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.295     6.185 r  system_i/back_skim/inst/counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.185    system_i/back_skim/inst/counter0_carry_i_1_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.586 r  system_i/back_skim/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.586    system_i/back_skim/inst/counter0_carry_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  system_i/back_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.700    system_i/back_skim/inst/counter0_carry__0_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  system_i/back_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.814    system_i/back_skim/inst/counter0_carry__1_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  system_i/back_skim/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.928    system_i/back_skim/inst/counter0_carry__2_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  system_i/back_skim/inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.042    system_i/back_skim/inst/counter0_carry__3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.355 r  system_i/back_skim/inst/counter0_carry__4/O[3]
                         net (fo=1, routed)           2.166     9.520    system_i/back_skim/inst/counter0[24]
    SLICE_X26Y43         LUT6 (Prop_lut6_I5_O)        0.306     9.826 r  system_i/back_skim/inst/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.826    system_i/back_skim/inst/p_0_in[24]
    SLICE_X26Y43         FDRE                                         r  system_i/back_skim/inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         1.499    12.411    system_i/back_skim/inst/clk
    SLICE_X26Y43         FDRE                                         r  system_i/back_skim/inst/counter_reg[24]/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.125    12.286    
    SLICE_X26Y43         FDRE (Setup_fdre_C_D)        0.031    12.317    system_i/back_skim/inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         12.317    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.507ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.831ns  (logic 2.267ns (33.185%)  route 4.564ns (66.815%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT6=1)
  Clock Path Skew:        1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        1.671     2.979    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y39         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.478     3.457 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=5, routed)           2.433     5.890    system_i/back_skim/inst/DURATION[4]
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.295     6.185 r  system_i/back_skim/inst/counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.185    system_i/back_skim/inst/counter0_carry_i_1_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.586 r  system_i/back_skim/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.586    system_i/back_skim/inst/counter0_carry_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  system_i/back_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.700    system_i/back_skim/inst/counter0_carry__0_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  system_i/back_skim/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.814    system_i/back_skim/inst/counter0_carry__1_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  system_i/back_skim/inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.928    system_i/back_skim/inst/counter0_carry__2_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  system_i/back_skim/inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.042    system_i/back_skim/inst/counter0_carry__3_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.376 r  system_i/back_skim/inst/counter0_carry__4/O[1]
                         net (fo=1, routed)           2.132     9.507    system_i/back_skim/inst/counter0[22]
    SLICE_X26Y43         LUT6 (Prop_lut6_I5_O)        0.303     9.810 r  system_i/back_skim/inst/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.810    system_i/back_skim/inst/p_0_in[22]
    SLICE_X26Y43         FDRE                                         r  system_i/back_skim/inst/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         1.499    12.411    system_i/back_skim/inst/clk
    SLICE_X26Y43         FDRE                                         r  system_i/back_skim/inst/counter_reg[22]/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.125    12.286    
    SLICE_X26Y43         FDRE (Setup_fdre_C_D)        0.031    12.317    system_i/back_skim/inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         12.317    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  2.507    

Slack (MET) :             2.524ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.858ns  (logic 1.925ns (28.069%)  route 4.933ns (71.931%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT6=1)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        1.671     2.979    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y39         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.478     3.457 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=5, routed)           2.433     5.890    system_i/back_skim/inst/DURATION[4]
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.295     6.185 r  system_i/back_skim/inst/counter0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.185    system_i/back_skim/inst/counter0_carry_i_1_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.586 r  system_i/back_skim/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.586    system_i/back_skim/inst/counter0_carry_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  system_i/back_skim/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.700    system_i/back_skim/inst/counter0_carry__0_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.034 r  system_i/back_skim/inst/counter0_carry__1/O[1]
                         net (fo=1, routed)           2.500     9.534    system_i/back_skim/inst/counter0[10]
    SLICE_X28Y40         LUT6 (Prop_lut6_I5_O)        0.303     9.837 r  system_i/back_skim/inst/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.837    system_i/back_skim/inst/p_0_in[10]
    SLICE_X28Y40         FDRE                                         r  system_i/back_skim/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         1.497    12.409    system_i/back_skim/inst/clk
    SLICE_X28Y40         FDRE                                         r  system_i/back_skim/inst/counter_reg[10]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X28Y40         FDRE (Setup_fdre_C_D)        0.077    12.361    system_i/back_skim/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  2.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/forward_skim/inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.246ns (15.689%)  route 1.322ns (84.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        0.558     0.899    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y39         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.148     1.046 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=5, routed)           1.322     2.368    system_i/forward_skim/inst/DURATION[0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I5_O)        0.098     2.466 r  system_i/forward_skim/inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.466    system_i/forward_skim/inst/p_0_in[0]
    SLICE_X26Y40         FDRE                                         r  system_i/forward_skim/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         0.830     1.976    system_i/forward_skim/inst/clk
    SLICE_X26Y40         FDRE                                         r  system_i/forward_skim/inst/counter_reg[0]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X26Y40         FDRE (Hold_fdre_C_D)         0.092     2.193    system_i/forward_skim/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/high_threshold_0/inst/vlh_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.473ns (30.297%)  route 1.088ns (69.703%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        0.559     0.900    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y34         FDSE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDSE (Prop_fdse_C_Q)         0.164     1.064 r  system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=4, routed)           0.415     1.478    system_i/high_threshold_0/inst/input_high[6]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.042     1.520 r  system_i/high_threshold_0/inst/vlh0_carry_i_1/O
                         net (fo=1, routed)           0.000     1.520    system_i/high_threshold_0/inst/vlh0_carry_i_1_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.612 r  system_i/high_threshold_0/inst/vlh0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.612    system_i/high_threshold_0/inst/vlh0_carry_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     1.677 r  system_i/high_threshold_0/inst/vlh0_carry__0/CO[2]
                         net (fo=1, routed)           0.673     2.351    system_i/high_threshold_0/inst/vlh0_carry__0_n_1
    SLICE_X21Y35         LUT3 (Prop_lut3_I2_O)        0.110     2.461 r  system_i/high_threshold_0/inst/vlh_i_1/O
                         net (fo=1, routed)           0.000     2.461    system_i/high_threshold_0/inst/vlh_i_1_n_0
    SLICE_X21Y35         FDRE                                         r  system_i/high_threshold_0/inst/vlh_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         0.825     1.971    system_i/high_threshold_0/inst/adc_clk
    SLICE_X21Y35         FDRE                                         r  system_i/high_threshold_0/inst/vlh_reg/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.125     2.096    
    SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.091     2.187    system_i/high_threshold_0/inst/vlh_reg
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.423ns (26.187%)  route 1.192ns (73.813%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT6=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        0.558     0.899    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y39         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.148     1.046 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=5, routed)           0.588     1.635    system_i/back_skim/inst/DURATION[1]
    SLICE_X23Y38         LUT1 (Prop_lut1_I0_O)        0.098     1.733 r  system_i/back_skim/inst/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.733    system_i/back_skim/inst/counter0_carry_i_4_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.803 r  system_i/back_skim/inst/counter0_carry/O[0]
                         net (fo=1, routed)           0.604     2.407    system_i/back_skim/inst/counter0[1]
    SLICE_X28Y38         LUT6 (Prop_lut6_I5_O)        0.107     2.514 r  system_i/back_skim/inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.514    system_i/back_skim/inst/p_0_in[1]
    SLICE_X28Y38         FDRE                                         r  system_i/back_skim/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         0.829     1.975    system_i/back_skim/inst/clk
    SLICE_X28Y38         FDRE                                         r  system_i/back_skim/inst/counter_reg[1]/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.125     2.100    
    SLICE_X28Y38         FDRE (Hold_fdre_C_D)         0.120     2.220    system_i/back_skim/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/forward_skim/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 0.360ns (22.376%)  route 1.249ns (77.624%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT6=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        0.559     0.900    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y40         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.762     1.803    system_i/forward_skim/inst/DURATION[3]
    SLICE_X22Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.848 r  system_i/forward_skim/inst/counter0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.848    system_i/forward_skim/inst/counter0_carry_i_2_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.914 r  system_i/forward_skim/inst/counter0_carry/O[2]
                         net (fo=1, routed)           0.487     2.400    system_i/forward_skim/inst/counter0[3]
    SLICE_X25Y38         LUT6 (Prop_lut6_I5_O)        0.108     2.508 r  system_i/forward_skim/inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.508    system_i/forward_skim/inst/p_0_in[3]
    SLICE_X25Y38         FDRE                                         r  system_i/forward_skim/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         0.826     1.972    system_i/forward_skim/inst/clk
    SLICE_X25Y38         FDRE                                         r  system_i/forward_skim/inst/counter_reg[3]/C
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.125     2.097    
    SLICE_X25Y38         FDRE (Hold_fdre_C_D)         0.092     2.189    system_i/forward_skim/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/low_threshold_0/inst/vgl_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.377ns (23.411%)  route 1.233ns (76.589%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        0.555     0.896    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y30         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  system_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=4, routed)           0.645     1.682    system_i/low_threshold_0/inst/input_low[12]
    SLICE_X14Y32         LUT4 (Prop_lut4_I0_O)        0.045     1.727 r  system_i/low_threshold_0/inst/vgl0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.727    system_i/low_threshold_0/inst/vgl0_carry__0_i_4_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.808 f  system_i/low_threshold_0/inst/vgl0_carry__0/CO[2]
                         net (fo=1, routed)           0.588     2.396    system_i/low_threshold_0/inst/vgl0_carry__0_n_1
    SLICE_X14Y33         LUT3 (Prop_lut3_I1_O)        0.110     2.506 r  system_i/low_threshold_0/inst/vgl_i_1/O
                         net (fo=1, routed)           0.000     2.506    system_i/low_threshold_0/inst/vgl_i_1_n_0
    SLICE_X14Y33         FDRE                                         r  system_i/low_threshold_0/inst/vgl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         0.824     1.970    system_i/low_threshold_0/inst/adc_clk
    SLICE_X14Y33         FDRE                                         r  system_i/low_threshold_0/inst/vgl_reg/C
                         clock pessimism              0.000     1.970    
                         clock uncertainty            0.125     2.095    
    SLICE_X14Y33         FDRE (Hold_fdre_C_D)         0.091     2.186    system_i/low_threshold_0/inst/vgl_reg
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/slow_clock_generator_0/inst/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.279ns (17.541%)  route 1.312ns (82.459%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        0.565     0.906    system_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y41         FDRE                                         r  system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.646     1.692    system_i/slow_clock_generator_0/inst/max[28]
    SLICE_X11Y40         LUT4 (Prop_lut4_I1_O)        0.044     1.736 r  system_i/slow_clock_generator_0/inst/slow_clk0_carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.736    system_i/slow_clock_generator_0/inst/slow_clk0_carry__2_i_2_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.830 r  system_i/slow_clock_generator_0/inst/slow_clk0_carry__2/CO[3]
                         net (fo=33, routed)          0.666     2.496    system_i/slow_clock_generator_0/inst/clear
    SLICE_X10Y40         FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         0.833     1.979    system_i/slow_clock_generator_0/inst/adc_clk
    SLICE_X10Y40         FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[20]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X10Y40         FDRE (Hold_fdre_C_R)         0.040     2.144    system_i/slow_clock_generator_0/inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/slow_clock_generator_0/inst/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.279ns (17.541%)  route 1.312ns (82.459%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        0.565     0.906    system_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y41         FDRE                                         r  system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.646     1.692    system_i/slow_clock_generator_0/inst/max[28]
    SLICE_X11Y40         LUT4 (Prop_lut4_I1_O)        0.044     1.736 r  system_i/slow_clock_generator_0/inst/slow_clk0_carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.736    system_i/slow_clock_generator_0/inst/slow_clk0_carry__2_i_2_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.830 r  system_i/slow_clock_generator_0/inst/slow_clk0_carry__2/CO[3]
                         net (fo=33, routed)          0.666     2.496    system_i/slow_clock_generator_0/inst/clear
    SLICE_X10Y40         FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         0.833     1.979    system_i/slow_clock_generator_0/inst/adc_clk
    SLICE_X10Y40         FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[21]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X10Y40         FDRE (Hold_fdre_C_R)         0.040     2.144    system_i/slow_clock_generator_0/inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/slow_clock_generator_0/inst/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.279ns (17.541%)  route 1.312ns (82.459%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        0.565     0.906    system_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y41         FDRE                                         r  system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.646     1.692    system_i/slow_clock_generator_0/inst/max[28]
    SLICE_X11Y40         LUT4 (Prop_lut4_I1_O)        0.044     1.736 r  system_i/slow_clock_generator_0/inst/slow_clk0_carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.736    system_i/slow_clock_generator_0/inst/slow_clk0_carry__2_i_2_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.830 r  system_i/slow_clock_generator_0/inst/slow_clk0_carry__2/CO[3]
                         net (fo=33, routed)          0.666     2.496    system_i/slow_clock_generator_0/inst/clear
    SLICE_X10Y40         FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         0.833     1.979    system_i/slow_clock_generator_0/inst/adc_clk
    SLICE_X10Y40         FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[22]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X10Y40         FDRE (Hold_fdre_C_R)         0.040     2.144    system_i/slow_clock_generator_0/inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/slow_clock_generator_0/inst/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.279ns (17.541%)  route 1.312ns (82.459%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        0.565     0.906    system_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y41         FDRE                                         r  system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  system_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.646     1.692    system_i/slow_clock_generator_0/inst/max[28]
    SLICE_X11Y40         LUT4 (Prop_lut4_I1_O)        0.044     1.736 r  system_i/slow_clock_generator_0/inst/slow_clk0_carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.736    system_i/slow_clock_generator_0/inst/slow_clk0_carry__2_i_2_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.830 r  system_i/slow_clock_generator_0/inst/slow_clk0_carry__2/CO[3]
                         net (fo=33, routed)          0.666     2.496    system_i/slow_clock_generator_0/inst/clear
    SLICE_X10Y40         FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         0.833     1.979    system_i/slow_clock_generator_0/inst/adc_clk
    SLICE_X10Y40         FDRE                                         r  system_i/slow_clock_generator_0/inst/counter_reg[23]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X10Y40         FDRE (Hold_fdre_C_R)         0.040     2.144    system_i/slow_clock_generator_0/inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/back_skim/inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.246ns (14.941%)  route 1.401ns (85.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2202, routed)        0.558     0.899    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y39         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.148     1.046 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=5, routed)           1.401     2.447    system_i/back_skim/inst/DURATION[0]
    SLICE_X26Y38         LUT6 (Prop_lut6_I5_O)        0.098     2.545 r  system_i/back_skim/inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.545    system_i/back_skim/inst/p_0_in[0]
    SLICE_X26Y38         FDRE                                         r  system_i/back_skim/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=349, routed)         0.829     1.975    system_i/back_skim/inst/clk
    SLICE_X26Y38         FDRE                                         r  system_i/back_skim/inst/counter_reg[0]/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.125     2.100    
    SLICE_X26Y38         FDRE (Hold_fdre_C_D)         0.092     2.192    system_i/back_skim/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.353    





