INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_img_filter_top glbl -prj img_filter.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s img_filter 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/AESL_autofifo_in_V_data_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_in_V_data_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/AESL_autofifo_in_V_dest_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_in_V_dest_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/AESL_autofifo_in_V_id_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_in_V_id_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/AESL_autofifo_in_V_keep_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_in_V_keep_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/AESL_autofifo_in_V_last_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_in_V_last_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/AESL_autofifo_in_V_strb_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_in_V_strb_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/AESL_autofifo_in_V_user_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_in_V_user_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/AESL_autofifo_out_V_data_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_out_V_data_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/AESL_autofifo_out_V_dest_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_out_V_dest_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/AESL_autofifo_out_V_id_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_out_V_id_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/AESL_autofifo_out_V_keep_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_out_V_keep_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/AESL_autofifo_out_V_last_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_out_V_last_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/AESL_autofifo_out_V_strb_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_out_V_strb_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/AESL_autofifo_out_V_user_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_out_V_user_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/fifo_w8_d480_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d480_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/img_filter.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_img_filter_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/img_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_filter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/img_filter_am_addcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_filter_am_addcud_DSP48_0
INFO: [VRFC 10-311] analyzing module img_filter_am_addcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/img_filter_conv_wbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_filter_conv_wbkb_ram
INFO: [VRFC 10-311] analyzing module img_filter_conv_wbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/img_filter_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_filter_kernel_rom
INFO: [VRFC 10-311] analyzing module img_filter_kernel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/img_filter_mac_mudEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_filter_mac_mudEe_DSP48_1
INFO: [VRFC 10-311] analyzing module img_filter_mac_mudEe
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.img_filter_kernel_rom
Compiling module xil_defaultlib.img_filter_kernel(DataWidth=3,Ad...
Compiling module xil_defaultlib.img_filter_conv_wbkb_ram
Compiling module xil_defaultlib.img_filter_conv_wbkb(DataWidth=8...
Compiling module xil_defaultlib.img_filter_am_addcud_DSP48_0
Compiling module xil_defaultlib.img_filter_am_addcud(ID=1,NUM_ST...
Compiling module xil_defaultlib.img_filter_mac_mudEe_DSP48_1
Compiling module xil_defaultlib.img_filter_mac_mudEe(ID=1,NUM_ST...
Compiling module xil_defaultlib.fifo_w8_d480_A
Compiling module xil_defaultlib.img_filter
Compiling module xil_defaultlib.AESL_autofifo_in_V_data_V
Compiling module xil_defaultlib.AESL_autofifo_in_V_keep_V
Compiling module xil_defaultlib.AESL_autofifo_in_V_strb_V
Compiling module xil_defaultlib.AESL_autofifo_in_V_user_V
Compiling module xil_defaultlib.AESL_autofifo_in_V_last_V
Compiling module xil_defaultlib.AESL_autofifo_in_V_id_V
Compiling module xil_defaultlib.AESL_autofifo_in_V_dest_V
Compiling module xil_defaultlib.AESL_autofifo_out_V_data_V
Compiling module xil_defaultlib.AESL_autofifo_out_V_keep_V
Compiling module xil_defaultlib.AESL_autofifo_out_V_strb_V
Compiling module xil_defaultlib.AESL_autofifo_out_V_user_V
Compiling module xil_defaultlib.AESL_autofifo_out_V_last_V
Compiling module xil_defaultlib.AESL_autofifo_out_V_id_V
Compiling module xil_defaultlib.AESL_autofifo_out_V_dest_V
Compiling module xil_defaultlib.apatb_img_filter_top
Compiling module work.glbl
Built simulation snapshot img_filter
