{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 20:16:59 2017 " "Info: Processing started: Sun Dec 03 20:16:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 8lab -c 8lab --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8lab -c 8lab --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 72 136 304 88 "clock" "" } { 8 560 616 24 "clock" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] register PHT:inst3\|lpm_dff0:inst25\|lpm_ff:lpm_ff_component\|dffs\[0\] 133.87 MHz 7.47 ns Internal " "Info: Clock \"clock\" has Internal fmax of 133.87 MHz between source register \"lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\" and destination register \"PHT:inst3\|lpm_dff0:inst25\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (period= 7.47 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.573 ns + Longest register register " "Info: + Longest register to register delay is 3.573 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 1 REG LCFF_X18_Y20_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y20_N9; Fanout = 2; REG Node = 'lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.225 ns) 0.448 ns lpm_or0:inst2\|lpm_or:lpm_or_component\|or_node\[1\]\[1\] 2 COMB LCCOMB_X18_Y20_N28 17 " "Info: 2: + IC(0.223 ns) + CELL(0.225 ns) = 0.448 ns; Loc. = LCCOMB_X18_Y20_N28; Fanout = 17; COMB Node = 'lpm_or0:inst2\|lpm_or:lpm_or_component\|or_node\[1\]\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.448 ns" { lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] lpm_or0:inst2|lpm_or:lpm_or_component|or_node[1][1] } "NODE_NAME" } } { "lpm_or.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_or.tdf" 66 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.346 ns) 1.684 ns PHT:inst3\|lpm_decode0:inst16\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode102w\[3\]~0 3 COMB LCCOMB_X23_Y21_N20 1 " "Info: 3: + IC(0.890 ns) + CELL(0.346 ns) = 1.684 ns; Loc. = LCCOMB_X23_Y21_N20; Fanout = 1; COMB Node = 'PHT:inst3\|lpm_decode0:inst16\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode102w\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.236 ns" { lpm_or0:inst2|lpm_or:lpm_or_component|or_node[1][1] PHT:inst3|lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]~0 } "NODE_NAME" } } { "db/decode_e9f.tdf" "" { Text "D:/SIFO/8lab/db/decode_e9f.tdf" 34 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.746 ns) 3.573 ns PHT:inst3\|lpm_dff0:inst25\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X34_Y17_N17 1 " "Info: 4: + IC(1.143 ns) + CELL(0.746 ns) = 3.573 ns; Loc. = LCFF_X34_Y17_N17; Fanout = 1; REG Node = 'PHT:inst3\|lpm_dff0:inst25\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { PHT:inst3|lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]~0 PHT:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.317 ns ( 36.86 % ) " "Info: Total cell delay = 1.317 ns ( 36.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.256 ns ( 63.14 % ) " "Info: Total interconnect delay = 2.256 ns ( 63.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.573 ns" { lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] lpm_or0:inst2|lpm_or:lpm_or_component|or_node[1][1] PHT:inst3|lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]~0 PHT:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.573 ns" { lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} lpm_or0:inst2|lpm_or:lpm_or_component|or_node[1][1] {} PHT:inst3|lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]~0 {} PHT:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.223ns 0.890ns 1.143ns } { 0.000ns 0.225ns 0.346ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.022 ns - Smallest " "Info: - Smallest clock skew is 0.022 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.480 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 72 136 304 88 "clock" "" } { 8 560 616 24 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 72 136 304 88 "clock" "" } { 8 560 616 24 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns PHT:inst3\|lpm_dff0:inst25\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y17_N17 1 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X34_Y17_N17; Fanout = 1; REG Node = 'PHT:inst3\|lpm_dff0:inst25\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clock~clkctrl PHT:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clock clock~clkctrl PHT:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clock {} clock~combout {} clock~clkctrl {} PHT:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.458 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 72 136 304 88 "clock" "" } { 8 560 616 24 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 72 136 304 88 "clock" "" } { 8 560 616 24 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.643 ns) + CELL(0.618 ns) 2.458 ns lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 3 REG LCFF_X18_Y20_N9 2 " "Info: 3: + IC(0.643 ns) + CELL(0.618 ns) = 2.458 ns; Loc. = LCFF_X18_Y20_N9; Fanout = 2; REG Node = 'lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { clock~clkctrl lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.89 % ) " "Info: Total cell delay = 1.472 ns ( 59.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 40.11 % ) " "Info: Total interconnect delay = 0.986 ns ( 40.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { clock clock~clkctrl lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clock clock~clkctrl PHT:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clock {} clock~combout {} clock~clkctrl {} PHT:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { clock clock~clkctrl lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.573 ns" { lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] lpm_or0:inst2|lpm_or:lpm_or_component|or_node[1][1] PHT:inst3|lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]~0 PHT:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.573 ns" { lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} lpm_or0:inst2|lpm_or:lpm_or_component|or_node[1][1] {} PHT:inst3|lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]~0 {} PHT:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.223ns 0.890ns 1.143ns } { 0.000ns 0.225ns 0.346ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clock clock~clkctrl PHT:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clock {} clock~combout {} clock~clkctrl {} PHT:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { clock clock~clkctrl lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst6 result clock 3.586 ns register " "Info: tsu for register \"inst6\" (data pin = \"result\", clock pin = \"clock\") is 3.586 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.976 ns + Longest pin register " "Info: + Longest pin to register delay is 5.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns result 1 PIN PIN_K6 18 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_K6; Fanout = 18; PIN Node = 'result'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { result } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 160 144 312 176 "result" "" } { 104 864 904 120 "result" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.664 ns) + CELL(0.357 ns) 5.821 ns inst7~0 2 COMB LCCOMB_X23_Y21_N16 1 " "Info: 2: + IC(4.664 ns) + CELL(0.357 ns) = 5.821 ns; Loc. = LCCOMB_X23_Y21_N16; Fanout = 1; COMB Node = 'inst7~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.021 ns" { result inst7~0 } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 48 904 968 96 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.976 ns inst6 3 REG LCFF_X23_Y21_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.976 ns; Loc. = LCFF_X23_Y21_N17; Fanout = 1; REG Node = 'inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst7~0 inst6 } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 0 984 1048 80 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 21.95 % ) " "Info: Total cell delay = 1.312 ns ( 21.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.664 ns ( 78.05 % ) " "Info: Total interconnect delay = 4.664 ns ( 78.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.976 ns" { result inst7~0 inst6 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.976 ns" { result {} result~combout {} inst7~0 {} inst6 {} } { 0.000ns 0.000ns 4.664ns 0.000ns } { 0.000ns 0.800ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 0 984 1048 80 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.480 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 72 136 304 88 "clock" "" } { 8 560 616 24 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 72 136 304 88 "clock" "" } { 8 560 616 24 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns inst6 3 REG LCFF_X23_Y21_N17 1 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X23_Y21_N17; Fanout = 1; REG Node = 'inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clock~clkctrl inst6 } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 0 984 1048 80 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clock clock~clkctrl inst6 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clock {} clock~combout {} clock~clkctrl {} inst6 {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.976 ns" { result inst7~0 inst6 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.976 ns" { result {} result~combout {} inst7~0 {} inst6 {} } { 0.000ns 0.000ns 4.664ns 0.000ns } { 0.000ns 0.800ns 0.357ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clock clock~clkctrl inst6 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clock {} clock~combout {} clock~clkctrl {} inst6 {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock prediction inst6 5.788 ns register " "Info: tco from clock \"clock\" to destination pin \"prediction\" through register \"inst6\" is 5.788 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.480 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 72 136 304 88 "clock" "" } { 8 560 616 24 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 72 136 304 88 "clock" "" } { 8 560 616 24 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns inst6 3 REG LCFF_X23_Y21_N17 1 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X23_Y21_N17; Fanout = 1; REG Node = 'inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clock~clkctrl inst6 } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 0 984 1048 80 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clock clock~clkctrl inst6 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clock {} clock~combout {} clock~clkctrl {} inst6 {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 0 984 1048 80 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.214 ns + Longest register pin " "Info: + Longest register to pin delay is 3.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst6 1 REG LCFF_X23_Y21_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y21_N17; Fanout = 1; REG Node = 'inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6 } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 0 984 1048 80 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(1.952 ns) 3.214 ns prediction 2 PIN PIN_E12 0 " "Info: 2: + IC(1.262 ns) + CELL(1.952 ns) = 3.214 ns; Loc. = PIN_E12; Fanout = 0; PIN Node = 'prediction'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { inst6 prediction } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 16 1056 1232 32 "prediction" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.952 ns ( 60.73 % ) " "Info: Total cell delay = 1.952 ns ( 60.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.262 ns ( 39.27 % ) " "Info: Total interconnect delay = 1.262 ns ( 39.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { inst6 prediction } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.214 ns" { inst6 {} prediction {} } { 0.000ns 1.262ns } { 0.000ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clock clock~clkctrl inst6 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clock {} clock~combout {} clock~clkctrl {} inst6 {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { inst6 prediction } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.214 ns" { inst6 {} prediction {} } { 0.000ns 1.262ns } { 0.000ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PHT:inst3\|lpm_dff0:inst18\|lpm_ff:lpm_ff_component\|dffs\[0\] result clock -2.489 ns register " "Info: th for register \"PHT:inst3\|lpm_dff0:inst18\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"result\", clock pin = \"clock\") is -2.489 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.458 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 72 136 304 88 "clock" "" } { 8 560 616 24 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 72 136 304 88 "clock" "" } { 8 560 616 24 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.643 ns) + CELL(0.618 ns) 2.458 ns PHT:inst3\|lpm_dff0:inst18\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X17_Y19_N17 1 " "Info: 3: + IC(0.643 ns) + CELL(0.618 ns) = 2.458 ns; Loc. = LCFF_X17_Y19_N17; Fanout = 1; REG Node = 'PHT:inst3\|lpm_dff0:inst18\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { clock~clkctrl PHT:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.89 % ) " "Info: Total cell delay = 1.472 ns ( 59.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 40.11 % ) " "Info: Total interconnect delay = 0.986 ns ( 40.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { clock clock~clkctrl PHT:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { clock {} clock~combout {} clock~clkctrl {} PHT:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.096 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.096 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns result 1 PIN PIN_K6 18 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_K6; Fanout = 18; PIN Node = 'result'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { result } "NODE_NAME" } } { "Main.bdf" "" { Schematic "D:/SIFO/8lab/Main.bdf" { { 160 144 312 176 "result" "" } { 104 864 904 120 "result" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.088 ns) + CELL(0.053 ns) 4.941 ns PHT:inst3\|lpm_dff0:inst18\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X17_Y19_N16 1 " "Info: 2: + IC(4.088 ns) + CELL(0.053 ns) = 4.941 ns; Loc. = LCCOMB_X17_Y19_N16; Fanout = 1; COMB Node = 'PHT:inst3\|lpm_dff0:inst18\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.141 ns" { result PHT:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.096 ns PHT:inst3\|lpm_dff0:inst18\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X17_Y19_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.096 ns; Loc. = LCFF_X17_Y19_N17; Fanout = 1; REG Node = 'PHT:inst3\|lpm_dff0:inst18\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { PHT:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[0]~feeder PHT:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.008 ns ( 19.78 % ) " "Info: Total cell delay = 1.008 ns ( 19.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.088 ns ( 80.22 % ) " "Info: Total interconnect delay = 4.088 ns ( 80.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.096 ns" { result PHT:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[0]~feeder PHT:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.096 ns" { result {} result~combout {} PHT:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[0]~feeder {} PHT:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 4.088ns 0.000ns } { 0.000ns 0.800ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { clock clock~clkctrl PHT:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { clock {} clock~combout {} clock~clkctrl {} PHT:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.096 ns" { result PHT:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[0]~feeder PHT:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.096 ns" { result {} result~combout {} PHT:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[0]~feeder {} PHT:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 4.088ns 0.000ns } { 0.000ns 0.800ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 20:17:00 2017 " "Info: Processing ended: Sun Dec 03 20:17:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
