

================================================================
== Vivado HLS Report for 'moments_AXIvideo2Mat'
================================================================
* Date:           Thu Jan 09 04:42:04 2020

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        moments
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.38|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2077923|  2077923|  2077923|  2077923|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_wait_for_start  |        0|        0|         1|          1|          1|     0|    yes   |
        |- loop_height          |  2077920|  2077920|      1924|          -|          -|  1080|    no    |
        | + loop_width          |     1920|     1920|         2|          1|          1|  1920|    yes   |
        | + loop_wait_for_eol   |        0|        0|         1|          1|          1|     0|    yes   |
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 3
  Pipeline-0: II = 1, D = 1, States = { 2 }
  Pipeline-1: II = 1, D = 2, States = { 5 6 }
  Pipeline-2: II = 1, D = 1, States = { 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_user_V)
	2  / (!tmp_user_V)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond3)
5 --> 
	7  / (exitcond4)
	6  / (!exitcond4)
6 --> 
	5  / true
7 --> 
	8  / (eol_2)
	7  / (!eol_2)
8 --> 
	4  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_9 [1/1] 0.00ns
._crit_edge:0  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_10 [1/1] 0.00ns
._crit_edge:1  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_11 [1/1] 0.00ns
._crit_edge:2  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_12 [1/1] 0.00ns
._crit_edge:3  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_1: stg_13 [1/1] 0.00ns
._crit_edge:4  br label %._crit_edge188


 <State 2>: 0.00ns
ST_2: stg_14 [1/1] 0.00ns
._crit_edge188:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1821) nounwind

ST_2: tmp [1/1] 0.00ns
._crit_edge188:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str1821)

ST_2: stg_16 [1/1] 0.00ns
._crit_edge188:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_2: stg_17 [1/1] 0.00ns
._crit_edge188:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_2: empty [1/1] 0.00ns
._crit_edge188:4  %empty = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_2: tmp_data_V [1/1] 0.00ns
._crit_edge188:5  %tmp_data_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 0

ST_2: tmp_user_V [1/1] 0.00ns
._crit_edge188:6  %tmp_user_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 3

ST_2: tmp_last_V [1/1] 0.00ns
._crit_edge188:7  %tmp_last_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 4

ST_2: empty_84 [1/1] 0.00ns
._crit_edge188:8  %empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str1821, i32 %tmp)

ST_2: stg_23 [1/1] 0.00ns
._crit_edge188:9  br i1 %tmp_user_V, label %.preheader187.preheader, label %._crit_edge188


 <State 3>: 1.57ns
ST_3: sof_1 [1/1] 0.00ns
.preheader187.preheader:0  %sof_1 = alloca i1

ST_3: stg_25 [1/1] 1.57ns
.preheader187.preheader:1  store i1 true, i1* %sof_1

ST_3: stg_26 [1/1] 1.57ns
.preheader187.preheader:2  br label %.preheader187


 <State 4>: 3.48ns
ST_4: axi_last_V1 [1/1] 0.00ns
.preheader187:0  %axi_last_V1 = phi i1 [ %axi_last_V_3, %5 ], [ %tmp_last_V, %.preheader187.preheader ]

ST_4: axi_data_V1 [1/1] 0.00ns
.preheader187:1  %axi_data_V1 = phi i24 [ %axi_data_V_3, %5 ], [ %tmp_data_V, %.preheader187.preheader ]

ST_4: p_s [1/1] 0.00ns
.preheader187:2  %p_s = phi i11 [ %i_V, %5 ], [ 0, %.preheader187.preheader ]

ST_4: exitcond3 [1/1] 2.11ns
.preheader187:3  %exitcond3 = icmp eq i11 %p_s, -968

ST_4: stg_31 [1/1] 0.00ns
.preheader187:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080)

ST_4: i_V [1/1] 1.84ns
.preheader187:5  %i_V = add i11 %p_s, 1

ST_4: stg_33 [1/1] 0.00ns
.preheader187:6  br i1 %exitcond3, label %6, label %0

ST_4: stg_34 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1816) nounwind

ST_4: tmp_31 [1/1] 0.00ns
:1  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1816)

ST_4: stg_36 [1/1] 1.57ns
:2  br label %1

ST_4: stg_37 [1/1] 0.00ns
:0  ret void


 <State 5>: 3.68ns
ST_5: eol_1 [1/1] 0.00ns
:0  %eol_1 = phi i1 [ %axi_last_V1, %0 ], [ %axi_last_V_2, %._crit_edge189 ]

ST_5: axi_data_V_1 [1/1] 0.00ns
:1  %axi_data_V_1 = phi i24 [ %axi_data_V1, %0 ], [ %p_Val2_s, %._crit_edge189 ]

ST_5: p_3 [1/1] 0.00ns
:2  %p_3 = phi i11 [ 0, %0 ], [ %j_V, %._crit_edge189 ]

ST_5: eol [1/1] 0.00ns
:3  %eol = phi i1 [ false, %0 ], [ %axi_last_V_2, %._crit_edge189 ]

ST_5: exitcond4 [1/1] 2.11ns
:4  %exitcond4 = icmp eq i11 %p_3, -128

ST_5: stg_43 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920)

ST_5: j_V [1/1] 1.84ns
:6  %j_V = add i11 %p_3, 1

ST_5: stg_45 [1/1] 1.57ns
:7  br i1 %exitcond4, label %.preheader, label %2

ST_5: sof_1_load [1/1] 0.00ns
:0  %sof_1_load = load i1* %sof_1

ST_5: brmerge [1/1] 1.37ns
:4  %brmerge = or i1 %sof_1_load, %eol

ST_5: stg_48 [1/1] 1.57ns
:5  br i1 %brmerge, label %._crit_edge189, label %3

ST_5: empty_85 [1/1] 0.00ns
:0  %empty_85 = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_5: tmp_data_V_1 [1/1] 0.00ns
:1  %tmp_data_V_1 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_85, 0

ST_5: tmp_last_V_1 [1/1] 0.00ns
:2  %tmp_last_V_1 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_85, 4

ST_5: stg_52 [1/1] 1.57ns
:3  br label %._crit_edge189

ST_5: axi_last_V_2 [1/1] 0.00ns
._crit_edge189:0  %axi_last_V_2 = phi i1 [ %tmp_last_V_1, %3 ], [ %eol_1, %2 ]

ST_5: p_Val2_s [1/1] 0.00ns
._crit_edge189:1  %p_Val2_s = phi i24 [ %tmp_data_V_1, %3 ], [ %axi_data_V_1, %2 ]

ST_5: tmp_56 [1/1] 0.00ns
._crit_edge189:2  %tmp_56 = trunc i24 %p_Val2_s to i8

ST_5: tmp_4 [1/1] 0.00ns
._crit_edge189:3  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_s, i32 8, i32 15)

ST_5: tmp_5 [1/1] 0.00ns
._crit_edge189:4  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_s, i32 16, i32 23)

ST_5: stg_58 [1/1] 1.57ns
._crit_edge189:12  store i1 false, i1* %sof_1


 <State 6>: 4.38ns
ST_6: stg_59 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1817) nounwind

ST_6: tmp_32 [1/1] 0.00ns
:2  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1817)

ST_6: stg_61 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_6: tmp_s [1/1] 0.00ns
._crit_edge189:5  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1825)

ST_6: stg_63 [1/1] 0.00ns
._crit_edge189:6  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_6: stg_64 [1/1] 4.38ns
._crit_edge189:7  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_0_V, i8 %tmp_56)

ST_6: stg_65 [1/1] 4.38ns
._crit_edge189:8  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_1_V, i8 %tmp_4)

ST_6: stg_66 [1/1] 4.38ns
._crit_edge189:9  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_2_V, i8 %tmp_5)

ST_6: empty_86 [1/1] 0.00ns
._crit_edge189:10  %empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1825, i32 %tmp_s)

ST_6: empty_87 [1/1] 0.00ns
._crit_edge189:11  %empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1817, i32 %tmp_32)

ST_6: stg_69 [1/1] 0.00ns
._crit_edge189:13  br label %1


 <State 7>: 0.00ns
ST_7: axi_last_V_3 [1/1] 0.00ns
.preheader:0  %axi_last_V_3 = phi i1 [ %tmp_last_V_2, %4 ], [ %eol_1, %1 ]

ST_7: axi_data_V_3 [1/1] 0.00ns
.preheader:1  %axi_data_V_3 = phi i24 [ %tmp_data_V_2, %4 ], [ %axi_data_V_1, %1 ]

ST_7: eol_2 [1/1] 0.00ns
.preheader:2  %eol_2 = phi i1 [ %tmp_last_V_2, %4 ], [ %eol, %1 ]

ST_7: stg_73 [1/1] 0.00ns
.preheader:3  br i1 %eol_2, label %5, label %4

ST_7: stg_74 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1822) nounwind

ST_7: tmp_33 [1/1] 0.00ns
:1  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str1822)

ST_7: stg_76 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: stg_77 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: empty_88 [1/1] 0.00ns
:4  %empty_88 = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)

ST_7: tmp_data_V_2 [1/1] 0.00ns
:5  %tmp_data_V_2 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_88, 0

ST_7: tmp_last_V_2 [1/1] 0.00ns
:6  %tmp_last_V_2 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_88, 4

ST_7: empty_89 [1/1] 0.00ns
:7  %empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str1822, i32 %tmp_33)

ST_7: stg_82 [1/1] 0.00ns
:8  br label %.preheader


 <State 8>: 0.00ns
ST_8: empty_90 [1/1] 0.00ns
:0  %empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1816, i32 %tmp_31)

ST_8: stg_84 [1/1] 0.00ns
:1  br label %.preheader187



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
