git clone --depth 1 --no-tags https://github.com/pkpio/PDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/14241929
git clone --depth 1 --no-tags https://github.com/chrisfrederickson/verilog-nerf-sentry.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/15354201
git clone --depth 1 --no-tags https://github.com/Jamil/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/14478654
git clone --depth 1 --no-tags https://github.com/LordStraider/TSEA44.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/14178576
git clone --depth 1 --no-tags https://github.com/secworks/fltfpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/19312632
git clone --depth 1 --no-tags https://github.com/rzhao01/ECE532_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/16876194
git clone --depth 1 --no-tags https://github.com/GummyDonut/Hangman-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/19331239
git clone --depth 1 --no-tags https://github.com/cly753/CE3001PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/13944900
git clone --depth 1 --no-tags https://github.com/TeePaps/Simplified-Verilog-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/15265306
git clone --depth 1 --no-tags https://github.com/schuylersg/FastDataAcquisitionFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/12657844
git clone --depth 1 --no-tags https://github.com/JasonBristol/CS385SemesterProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/17295931
git clone --depth 1 --no-tags https://github.com/ewust/sdultrasound.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/19385593
git clone --depth 1 --no-tags https://github.com/BU-Vikings/Hnefatafl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/16592006
git clone --depth 1 --no-tags https://github.com/Lauga52/Projet_VHDL_Video.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/14591189
git clone --depth 1 --no-tags https://github.com/flycrow/pyxdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/15217882
git clone --depth 1 --no-tags https://github.com/3E5F/Verilog_SimpleCalculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/18812898
git clone --depth 1 --no-tags https://github.com/3E5F/CMPE140Lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/18906440
git clone --depth 1 --no-tags https://github.com/barawn/firmware-glitc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/18923734
git clone --depth 1 --no-tags https://github.com/ehsm/NetFPGA-10G-live.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/20014040
git clone --depth 1 --no-tags https://github.com/Nearbingo/sync_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/19645340
git clone --depth 1 --no-tags https://github.com/sandeshghimire/system_on_chip_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/13427592
git clone --depth 1 --no-tags https://github.com/vipinkmenon/prime.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/16040395
git clone --depth 1 --no-tags https://github.com/tfiwits/ALARMCLK_v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/19404904
git clone --depth 1 --no-tags https://github.com/bangonkali/quartus-sockit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/16195249
git clone --depth 1 --no-tags https://github.com/rbarzic/verilog_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/16240354
git clone --depth 1 --no-tags https://github.com/fanatid/gost28147-89.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/17590431
git clone --depth 1 --no-tags https://github.com/IvanGrafsky/control_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/13241952
git clone --depth 1 --no-tags https://github.com/tombell93/Pipelined-CORDIC-Processor---SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/15111670
git clone --depth 1 --no-tags https://github.com/nctu-homeworks/CO-Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/19484046
git clone --depth 1 --no-tags https://github.com/will-odonnell/fpga-pmbist.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/14475816
git clone --depth 1 --no-tags https://github.com/ecko/verilog-image-decompressor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/15483687
git clone --depth 1 --no-tags https://github.com/kmclaugh/iRobot_VLSI_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/13625864
git clone --depth 1 --no-tags https://github.com/mdelrosa/cafinalproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/14969793
git clone --depth 1 --no-tags https://github.com/steve148/pacman_verilog_altera_quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/18051076
git clone --depth 1 --no-tags https://github.com/khandharjay/FPGA_Camera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/18615064
git clone --depth 1 --no-tags https://github.com/Devin-Moore-CpE/De0-Nano-I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/13281653
git clone --depth 1 --no-tags https://github.com/awong92/GraphicsProcessorUnit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/12686397
git clone --depth 1 --no-tags https://github.com/boy69162000/COlab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/14644572
git clone --depth 1 --no-tags https://github.com/skristiansson/eco32f.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/17279423
git clone --depth 1 --no-tags https://github.com/barawn/firmware-surf4-a7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/17412002
git clone --depth 1 --no-tags https://github.com/imihajlow/etester.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/18031720
git clone --depth 1 --no-tags https://github.com/cpulabs/hdl_square_root.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/16662694
git clone --depth 1 --no-tags https://github.com/nuryslyrt/kronometre.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/20346384
git clone --depth 1 --no-tags https://github.com/daveyliam/fpga_thin_client.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/13201424
git clone --depth 1 --no-tags https://github.com/grepz/quartus_makefile_stub.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/17319916
git clone --depth 1 --no-tags https://github.com/djmmoss/mrsim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/18667348
git clone --depth 1 --no-tags https://github.com/wallento/wb_interconnect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/13095416
git clone --depth 1 --no-tags https://github.com/SanjayRai/PR_7series.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/14812110
git clone --depth 1 --no-tags https://github.com/trangjackie/jpeg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/15007819
git clone --depth 1 --no-tags https://github.com/alanachtenberg/CSCE-350.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/15946916
git clone --depth 1 --no-tags https://github.com/cucl-srg/P33.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/15932523
git clone --depth 1 --no-tags https://github.com/jwise/c5g-basecode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/19812358
git clone --depth 1 --no-tags https://github.com/kalenedrael/sstc-pll.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/20115716
git clone --depth 1 --no-tags https://github.com/Crazyconv/5-pipeline-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/14321714
git clone --depth 1 --no-tags https://github.com/gengyl08/TPP_NetFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/16266014
git clone --depth 1 --no-tags https://github.com/stevenmburns/chisel-edit-distance.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/15836605
git clone --depth 1 --no-tags https://github.com/kleszcz/proj_i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/17147461
git clone --depth 1 --no-tags https://github.com/leekeith/EECE381_W2013_Group14.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/13299536
git clone --depth 1 --no-tags https://github.com/Poofjunior/SynchronousQuadratureEncoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/14793769
git clone --depth 1 --no-tags https://github.com/kjh410/ECO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/14705745
git clone --depth 1 --no-tags https://github.com/debugger22/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/16568942
git clone --depth 1 --no-tags https://github.com/2014SeniorProject/FPGAcontrol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/13281853
git clone --depth 1 --no-tags https://github.com/VincentSteil/Verilog-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/13283626
git clone --depth 1 --no-tags https://github.com/Rutgers-FPGA-Projects/Two-Way-Comm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/13626999
git clone --depth 1 --no-tags https://github.com/via/countgen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/13165442
git clone --depth 1 --no-tags https://github.com/joelagnel/amber-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/13895588
git clone --depth 1 --no-tags https://github.com/joaocarlos/udlx-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/18775746
git clone --depth 1 --no-tags https://github.com/progvault/serial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/19214654
git clone --depth 1 --no-tags https://github.com/perillamint/humbleverilogcalc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/19384863
git clone --depth 1 --no-tags https://github.com/packyzbq/FPGA_PROG_NEXYS3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/20246490
git clone --depth 1 --no-tags https://github.com/takagiwa/mips32r1_ml605.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/19730348
git clone --depth 1 --no-tags https://github.com/bmartini/zedboard-simple-loopback.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/15061326
git clone --depth 1 --no-tags https://github.com/BrooksEE/nitro-parts-lib-VerilogTools.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/12731325
git clone --depth 1 --no-tags https://github.com/bolek117/Rotary-Encoder-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/17023814
git clone --depth 1 --no-tags https://github.com/drloggers/Split_L2_cache_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/14246911
git clone --depth 1 --no-tags https://github.com/blackjackfruit/Mario-Theme-using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/19123812
git clone --depth 1 --no-tags https://github.com/raps500/AProp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/18269056
git clone --depth 1 --no-tags https://github.com/unenglishable/verilog-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/18696163
git clone --depth 1 --no-tags https://github.com/sheillashojaie/game-of-life-altera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/19301521
git clone --depth 1 --no-tags https://github.com/elic-eon/hw-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/13580645
git clone --depth 1 --no-tags https://github.com/ksnieck/spi_master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/15715762
git clone --depth 1 --no-tags https://github.com/tyage/simple-asm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/18866190
git clone --depth 1 --no-tags https://github.com/decoderc/Ercans-Projects-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/14082440
git clone --depth 1 --no-tags https://github.com/dasdgw/GHRD_soc_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/14470486
git clone --depth 1 --no-tags https://github.com/spotco/DE1_DodgeGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/12686914
git clone --depth 1 --no-tags https://github.com/Adjective-Object/258-2048.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/17958716
git clone --depth 1 --no-tags https://github.com/davito0203/Decimo_Semestre.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/18082920
git clone --depth 1 --no-tags https://github.com/davidjaw/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/17411398
git clone --depth 1 --no-tags https://github.com/chipsenkbeil-academic/codesign-challenge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/14702017
git clone --depth 1 --no-tags https://github.com/lavingiasa/verilogTetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/14970962
git clone --depth 1 --no-tags https://github.com/xfguo/wb_vip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/19927298
git clone --depth 1 --no-tags https://github.com/corecode/ulpi_gateway.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/14297733
git clone --depth 1 --no-tags https://github.com/secworks/coretest_bp_entropy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/20097628
git clone --depth 1 --no-tags https://github.com/Cognoscan/BoostLogic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/13111265
git clone --depth 1 --no-tags https://github.com/ehayon/USBL-Acoustic-Transmission.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/12499177
git clone --depth 1 --no-tags https://github.com/07adnan/32bitDivision.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/13244714
git clone --depth 1 --no-tags https://github.com/ASMfreaK/FPGAprojects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/17564165
git clone --depth 1 --no-tags https://github.com/mwswartwout/EECS301.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/18775039
git clone --depth 1 --no-tags https://github.com/bwalex/demo_sv_tb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/14333645
git clone --depth 1 --no-tags https://github.com/leowu2017/DSPIC_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/15672578
