==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.1
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to ' xc7z045ffg900-2 '
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [HLS 200-10] Analyzing design file '/proj/xhdhdstaff2/kalib/sprite_makefile_dev/apps/cpp/getting_started/dependence_inter/src/mean_value.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 435.051 ; gain = 12.648 ; free physical = 146945 ; free virtual = 251729
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 435.051 ; gain = 12.648 ; free physical = 146944 ; free virtual = 251731
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 435.156 ; gain = 12.754 ; free physical = 146938 ; free virtual = 251726
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 435.156 ; gain = 12.754 ; free physical = 146935 ; free virtual = 251724
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 562.988 ; gain = 140.586 ; free physical = 146910 ; free virtual = 251703
WARNING: [XFORM 203-803] Argument name  'in' (/proj/xhdhdstaff2/kalib/sprite_makefile_dev/apps/cpp/getting_started/dependence_inter/src/mean_value.cpp:58:1) is equal to bundle name 'in.
' WARNING: [XFORM 203-803] Argument name  'out' (/proj/xhdhdstaff2/kalib/sprite_makefile_dev/apps/cpp/getting_started/dependence_inter/src/mean_value.cpp:58:1) is equal to bundle name 'out.
' INFO: [XFORM 203-811] Inferring bus burst read of variable length on port 'in' (/proj/xhdhdstaff2/kalib/sprite_makefile_dev/apps/cpp/getting_started/dependence_inter/src/mean_value.cpp:65:2).
INFO: [XFORM 203-811] Inferring bus burst write of variable length on port 'out' (/proj/xhdhdstaff2/kalib/sprite_makefile_dev/apps/cpp/getting_started/dependence_inter/src/mean_value.cpp:96:2).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_buffer' (/proj/xhdhdstaff2/kalib/sprite_makefile_dev/apps/cpp/getting_started/dependence_inter/src/mean_value.cpp:59).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 562.988 ; gain = 140.586 ; free physical = 146913 ; free virtual = 251710
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mean_value_accel' ...
WARNING: [SYN 201-107] Renaming port name 'mean_value_accel/in' to 'mean_value_accel/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mean_value_accel/out' to 'mean_value_accel/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'mean_value_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_read'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'output_write'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
WARNING: [SCHED 204-71] Latency directive discarded for region mean_value_accel since it contains subloops.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.62 seconds; current allocated memory: 0.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing v