verilog xil_defaultlib --include "../../../../AXI_Multiply.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../AXI_Multiply.srcs/sources_1/bd/design_1/ipshared/00a3/hdl" --include "../../../../AXI_Multiply.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/sim_tlm" --include "../../../../AXI_Multiply.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/sim/design_1_zynq_ultra_ps_e_0_1_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
