# Fri Mar  6 12:44:58 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: STC159L01

Implementation : synthesis
Synopsys Generic Technology Pre-mapping, Version mapact2018q4p1, Build 026R, Built Apr 25 2019 10:01:09


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\Public\Documents\Libero\Solution\Libero_Project\designer\top\synthesis.fdc
@N: MF284 |Setting synthesis effort to medium for the design
@L: C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\top_scck.rpt 
@W: MF499 |Found issues with constraints. Please check report file C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\top_scck.rpt.
@W: BN309 |One or more non-fatal issues found in constraints; Please run Constraint Check for analysis
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 448MB peak: 453MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 448MB peak: 453MB)

@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z98_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z99_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z100_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z106_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z107_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z110_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z102_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z103_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z96_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z94_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z93_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z94_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[0\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[1\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[3\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[2\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[1\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z88_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[0\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z88_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[3\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z88_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[2\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z88_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z82_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z82_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_2s_1s_1s_0.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z76_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\rdatacontroller.v":24:7:24:39|syn_hier attribute not currently supported on instances MD\.genblk1\[0\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z84_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\rdatacontroller.v":24:7:24:39|syn_hier attribute not currently supported on instances MD\.genblk1\[1\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z85_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances rdArb\.reqQual. Apply syn_hier to module using name v:caxi4interconnect_RequestQual_4s_1s_4s_1s_5s.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances rdArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_4s_2s_1s_0.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances rdArb\.reqQual. Apply syn_hier to module using name v:caxi4interconnect_RequestQual_4s_1s_4s_1s_5s.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances rdArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_4s_2s_1s_0.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z82_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z82_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_2s_1s_1s_0.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z76_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\mastercontrol.v":23:7:23:37|syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z78_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\mastercontrol.v":23:7:23:37|syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s.

Start loading timing files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 465MB peak: 466MB)


Finished loading timing files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 465MB peak: 468MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":723:2:723:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus._T_2153[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_5.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_4.v":198:2:198:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":304:2:304:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":304:2:304:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE_1.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v":329:2:329:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_372_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v":329:2:329:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_372_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v":539:2:539:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus._T_1732[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_1.v":176:2:176:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AXI_REPEATER_1.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_3.v":176:2:176:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.Repeater_2.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1055[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_831[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_607[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1060 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_836 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_612 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1211[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_987[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_763[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_221_0_state[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.LevelGateway_31.inFlight with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_10.v":210:2:210:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.MIV_RV32IMA_L1_AXI_QUEUE.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_31 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_30 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_29 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_28 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_27 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_26 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_25 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_24 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_23 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_22 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_21 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_20 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_19 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_18 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_17 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_16 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_15 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_14 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_13 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_12 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_11 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_10 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_9 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_8 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_7 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_6 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_5 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_4 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_1 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v":563:2:563:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.clint.ipi_0 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":423:2:423:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmiXbar._T_1398[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source.v":168:65:168:73|Removing user instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_sink.v":183:65:183:73|Removing user instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v":151:65:151:73|Removing user instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Removing sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[5] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.goReg with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_55[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_54[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_53[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_52[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_51[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_50[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_49[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_48[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_47[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_46[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_45[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_44[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_43[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_42[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_41[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_40[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_39[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_38[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_37[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_36[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_35[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_34[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_33[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_32[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_31[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_30[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_29[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_28[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_27[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_26[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_25[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_24[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_23[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_22[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_21[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_20[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_19[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_18[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 

Only the first 100 messages of id 'FX1171' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\top_cck.srr -id FX1171' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX1171} -count unlimited' in the Tcl shell.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_sink_1.v":183:65:183:73|Removing user instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":168:65:168:73|Removing user instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_sink_2.v":161:65:161:73|Removing user instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN114 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\iod_a_11_0\ddr3_0_ddrphy_blk_iod_a_11_0_pf_iod.v":368:8:368:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\iod_a_12\ddr3_0_ddrphy_blk_iod_a_12_pf_iod.v":50:8:50:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\iod_a_13\ddr3_0_ddrphy_blk_iod_a_13_pf_iod.v":40:8:40:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\iod_a_14\ddr3_0_ddrphy_blk_iod_a_14_pf_iod.v":40:8:40:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\iod_a_15\ddr3_0_ddrphy_blk_iod_a_15_pf_iod.v":40:8:40:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\iod_ba\ddr3_0_ddrphy_blk_iod_ba_pf_iod.v":152:8:152:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\iod_bclk_training\ddr3_0_ddrphy_blk_iod_bclk_training_pf_iod.v":38:8:38:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\iod_cas_n\ddr3_0_ddrphy_blk_iod_cas_n_pf_iod.v":40:8:40:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\iod_cke\ddr3_0_ddrphy_blk_iod_cke_pf_iod.v":40:8:40:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\iod_cs_n\ddr3_0_ddrphy_blk_iod_cs_n_pf_iod.v":40:8:40:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\iod_odt\ddr3_0_ddrphy_blk_iod_odt_pf_iod.v":40:8:40:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\iod_ras_n\ddr3_0_ddrphy_blk_iod_ras_n_pf_iod.v":40:8:40:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\iod_reset_n\ddr3_0_ddrphy_blk_iod_reset_n_pf_iod.v":40:8:40:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\iod_we_n\ddr3_0_ddrphy_blk_iod_we_n_pf_iod.v":40:8:40:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\lane_0_iod_dm\ddr3_0_ddrphy_blk_lane_0_iod_dm_pf_iod.v":41:8:41:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\lane_0_iod_dq\ddr3_0_ddrphy_blk_lane_0_iod_dq_pf_iod.v":330:8:330:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\lane_0_iod_dqs\ddr3_0_ddrphy_blk_lane_0_iod_dqs_pf_iod.v":64:8:64:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\lane_0_iod_read_training\ddr3_0_ddrphy_blk_lane_0_iod_read_training_pf_iod.v":54:8:54:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\lane_1_iod_dm\ddr3_0_ddrphy_blk_lane_1_iod_dm_pf_iod.v":41:8:41:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\lane_1_iod_dq\ddr3_0_ddrphy_blk_lane_1_iod_dq_pf_iod.v":330:8:330:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\lane_1_iod_dqs\ddr3_0_ddrphy_blk_lane_1_iod_dqs_pf_iod.v":64:8:64:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\lane_1_iod_read_training\ddr3_0_ddrphy_blk_lane_1_iod_read_training_pf_iod.v":54:8:54:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3888:2:3888:14|Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_16 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3837:2:3837:14|Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_15 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3786:2:3786:14|Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_14 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3735:2:3735:14|Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_13 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3684:2:3684:14|Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_12 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3633:2:3633:14|Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_11 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3531:2:3531:13|Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_9 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3480:2:3480:13|Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_8 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3429:2:3429:13|Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_7 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3327:2:3327:13|Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_5 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3276:2:3276:13|Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_4 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3225:2:3225:13|Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_3 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3174:2:3174:13|Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_2 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3582:2:3582:14|Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3123:2:3123:13|Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_1 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z98_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z99_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z100_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z106_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z107_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z110_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z102_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z103_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z104_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z96_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z94_layer1_1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z93_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z94_layer1_0.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[0\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_3.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[1\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[3\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[2\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_0.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[1\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z88_layer1_3.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[0\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z88_layer1_2.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[3\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z88_layer1_1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[2\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z88_layer1_0.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z82_layer1_3.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z82_layer1_2.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_2s_1s_1s_0_1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z76_layer1_1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\mastercontrol.v":23:7:23:37|syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z78_layer1_3.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\mastercontrol.v":23:7:23:37|syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_3.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\mastercontrol.v":23:7:23:37|syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z78_layer1_2.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\mastercontrol.v":23:7:23:37|syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_2.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\rdatacontroller.v":24:7:24:39|syn_hier attribute not currently supported on instances MD\.genblk1\[0\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z84_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\rdatacontroller.v":24:7:24:39|syn_hier attribute not currently supported on instances MD\.genblk1\[1\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z85_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances rdArb\.reqQual. Apply syn_hier to module using name v:caxi4interconnect_RequestQual_4s_1s_4s_1s_5s_1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances rdArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_4s_2s_1s_0_1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s_1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances rdArb\.reqQual. Apply syn_hier to module using name v:caxi4interconnect_RequestQual_4s_1s_4s_1s_5s_0.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances rdArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_4s_2s_1s_0_0.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s_0.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z82_layer1_1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z82_layer1_0.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_2s_1s_1s_0_0.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z76_layer1_0.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\mastercontrol.v":23:7:23:37|syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z78_layer1_1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\mastercontrol.v":23:7:23:37|syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_1.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\mastercontrol.v":23:7:23:37|syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z78_layer1_0.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\mastercontrol.v":23:7:23:37|syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_0.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.
@W: BN108 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z98_layer1.

Only the first 100 messages of id 'BN108' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\top_cck.srr -id BN108' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN108} -count unlimited' in the Tcl shell.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MO111 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi.v":146:34:146:53|Tristate driver MEM_AXI_0_W_BITS_WID_1 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) on net MEM_AXI_0_W_BITS_WID_1 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi.v":146:34:146:53|Tristate driver MEM_AXI_0_W_BITS_WID_2 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) on net MEM_AXI_0_W_BITS_WID_2 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi.v":146:34:146:53|Tristate driver MEM_AXI_0_W_BITS_WID_3 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) on net MEM_AXI_0_W_BITS_WID_3 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi.v":146:34:146:53|Tristate driver MEM_AXI_0_W_BITS_WID_4 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) on net MEM_AXI_0_W_BITS_WID_4 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi.v":145:34:145:54|Tristate driver MMIO_AXI_0_W_BITS_WID_1 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) on net MMIO_AXI_0_W_BITS_WID_1 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi.v":145:34:145:54|Tristate driver MMIO_AXI_0_W_BITS_WID_2 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) on net MMIO_AXI_0_W_BITS_WID_2 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi.v":145:34:145:54|Tristate driver MMIO_AXI_0_W_BITS_WID_3 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) on net MMIO_AXI_0_W_BITS_WID_3 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi.v":145:34:145:54|Tristate driver MMIO_AXI_0_W_BITS_WID_4 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) on net MMIO_AXI_0_W_BITS_WID_4 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) has its enable tied to GND.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2022:53:2022:66|Removing instance LevelGateway_1 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_30(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2030:53:2030:66|Removing instance LevelGateway_2 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_29(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2038:53:2038:66|Removing instance LevelGateway_3 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_28(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2046:53:2046:66|Removing instance LevelGateway_4 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_27(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2054:53:2054:66|Removing instance LevelGateway_5 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_26(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2062:53:2062:66|Removing instance LevelGateway_6 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_25(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2070:53:2070:66|Removing instance LevelGateway_7 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_24(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2078:53:2078:66|Removing instance LevelGateway_8 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_23(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2086:53:2086:66|Removing instance LevelGateway_9 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_22(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2094:53:2094:67|Removing instance LevelGateway_10 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_21(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2102:53:2102:67|Removing instance LevelGateway_11 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_20(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2110:53:2110:67|Removing instance LevelGateway_12 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_19(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2118:53:2118:67|Removing instance LevelGateway_13 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_18(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2126:53:2126:67|Removing instance LevelGateway_14 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_17(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2134:53:2134:67|Removing instance LevelGateway_15 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_16(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2142:53:2142:67|Removing instance LevelGateway_16 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_15(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2150:53:2150:67|Removing instance LevelGateway_17 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_14(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2158:53:2158:67|Removing instance LevelGateway_18 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_13(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2166:53:2166:67|Removing instance LevelGateway_19 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_12(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2174:53:2174:67|Removing instance LevelGateway_20 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_11(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2182:53:2182:67|Removing instance LevelGateway_21 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_10(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2190:53:2190:67|Removing instance LevelGateway_22 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_9(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2198:53:2198:67|Removing instance LevelGateway_23 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_8(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2206:53:2206:67|Removing instance LevelGateway_24 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_7(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2214:53:2214:67|Removing instance LevelGateway_25 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_6(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2222:53:2222:67|Removing instance LevelGateway_26 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_5(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2230:53:2230:67|Removing instance LevelGateway_27 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_4(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2238:53:2238:67|Removing instance LevelGateway_28 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_3(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2246:53:2246:67|Removing instance LevelGateway_29 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_2(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2254:53:2254:67|Removing instance LevelGateway_30 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2262:53:2262:67|Removing instance LevelGateway_31 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_0(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus.v":298:48:298:73|Removing instance MIV_RV32IMA_L1_AXI_QUEUE_4 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_15(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus.v":270:48:270:73|Removing instance MIV_RV32IMA_L1_AXI_QUEUE_2 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_13(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_int_xing.v":194:69:194:116|Removing instance MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_XING(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlerror_error.v":237:48:237:48|Removing instance c (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_56(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket_system.v":2770:48:2770:74|Removing instance MIV_RV32IMA_L1_AXI_INT_XING (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_XING(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket_system.v":2292:48:2292:74|Removing instance MIV_RV32IMA_L1_AXI_INT_XBAR (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_XBAR(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_1_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_2_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_3_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_4_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_5_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_6_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_7_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance mid_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance mid_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_mid_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_mid_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance irs_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance irs_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance stw_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance stw_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance ils_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance ils_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_stw_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_stw_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance mid_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance mid_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_mid_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_mid_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance irs_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance irs_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance stw_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance stw_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance ils_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance ils_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_stw_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_stw_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Removing sequential instance delay_at_oor_reg[7:0] (in view: work.APB_IOG_CTRL_SM(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\tip_ctrl_blk.v":788:8:788:14|Removing instance DLL_MON (in view: work.TIP_CTRL_BLK_Z63_layer1(verilog)) of type view:work.DLL_MON(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\tip_ctrl_blk.v":677:7:677:12|Removing instance APB_IF (in view: work.TIP_CTRL_BLK_Z63_layer1(verilog)) of type view:work.APB_IF(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0\ddr3_0.v":2730:0:2730:16|Removing instance PF_DDR_CFG_INIT_0 (in view: work.DDR3_0(verilog)) of type view:work.PF_DDR_CFG_INIT_Z66_layer1(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":217:2:217:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z70_layer1_0(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":647:4:647:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_0(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":217:2:217:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z70_layer1_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":647:4:647:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":217:2:217:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z70_layer1_2(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":647:4:647:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_2(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":2879:2:2879:14|Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":2945:2:2945:14|Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3011:2:3011:14|Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\derr_slave.v":106:27:106:29|Removing instance rev (in view: work.caxi4interconnect_DERR_Slave_Z91_layer1(verilog)) of type view:work.caxi4interconnect_revision(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\uart_apb\uart_apb_0\rtl\vlog\core\rx_async.v":501:0:501:5|Removing sequential instance fifo_write (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\uart_apb\uart_apb_0\rtl\vlog\core\rx_async.v":501:0:501:5|Removing sequential instance clear_parity_en (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":111:0:111:5|Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":111:0:111:5|Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Removing sequential instance ram_param[2:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_1(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_30(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_29(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_28(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_27(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_26(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_25(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_24(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_23(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_22(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_21(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_20(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_19(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_18(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_17(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_16(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_15(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_14(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_13(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_12(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_11(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_10(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_9(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_8(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_7(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_6(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_5(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_4(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_1(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_0(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_clk.v":583:6:583:19|Removing instance u_refclk_flags (in view: work.TRN_CLK_2s_1s_0s_1s_2s_3s_4s(verilog)) of type view:work.flag_generator_1s_1(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance dq_alignment_done (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance dq_alignment_done (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":321:0:321:5|Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":171:0:171:5|Removing sequential instance fifoFull (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":171:0:171:5|Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":171:0:171:5|Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":321:0:321:5|Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":171:0:171:5|Removing sequential instance fifoFull (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":171:0:171:5|Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":171:0:171:5|Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":321:0:321:5|Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":171:0:171:5|Removing sequential instance fifoFull (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":171:0:171:5|Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":171:0:171:5|Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":321:0:321:5|Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":171:0:171:5|Removing sequential instance fifoFull (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":171:0:171:5|Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":171:0:171:5|Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":321:0:321:5|Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_9s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":270:0:270:5|Removing sequential instance fifoRdValid (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_9s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":171:0:171:5|Removing sequential instance fifoNearFull (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_9s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":171:0:171:5|Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_9s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":171:0:171:5|Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_9s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":321:0:321:5|Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":270:0:270:5|Removing sequential instance fifoRdValid (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":171:0:171:5|Removing sequential instance fifoNearFull (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":171:0:171:5|Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":171:0:171:5|Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":321:0:321:5|Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_13s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":270:0:270:5|Removing sequential instance fifoRdValid (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_13s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":171:0:171:5|Removing sequential instance fifoNearFull (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_13s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":171:0:171:5|Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_13s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\top_cck.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3072:1:3072:12|Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\flag_generator.v":71:20:71:31|Removing instance noise_detect (in view: work.flag_generator_1s_1(verilog)) of type view:work.noisy_data_detector_1s_4(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\flag_generator.v":72:25:72:41|Removing instance transition_detect (in view: work.flag_generator_1s_1(verilog)) of type view:work.data_transition_detector_1s_4(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_jtag_tap_controller.v":123:59:123:65|Removing instance tdoeReg (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_0(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v":92:56:92:68|Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z71_layer1_0(verilog) because it does not drive other instances.
syn_allowed_resources : blockrams=952,dsps=924  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 564MB peak: 574MB)



Clock Summary
******************

          Start                                                                           Requested     Requested     Clock                          Clock                   Clock
Level     Clock                                                                           Frequency     Period        Type                           Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       REF_CLK_0                                                                       50.0 MHz      20.000        declared                       default_clkgroup        1    
1 .         CCC_0_0/CCC_0_0/pll_inst_0/OUT0                                               111.1 MHz     9.000         generated (from REF_CLK_0)     group_378_68            11903
2 ..          DDR3_0_0/CCC_0/pll_inst_0/OUT1                                              166.7 MHz     6.000         generated (from REF_CLK_0)     group_378_69            15083
2 ..          DDR3_0_0/CCC_0/pll_inst_0/OUT2                                              666.7 MHz     1.500         generated (from REF_CLK_0)     default_clkgroup        55   
2 ..          DDR3_0_0/CCC_0/pll_inst_0/OUT3                                              666.7 MHz     1.500         generated (from REF_CLK_0)     default_clkgroup        2    
2 ..          DDR3_0_0/CCC_0/pll_inst_0/OUT0                                              666.7 MHz     1.500         generated (from REF_CLK_0)     default_clkgroup        0    
                                                                                                                                                                                  
0 -       System                                                                          100.0 MHz     10.000        system                         system_clkgroup         0    
                                                                                                                                                                                  
0 -       TCK                                                                             30.0 MHz      33.330        declared                       default_clkgroup        0    
                                                                                                                                                                                  
0 -       COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock                                  100.0 MHz     10.000        inferred                       Inferred_clkgroup_7     363  
                                                                                                                                                                                  
0 -       DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock     100.0 MHz     10.000        inferred                       Inferred_clkgroup_6     26   
                                                                                                                                                                                  
0 -       DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 100.0 MHz     10.000        inferred                       Inferred_clkgroup_3     10   
                                                                                                                                                                                  
0 -       DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 100.0 MHz     10.000        inferred                       Inferred_clkgroup_0     10   
                                                                                                                                                                                  
0 -       DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0]           100.0 MHz     10.000        inferred                       Inferred_clkgroup_5     9    
                                                                                                                                                                                  
0 -       DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0]           100.0 MHz     10.000        inferred                       Inferred_clkgroup_2     9    
                                                                                                                                                                                  
0 -       DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             100.0 MHz     10.000        inferred                       Inferred_clkgroup_4     1    
                                                                                                                                                                                  
0 -       DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             100.0 MHz     10.000        inferred                       Inferred_clkgroup_1     1    
==================================================================================================================================================================================



Clock Load Summary
***********************

                                                                                Clock     Source                                                                                     Clock Pin                                                                                                                                                                   Non-clock Pin     Non-clock Pin                                                            
Clock                                                                           Load      Pin                                                                                        Seq Example                                                                                                                                                                 Seq Example       Comb Example                                                             
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
REF_CLK_0                                                                       1         REF_CLK_0(port)                                                                            CCC_0_0.CCC_0_0.pll_inst_0.REF_CLK_0                                                                                                                                        -                 -                                                                        
CCC_0_0/CCC_0_0/pll_inst_0/OUT0                                                 11903     CCC_0_0.CCC_0_0.pll_inst_0.OUT0(PLL)                                                       AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.rdptr[3:0].C     -                 CCC_0_0.CCC_0_0.clkint_0.I(BUFG)                                         
DDR3_0_0/CCC_0/pll_inst_0/OUT1                                                  15083     DDR3_0_0.CCC_0.pll_inst_0.OUT1(PLL)                                                        AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.rdPtr_s2[2:0].C                                                            -                 DDR3_0_0.CCC_0.clkint_4.I(BUFG)                                          
DDR3_0_0/CCC_0/pll_inst_0/OUT2                                                  55        DDR3_0_0.CCC_0.pll_inst_0.OUT2(PLL)                                                        DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL.HS_IO_CLK[0]                                                                                                           -                 DDR3_0_0.CCC_0.hs_io_clk_11.A(HS_IO_CLK)                                 
DDR3_0_0/CCC_0/pll_inst_0/OUT3                                                  2         DDR3_0_0.CCC_0.pll_inst_0.OUT3(PLL)                                                        DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.HS_IO_CLK[1]                                                                                                                   -                 DDR3_0_0.CCC_0.hs_io_clk_15.A(HS_IO_CLK)                                 
DDR3_0_0/CCC_0/pll_inst_0/OUT0                                                  0         DDR3_0_0.CCC_0.pll_inst_0.OUT0(PLL)                                                        -                                                                                                                                                                           -                 -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
System                                                                          0         -                                                                                          -                                                                                                                                                                           -                 -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
TCK                                                                             0         TCK(port)                                                                                  -                                                                                                                                                                           -                 -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock                                  363       COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UDRCK(UJTAG)     COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.pauselow.C                                                                                                    -                 COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.TGT_TCK_GLB.I(BUFG)
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock     26        DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL.TX_DQS_270(LANECTRL)                  DDR3_0_0.DDRPHY_BLK_0.IOD_WE_N.I_IOD_0.TX_DQS_270                                                                                                                           -                 -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 10        DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.TX_DQS(LANECTRL)                              DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_READ_TRAINING.I_IOD_0.TX_DQS                                                                                                               -                 -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 10        DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.TX_DQS(LANECTRL)                              DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_READ_TRAINING.I_IOD_0.TX_DQS                                                                                                               -                 -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0]           9         DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.RX_DQS_90[0](LANECTRL)                        DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0.RX_DQS_90[0]                                                                                                                   -                 -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0]           9         DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.RX_DQS_90[0](LANECTRL)                        DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0.RX_DQS_90[0]                                                                                                                   -                 -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             1         DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.TX_DQS_270(LANECTRL)                          DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0.TX_DQS_270                                                                                                                     -                 -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             1         DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.TX_DQS_270(LANECTRL)                          DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0.TX_DQS_270                                                                                                                     -                 -                                                                        
============================================================================================================================================================================================================================================================================================================================================================================================================================================================

@W: MT530 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\lane_1_iod_dm\ddr3_0_ddrphy_blk_lane_1_iod_dm_pf_iod.v":56:53:56:59|Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock which controls 10 sequential elements including DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DM.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\lane_1_iod_dqs\ddr3_0_ddrphy_blk_lane_1_iod_dqs_pf_iod.v":76:53:76:59|Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 1 sequential elements including DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\lane_1_iod_dq\ddr3_0_ddrphy_blk_lane_1_iod_dq_pf_iod.v":571:53:571:59|Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0] which controls 9 sequential elements including DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_5. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\lane_0_iod_dm\ddr3_0_ddrphy_blk_lane_0_iod_dm_pf_iod.v":56:53:56:59|Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock which controls 10 sequential elements including DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DM.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\lane_0_iod_dqs\ddr3_0_ddrphy_blk_lane_0_iod_dqs_pf_iod.v":76:53:76:59|Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 1 sequential elements including DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\lane_0_iod_dq\ddr3_0_ddrphy_blk_lane_0_iod_dq_pf_iod.v":571:53:571:59|Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0] which controls 9 sequential elements including DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_5. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\iod_a_11_0\ddr3_0_ddrphy_blk_iod_a_11_0_pf_iod.v":676:53:676:59|Found inferred clock DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 26 sequential elements including DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_9. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":423:2:423:7|Found inferred clock COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock which controls 363 sequential elements including MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmiXbar._T_1398[0]. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\top.sap.

Starting constraint checker (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 501MB peak: 574MB)

Encoding state machine xmit_state[5:0] (in view: work.UART_apb_UART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\work\uart_apb\uart_apb_0\rtl\vlog\core\rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine mtx_state[5:0] (in view: CORESPI_LIB.spi_chanctrl_Z2_layer1(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0111 -> 001000
   1000 -> 010000
   1001 -> 100000
Encoding state machine ctrlStateReg[2:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine release_state[6:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
Encoding state machine state[6:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
Encoding state machine sram_curr_state[5:0] (in view: work.LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z4_layer1(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine rd_curr_state[4:0] (in view: work.LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z4_layer1(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   101 -> 10000
Encoding state machine wr_curr_state[4:0] (in view: work.LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z4_layer1(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine req_curr_state[2:0] (in view: work.LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z4_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[78:0] (in view: work.C0_ddr4_nwl_phy_init_Z6_layer1(verilog))
original code -> new code
   0000000 -> 0000000
   0000001 -> 0000001
   0000010 -> 0000011
   0000011 -> 0000010
   0000100 -> 0000110
   0000101 -> 0000111
   0000110 -> 0000101
   0000111 -> 0000100
   0001000 -> 0001100
   0001001 -> 0001101
   0001010 -> 0001111
   0001011 -> 0001110
   0001100 -> 0001010
   0001101 -> 0001011
   0001110 -> 0001001
   0001111 -> 0001000
   0010000 -> 0011000
   0010001 -> 0011001
   0010010 -> 0011011
   0010011 -> 0011010
   0010100 -> 0011110
   0010101 -> 0011111
   0010110 -> 0011101
   0010111 -> 0011100
   0011000 -> 0010100
   0011001 -> 0010101
   0011010 -> 0010111
   0011011 -> 0010110
   0011100 -> 0010010
   0011101 -> 0010011
   0011110 -> 0010001
   0011111 -> 0010000
   0100000 -> 0110000
   0100001 -> 0110001
   0100010 -> 0110011
   0100011 -> 0110010
   0100100 -> 0110110
   0100101 -> 0110111
   0100110 -> 0110101
   0100111 -> 0110100
   0101000 -> 0111100
   0101001 -> 0111101
   0101010 -> 0111111
   0101011 -> 0111110
   0101100 -> 0111010
   0101101 -> 0111011
   0101110 -> 0111001
   0101111 -> 0111000
   0110000 -> 0101000
   0110001 -> 0101001
   0110010 -> 0101011
   0110011 -> 0101010
   0110100 -> 0101110
   0110101 -> 0101111
   0110110 -> 0101101
   0110111 -> 0101100
   0111000 -> 0100100
   0111001 -> 0100101
   0111010 -> 0100111
   0111011 -> 0100110
   0111100 -> 0100010
   0111101 -> 0100011
   0111110 -> 0100001
   0111111 -> 0100000
   1000000 -> 1100000
   1000001 -> 1100001
   1000010 -> 1100011
   1000011 -> 1100010
   1000100 -> 1100110
   1000101 -> 1100111
   1000110 -> 1100101
   1000111 -> 1100100
   1001000 -> 1101100
   1001001 -> 1101101
   1001010 -> 1101111
   1001011 -> 1101110
   1001100 -> 1101010
   1001101 -> 1101011
   1001110 -> 1101001
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_6s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_6s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_46s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_46s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_129s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_129s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_95s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_95s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_145s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_145s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_70s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_70s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_77s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_77s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_64s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_64s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[3:0] (in view: work.C0_rmw_Z32_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine shift_enable[4:0] (in view: work.C0_rmw_Z32_layer1(verilog))
original code -> new code
   000000 -> 00001
   000001 -> 00010
   000011 -> 00100
   000111 -> 01000
   001111 -> 10000
Encoding state machine hold_sm[5:0] (in view: work.C0_fastsdram_Z41_layer1(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine qm_load_sel[3:0] (in view: work.C0_fastsdram_Z41_layer1(verilog))
original code -> new code
   0000000000000000 -> 00
   0000000000000001 -> 01
   0000000000000010 -> 10
   0000000000000100 -> 11
Encoding state machine ctrlupd_sm[2:0] (in view: work.C0_fastsdram_Z41_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine init_sm[51:0] (in view: work.C0_fastinit_Z47_layer1(verilog))
original code -> new code
   0000000 -> 000000
   0000001 -> 000001
   0000010 -> 000011
   0000011 -> 000010
   0000100 -> 000110
   0000101 -> 000111
   0000110 -> 000101
   0000111 -> 000100
   0001000 -> 001100
   0001001 -> 001101
   0001010 -> 001111
   0001011 -> 001110
   0001100 -> 001010
   0001101 -> 001011
   0001110 -> 001001
   0001111 -> 001000
   0010000 -> 011000
   0010001 -> 011001
   0010010 -> 011011
   0010011 -> 011010
   0010100 -> 011110
   0011011 -> 011111
   0011100 -> 011101
   0011101 -> 011100
   0011110 -> 010100
   0011111 -> 010101
   0100000 -> 010111
   0100001 -> 010110
   0100010 -> 010010
   0100011 -> 010011
   0101001 -> 010001
   0101010 -> 010000
   0101011 -> 110000
   0101100 -> 110001
   0101101 -> 110011
   0101110 -> 110010
   0101111 -> 110110
   0110000 -> 110111
   0110001 -> 110101
   0110010 -> 110100
   0110011 -> 111100
   0110100 -> 111101
   0110101 -> 111111
   0110110 -> 111110
   0110111 -> 111010
   0111000 -> 111011
   0111001 -> 111001
   0111010 -> 111000
   0111011 -> 101000
   0111100 -> 101001
   0111101 -> 101011
   0111110 -> 101010
Encoding state machine srx_state[5:0] (in view: work.C0_fastinit_Z47_layer1(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine mr_reload_sm[6:0] (in view: work.C0_fastinit_Z47_layer1(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine state[3:0] (in view: work.C0_controller_busy_Z54_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine current_state[15:0] (in view: work.trn_bclksclk(verilog))
original code -> new code
   00000 -> 0000000000000001
   00001 -> 0000000000000010
   00010 -> 0000000000000100
   00011 -> 0000000000001000
   00100 -> 0000000000010000
   00101 -> 0000000000100000
   00111 -> 0000000001000000
   01000 -> 0000000010000000
   01001 -> 0000000100000000
   01010 -> 0000001000000000
   01011 -> 0000010000000000
   01100 -> 0000100000000000
   01101 -> 0001000000000000
   01110 -> 0010000000000000
   01111 -> 0100000000000000
   10000 -> 1000000000000000
Encoding state machine current_state[28:0] (in view: work.trn_cmd_addr(verilog))
original code -> new code
   00000000000000000000000000001 -> 00000000000000000000000000001
   00000000000000000000000000010 -> 00000000000000000000000000010
   00000000000000000000000000100 -> 00000000000000000000000000100
   00000000000000000000000001000 -> 00000000000000000000000001000
   00000000000000000000000010000 -> 00000000000000000000000010000
   00000000000000000000000100000 -> 00000000000000000000000100000
   00000000000000000000001000000 -> 00000000000000000000001000000
   00000000000000000000010000000 -> 00000000000000000000010000000
   00000000000000000000100000000 -> 00000000000000000000100000000
   00000000000000000001000000000 -> 00000000000000000001000000000
   00000000000000000010000000000 -> 00000000000000000010000000000
   00000000000000000100000000000 -> 00000000000000000100000000000
   00000000000000001000000000000 -> 00000000000000001000000000000
   00000000000000010000000000000 -> 00000000000000010000000000000
   00000000000000100000000000000 -> 00000000000000100000000000000
   00000000000001000000000000000 -> 00000000000001000000000000000
   00000000000010000000000000000 -> 00000000000010000000000000000
   00000000000100000000000000000 -> 00000000000100000000000000000
   00000000001000000000000000000 -> 00000000001000000000000000000
   00000000010000000000000000000 -> 00000000010000000000000000000
   00000000100000000000000000000 -> 00000000100000000000000000000
   00000001000000000000000000000 -> 00000001000000000000000000000
   00000010000000000000000000000 -> 00000010000000000000000000000
   00000100000000000000000000000 -> 00000100000000000000000000000
   00001000000000000000000000000 -> 00001000000000000000000000000
   00010000000000000000000000000 -> 00010000000000000000000000000
   00100000000000000000000000000 -> 00100000000000000000000000000
   01000000000000000000000000000 -> 01000000000000000000000000000
   10000000000000000000000000000 -> 10000000000000000000000000000
Encoding state machine current_state[22:0] (in view: work.trn_dqsw_1(verilog))
original code -> new code
   000000000 -> 00000000000000000000001
   000000001 -> 00000000000000000000010
   000000010 -> 00000000000000000000100
   000000011 -> 00000000000000000001000
   000000100 -> 00000000000000000010000
   000000101 -> 00000000000000000100000
   000000111 -> 00000000000000001000000
   000001000 -> 00000000000000010000000
   000001001 -> 00000000000000100000000
   000001010 -> 00000000000001000000000
   000001011 -> 00000000000010000000000
   000001100 -> 00000000000100000000000
   000001101 -> 00000000001000000000000
   000001110 -> 00000000010000000000000
   000001111 -> 00000000100000000000000
   000010000 -> 00000001000000000000000
   000010001 -> 00000010000000000000000
   000010010 -> 00000100000000000000000
   000010011 -> 00001000000000000000000
   000010100 -> 00010000000000000000000
   000010101 -> 00100000000000000000000
   000010110 -> 01000000000000000000000
   000010111 -> 10000000000000000000000
Encoding state machine current_state[22:0] (in view: work.trn_dqsw_0(verilog))
original code -> new code
   000000000 -> 00000000000000000000001
   000000001 -> 00000000000000000000010
   000000010 -> 00000000000000000000100
   000000011 -> 00000000000000000001000
   000000100 -> 00000000000000000010000
   000000101 -> 00000000000000000100000
   000000111 -> 00000000000000001000000
   000001000 -> 00000000000000010000000
   000001001 -> 00000000000000100000000
   000001010 -> 00000000000001000000000
   000001011 -> 00000000000010000000000
   000001100 -> 00000000000100000000000
   000001101 -> 00000000001000000000000
   000001110 -> 00000000010000000000000
   000001111 -> 00000000100000000000000
   000010000 -> 00000001000000000000000
   000010001 -> 00000010000000000000000
   000010010 -> 00000100000000000000000
   000010011 -> 00001000000000000000000
   000010100 -> 00010000000000000000000
   000010101 -> 00100000000000000000000
   000010110 -> 01000000000000000000000
   000010111 -> 10000000000000000000000
Encoding state machine current_state[4:0] (in view: work.TRN_CLK_2s_1s_0s_1s_2s_3s_4s(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine visual_gate_training_current[28:0] (in view: work.gate_training_0(verilog))
original code -> new code
   00000 -> 00000000000000000000000000001
   00001 -> 00000000000000000000000000010
   00010 -> 00000000000000000000000000100
   00011 -> 00000000000000000000000001000
   00100 -> 00000000000000000000000010000
   00101 -> 00000000000000000000000100000
   00110 -> 00000000000000000000001000000
   00111 -> 00000000000000000000010000000
   01000 -> 00000000000000000000100000000
   01001 -> 00000000000000000001000000000
   01010 -> 00000000000000000010000000000
   01011 -> 00000000000000000100000000000
   01100 -> 00000000000000001000000000000
   01101 -> 00000000000000010000000000000
   01110 -> 00000000000000100000000000000
   01111 -> 00000000000001000000000000000
   10000 -> 00000000000010000000000000000
   10001 -> 00000000000100000000000000000
   10010 -> 00000000001000000000000000000
   10011 -> 00000000010000000000000000000
   10100 -> 00000000100000000000000000000
   10101 -> 00000001000000000000000000000
   10110 -> 00000010000000000000000000000
   10111 -> 00000100000000000000000000000
   11000 -> 00001000000000000000000000000
   11001 -> 00010000000000000000000000000
   11010 -> 00100000000000000000000000000
   11011 -> 01000000000000000000000000000
   11100 -> 10000000000000000000000000000
Encoding state machine visual_shim_logic_2_current[2:0] (in view: work.gate_training_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_1_current[2:0] (in view: work.gate_training_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_0_current[2:0] (in view: work.gate_training_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_rx_valid_current[4:0] (in view: work.dq_align_dqs_optimization_0(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine visual_dq_dqs_optimisation_current[28:0] (in view: work.dq_align_dqs_optimization_0(verilog))
original code -> new code
   00000 -> 00000000000000000000000000001
   00001 -> 00000000000000000000000000010
   00010 -> 00000000000000000000000000100
   00011 -> 00000000000000000000000001000
   00100 -> 00000000000000000000000010000
   00101 -> 00000000000000000000000100000
   00110 -> 00000000000000000000001000000
   00111 -> 00000000000000000000010000000
   01000 -> 00000000000000000000100000000
   01001 -> 00000000000000000001000000000
   01010 -> 00000000000000000010000000000
   01011 -> 00000000000000000100000000000
   01100 -> 00000000000000001000000000000
   01101 -> 00000000000000010000000000000
   01110 -> 00000000000000100000000000000
   01111 -> 00000000000001000000000000000
   10000 -> 00000000000010000000000000000
   10001 -> 00000000000100000000000000000
   10010 -> 00000000001000000000000000000
   10011 -> 00000000010000000000000000000
   10100 -> 00000000100000000000000000000
   10101 -> 00000001000000000000000000000
   10110 -> 00000010000000000000000000000
   10111 -> 00000100000000000000000000000
   11000 -> 00001000000000000000000000000
   11001 -> 00010000000000000000000000000
   11010 -> 00100000000000000000000000000
   11011 -> 01000000000000000000000000000
   11100 -> 10000000000000000000000000000
Encoding state machine visual_Lane_Fifo_Protect_current[2:0] (in view: work.dq_align_dqs_optimization_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_gate_training_current[28:0] (in view: work.gate_training_1(verilog))
original code -> new code
   00000 -> 00000000000000000000000000001
   00001 -> 00000000000000000000000000010
   00010 -> 00000000000000000000000000100
   00011 -> 00000000000000000000000001000
   00100 -> 00000000000000000000000010000
   00101 -> 00000000000000000000000100000
   00110 -> 00000000000000000000001000000
   00111 -> 00000000000000000000010000000
   01000 -> 00000000000000000000100000000
   01001 -> 00000000000000000001000000000
   01010 -> 00000000000000000010000000000
   01011 -> 00000000000000000100000000000
   01100 -> 00000000000000001000000000000
   01101 -> 00000000000000010000000000000
   01110 -> 00000000000000100000000000000
   01111 -> 00000000000001000000000000000
   10000 -> 00000000000010000000000000000
   10001 -> 00000000000100000000000000000
   10010 -> 00000000001000000000000000000
   10011 -> 00000000010000000000000000000
   10100 -> 00000000100000000000000000000
   10101 -> 00000001000000000000000000000
   10110 -> 00000010000000000000000000000
   10111 -> 00000100000000000000000000000
   11000 -> 00001000000000000000000000000
   11001 -> 00010000000000000000000000000
   11010 -> 00100000000000000000000000000
   11011 -> 01000000000000000000000000000
   11100 -> 10000000000000000000000000000
Encoding state machine visual_shim_logic_2_current[2:0] (in view: work.gate_training_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_1_current[2:0] (in view: work.gate_training_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_0_current[2:0] (in view: work.gate_training_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_rx_valid_current[4:0] (in view: work.dq_align_dqs_optimization_1(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine visual_dq_dqs_optimisation_current[28:0] (in view: work.dq_align_dqs_optimization_1(verilog))
original code -> new code
   00000 -> 00000000000000000000000000001
   00001 -> 00000000000000000000000000010
   00010 -> 00000000000000000000000000100
   00011 -> 00000000000000000000000001000
   00100 -> 00000000000000000000000010000
   00101 -> 00000000000000000000000100000
   00110 -> 00000000000000000000001000000
   00111 -> 00000000000000000000010000000
   01000 -> 00000000000000000000100000000
   01001 -> 00000000000000000001000000000
   01010 -> 00000000000000000010000000000
   01011 -> 00000000000000000100000000000
   01100 -> 00000000000000001000000000000
   01101 -> 00000000000000010000000000000
   01110 -> 00000000000000100000000000000
   01111 -> 00000000000001000000000000000
   10000 -> 00000000000010000000000000000
   10001 -> 00000000000100000000000000000
   10010 -> 00000000001000000000000000000
   10011 -> 00000000010000000000000000000
   10100 -> 00000000100000000000000000000
   10101 -> 00000001000000000000000000000
   10110 -> 00000010000000000000000000000
   10111 -> 00000100000000000000000000000
   11000 -> 00001000000000000000000000000
   11001 -> 00010000000000000000000000000
   11010 -> 00100000000000000000000000000
   11011 -> 01000000000000000000000000000
   11100 -> 10000000000000000000000000000
Encoding state machine visual_Lane_Fifo_Protect_current[2:0] (in view: work.dq_align_dqs_optimization_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_state[16:0] (in view: work.WRLVL_BOT_1(verilog))
original code -> new code
   0000000000000000000 -> 00000000000000001
   0000000000000000010 -> 00000000000000010
   0000000000000001000 -> 00000000000000100
   0000000000000010000 -> 00000000000001000
   0000000000000100000 -> 00000000000010000
   0000000000001000000 -> 00000000000100000
   0000000000010000000 -> 00000000001000000
   0000000000100000000 -> 00000000010000000
   0000000001000000000 -> 00000000100000000
   0000000010000000000 -> 00000001000000000
   0000000100000000000 -> 00000010000000000
   0000001000000000000 -> 00000100000000000
   0000010000000000000 -> 00001000000000000
   0000100000000000000 -> 00010000000000000
   0001000000000000000 -> 00100000000000000
   0010000000000000000 -> 01000000000000000
   1000000000000000000 -> 10000000000000000
Encoding state machine current_state[16:0] (in view: work.WRLVL_BOT_0(verilog))
original code -> new code
   0000000000000000000 -> 00000000000000001
   0000000000000000010 -> 00000000000000010
   0000000000000001000 -> 00000000000000100
   0000000000000010000 -> 00000000000001000
   0000000000000100000 -> 00000000000010000
   0000000000001000000 -> 00000000000100000
   0000000000010000000 -> 00000000001000000
   0000000000100000000 -> 00000000010000000
   0000000001000000000 -> 00000000100000000
   0000000010000000000 -> 00000001000000000
   0000000100000000000 -> 00000010000000000
   0000001000000000000 -> 00000100000000000
   0000010000000000000 -> 00001000000000000
   0000100000000000000 -> 00010000000000000
   0001000000000000000 -> 00100000000000000
   0010000000000000000 -> 01000000000000000
   1000000000000000000 -> 10000000000000000
Encoding state machine visual_APB_IOG_CONTROLLER_current[4:0] (in view: work.APB_IOG_CTRL_SM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine visual_trn_compl_current[9:0] (in view: work.TRN_COMPLETE_Z61_layer1(verilog))
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   0010 -> 0000000100
   0011 -> 0000001000
   0100 -> 0000010000
   0101 -> 0000100000
   0110 -> 0001000000
   0111 -> 0010000000
   1000 -> 0100000000
   1001 -> 1000000000
Encoding state machine current_state[6:0] (in view: work.ddr4_vref(verilog))
original code -> new code
   0000 -> 0000001
   0001 -> 0000010
   0010 -> 0000100
   0011 -> 0001000
   0100 -> 0010000
   0101 -> 0100000
   0110 -> 1000000
Encoding state machine current_state[13:0] (in view: work.write_callibrator_Z62_layer1(verilog))
original code -> new code
   0000000 -> 00000000000001
   0000001 -> 00000000000010
   0000010 -> 00000000000100
   0000011 -> 00000000001000
   0000100 -> 00000000010000
   0000101 -> 00000000100000
   0000110 -> 00000001000000
   0000111 -> 00000010000000
   0001000 -> 00000100000000
   0001001 -> 00001000000000
   0001010 -> 00010000000000
   0001011 -> 00100000000000
   0001111 -> 01000000000000
   0010000 -> 10000000000000
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z71_layer1_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine currState[10:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z73_layer1(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1000 -> 00100000000
   1001 -> 01000000000
   1010 -> 10000000000
Encoding state machine currState[14:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z74_layer1(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
Encoding state machine currState[7:0] (in view: work.caxi4interconnect_DERR_Slave_Z91_layer1(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_3(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_2(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_3(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_73s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_73s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_79s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_79s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_8s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_8s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_2(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_73s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_73s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_79s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_79s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_8s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_8s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z108_layer1(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v":429:1:429:6|There are no possible illegal states for state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z108_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z109_layer1(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slvaxi4protconvread.v":341:1:341:6|There are no possible illegal states for state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z109_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_6(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_6(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_4(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_73s_0_1_3_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_73s_0_1_3_3(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_79s_0_1_3_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_79s_0_1_3_3(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_8s_0_1_3_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_8s_0_1_3_3(verilog)); safe FSM implementation is not required.

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:30s; Memory used current: 515MB peak: 574MB)

@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\top_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:31s; Memory used current: 522MB peak: 574MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:31s; Memory used current: 308MB peak: 574MB)

Process took 0h:00m:31s realtime, 0h:00m:31s cputime
# Fri Mar  6 12:45:30 2020

###########################################################]
