


                              IC Compiler II (TM)

             Version S-2021.06-SP2 for linux64 - Aug 26, 2021 -SLE

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
Loading user preference file /nfs/png/home/teohchee/.synopsys_icc2_gui/preferences.tcl
######################################################################
#        Note: Must Run this tcl at assignment/icc2 Directory        #
######################################################################
################################
#        Setup for ICC2        #
################################
source -echo -verbose ./scripts/lib_setup.tcl
lappend search_path "../saed32nm/lib/stdcell_lvt/ndm"
. ../saed32nm/lib/stdcell_lvt/ndm
set TECH_FILE "../saed32nm/lib/tech/milkyway/saed32nm_1p9m_mw.tf"
../saed32nm/lib/tech/milkyway/saed32nm_1p9m_mw.tf
set REFERENCE_LIBRARY "saed32lvt_c.ndm"
saed32lvt_c.ndm
create_lib MYLIB -technology $TECH_FILE -ref_libs $REFERENCE_LIBRARY
Information: Loading technology file '/nfs/png/disks/MDC_Elite/2024/teohchee/try4/saed32nm/lib/tech/milkyway/saed32nm_1p9m_mw.tf' (FILE-007)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'mw_lib.tf' used for frame-view creation in library 'saed32lvt_c', is inconsistent with the current technology 'saed32nm_1p9m_mw.tf' of library 'MYLIB'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
{MYLIB}
set np [exec grep processor /proc/cpuinfo | wc -l]
32
if {$np > 8} { set np 8 }
8
set_host_options -max_cores $np
1
# Supress the following message:
#   "Warning: Virtual clock 'v_XXX' cannot be made propagated. (UIC-025)"
#     (generated when remove_propagated_clocks is applied)
#
suppress_message UIC-025
# Suppress messages related to setting/getting the routing_direction attribute:
suppress_message "ATTR-11 ATTR-12"lappend search_path "../saed32nm/lib/tech/star_rc"
. ../saed32nm/lib/stdcell_lvt/ndm ../saed32nm/lib/tech/star_rc
printvar search_path
search_path          = ". ../saed32nm/lib/stdcell_lvt/ndm ../saed32nm/lib/tech/star_rc"
printvar REFERENCE_LIBRARY
REFERENCE_LIBRARY    = "saed32lvt_c.ndm"
report_host_options
****************************************
Report : host_options
Version: S-2021.06-SP2
Date   : Mon Sep  9 11:59:50 2024
****************************************

Max_cores: 8

Global Host Options:
Attribute          Value
----------------------------------------
max_cores          8
num_processes      1
submit_command     rsh
work_dir           ./work_dir
target             ALL
1
print_suppressed_messages
The following 3 messages are suppressed:
ATTR-11, ATTR-12, UIC-025

##########################################
#        Read the Netlist from DC        #
##########################################
# netlist
read_verilog {../output/dc/MYTOP.v}
Loading verilog file '/nfs/png/disks/MDC_Elite/2024/teohchee/try4/output/dc/MYTOP.v'
Information: Reading Verilog into new design 'MYTOP' in library 'MYLIB'. (VR-012)
Number of modules read: 5
Top level ports: 137
Total ports in all modules: 1169
Total nets in all modules: 41311
Total instances in all modules: 34570
Elapsed = 00:00:00.43, CPU = 00:00:00.42
1
# link_block (auto done by ICC2)#
# read in timing constraints generated in DC
read_sdc {../output/dc/MYTOP.sdc}
Using libraries: MYLIB saed32lvt_c
Linking block MYLIB:MYTOP.design
Information: User units loaded from library 'saed32lvt_c' (LNK-040)
Design 'MYTOP' was successfully linked.
Information: Loading SDC version 2.1 file '/nfs/png/disks/MDC_Elite/2024/teohchee/try4/output/dc/MYTOP.sdc' (FILE-007)
Warning: Constraint 'set_max_area' is not supported by icc2. (SDC-3)
Information: Timer using 8 threads


Summary of unsupported constraints:
Information: Ignored 1 unsupported 'set_max_area' constraint. (SDC-4)
1
list_blocks
Lib MYLIB /nfs/png/disks/MDC_Elite/2024/teohchee/try4/icc2/MYLIB tech current
  *>  0 MYTOP.design Sep-09-11:59 current
1
current_block
{MYLIB:MYTOP.design}
# Save block
rename_block -to_block MYTOP/init_design
{MYLIB:MYTOP/init_design.design}
save_block
Information: Saving block 'MYLIB:MYTOP/init_design.design'
1
#################################################
#       Set Significant Figures for Reports		#
#################################################
set_app_var report_default_significant_digits 5
Warning: The 'report_default_significant_digits' variable is obsolete. Please use 'set_app_options -as_user_default -name shell.common.report_default_significant_digits -value 5' instead. (UIV-002)
5
printvar report_default_significant_digits
Information: No variables matched 'report_default_significant_digits'. (CMD-040)
#######################################################################
#        RC Parasitics, Placement Site and Routing Layer Setup        #
#######################################################################
# read in files for parasitics
read_parasitic_tech -layermap saed32nm_tf_itf_tluplus.map -tlup saed32nm_1p9m_Cmax.tluplus -name maxTLU
1
read_parasitic_tech -layermap saed32nm_tf_itf_tluplus.map -tlup saed32nm_1p9m_Cmin.tluplus -name minTLU
1
# Specify TLUplus module for the corner
# set_parasitic_parameters -corner default -early_spec maxTLU -late_spec maxTLU
# set_parasitic_parameters -corner default -early_spec minTLU -late_spec minTLU
set_parasitic_parameters -corner default -early_spec minTLU -late_spec maxTLU
1
# set_parasitic_parameters -corner default -early_spec maxTLU -late_spec minTLU
redirect -tee -file ../reports/icc2/lib_parasitic_tech.rpt {report_lib -parasitic_tech [current_lib]}
****************************************
Report : library
Library: MYLIB
Version: S-2021.06-SP2
Date   : Mon Sep  9 11:59:52 2024
****************************************

Full name: /nfs/png/disks/MDC_Elite/2024/teohchee/try4/icc2/MYLIB:MYLIB
File name: /nfs/png/disks/MDC_Elite/2024/teohchee/try4/icc2/MYLIB
Design count: 1
No timing data.


Parasitic tech data:
----------------------------------------
 Parasitic tech name:            maxTLU
 Parasitic itf technology name:  saed32nm_1p9m_Cmax
 Parasitic tech type:            TLUPLUS
 Parasitic source file name:     saed32nm_1p9m_Cmax.tluplus
 Parasitic canonical file name:  /nfs/png/disks/MDC_Elite/2024/teohchee/try4/saed32nm/lib/tech/star_rc/saed32nm_1p9m_Cmax.tluplus

----------------------------------------
 Parasitic tech name:            minTLU
 Parasitic itf technology name:  saed32nm_1p9m_Cmin
 Parasitic tech type:            TLUPLUS
 Parasitic source file name:     saed32nm_1p9m_Cmin.tluplus
 Parasitic canonical file name:  /nfs/png/disks/MDC_Elite/2024/teohchee/try4/saed32nm/lib/tech/star_rc/saed32nm_1p9m_Cmin.tluplus




1
# Save block
rename_block -to_block MYTOP/pg_design
{MYLIB:MYTOP/pg_design.design}
save_block
Information: Saving block 'MYLIB:MYTOP/pg_design.design'
1
##############################
#        Floorplaning        #
##############################
#initialize floorplan
initialize_floorplan -side_ratio {1 1} -core_offset {20}
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'horizontal' routing direction for layer 'M1'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'vertical' routing direction for layer 'M2'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'horizontal' routing direction for layer 'M3'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'vertical' routing direction for layer 'M4'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'horizontal' routing direction for layer 'M5'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'vertical' routing direction for layer 'M6'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'horizontal' routing direction for layer 'M7'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'vertical' routing direction for layer 'M8'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'horizontal' routing direction for layer 'M9'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'vertical' routing direction for layer 'MRDL'. (DPUI-924)
Removing existing floorplan objects
Creating core...
Core utilization ratio = 70.12%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
# Define voltage
set_voltage 0.95 -object_list VDD
Information: The command 'set_voltage' cleared the undo history. (UNDO-016)
1
set_voltage 0.00 -object_list VSS
1
# Define metal routing direction
set_attribute [get_site_defs unit] symmetry Y
{unit}
get_attribute [get_site_defs unit] is_default
true
set_attribute [get_layers {M1 M3 M5 M7 M9}] routing_direction horizontal
{M1 M3 M5 M7 M9}
set_attribute [get_layers {M2 M4 M6 M8}] routing_direction vertical
{M2 M4 M6 M8}
# Max routing layer M6 (tested to have better performance compared to M8/M9)
set_ignored_layers -max_routing_layer M6
Information: The command 'set_ignored_layers' cleared the undo history. (UNDO-016)
1
report_ignored_layers
****************************************
Report : Ignored Layers
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 11:59:57 2024
****************************************
Layer Attribute                 Value
--------------------------------------------------------------------------------
Min Routing Layer               (none given)
Max Routing Layer               M6
RC Estimation Ignored Layers    M7 M8 M9 MRDL 
1
# Place I/O pins
set_block_pin_constraints -self -allowed_layers {M3 M4 M5 M6}
Information: Block pin constraints allowed_layers are set for top block MYTOP/pg_design. (DPPA-403)
1
place_pins -self
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2024-09-09 11:59:57 / Session: 0.04 hr / Command: 0.00 hr / Memory: 419 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.03u 00:00:00.01s 00:00:00.04e: 

Min routing layer: M1
Max routing layer: M6

Non default block pin constraint setting(s) of top block: MYTOP
allowed_layers: M3 M4 M5 M6 

CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of block ports: 137
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 137
CPU Time for Pin Creation: 00:00:00.06u 00:00:00.00s 00:00:00.06e: 
Total Pin Placement CPU Time: 00:00:00.11u 00:00:00.01s 00:00:00.12e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2024-09-09 11:59:57 / Session: 0.04 hr / Command: 0.00 hr / Memory: 426 MB (FLW-8100)
1
# Source file to create PG mesh
# Remove previous PG mesh (if any)
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
No pattern is found.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 11:59:58 2024
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 0/34566
Ground net VSS                0/34566
--------------------------------------------------------------------------------
Information: connections of 69132 power/ground pin(s) are created or changed.
# Improve performance using via
set_pg_via_master_rule pgvia_8x10 -via_array_dimension {8 10}
Information: The command 'set_pg_via_master_rule' cleared the undo history. (UNDO-016)
Successfully set via def rule pgvia_8x10.
################################################################################
# Build the main power mesh.  Consisting of:
# * a coarse mesh on M7/M8
# * a finer mesh on M2 - vertical only - to connect to the std cell rails
#
# From the tf file:
# width M7/M8: pitch=1.216, min_spacing=0.056, min_width=0.056; M7: 2*1.216 - 4*0.056
create_pg_mesh_pattern P_top_two 	-layers { 		{ {horizontal_layer: M7} {width: 1.104} {spacing: interleaving} {pitch: 13.376} {offset: 0.856} {trim : true} } 		{ {vertical_layer: M8}   {width: 4.64 } {spacing: interleaving} {pitch: 19.456} {offset: 6.08}  {trim : true} } 		} 	-via_rule { {intersection: adjacent} {via_master : pgvia_8x10} }
Successfully create mesh pattern P_top_two.
1
# M2 pitch=0.152; 0.152*48=7.296
create_pg_mesh_pattern P_m2_triple 	-layers { 		{ {vertical_layer: M2}  {track_alignment : track} {width: 0.44 0.192 0.192} {spacing: 2.724 3.456} {pitch: 9.728} {offset: 1.216} {trim : true} } 		}
Successfully create mesh pattern P_m2_triple.
1
# To solve the open net for VDD and VSS
# --> top mesh - M7/M8
set_pg_strategy S_default_vddvss 	-core 	-pattern   { {name: P_top_two} {nets:{VSS VDD}} {offset_start: {20 20}} } 	-extension { {{stop:design_boundary_and_generate_pin}} }
Successfully set PG strategy S_default_vddvss.
# --> bottom mesh - M2
set_pg_strategy S_m2_vddvss 	-core 	-pattern   { {name: P_m2_triple} {nets: {VDD VSS VSS}} {offset_start: {20 0}} } 	-extension { {{direction:BT} {stop:design_boundary_and_generate_pin}} }
Successfully set PG strategy S_m2_vddvss.
compile_pg -strategies {S_default_vddvss S_m2_vddvss} 
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy S_default_vddvss.
Updating strategy S_m2_vddvss.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies S_default_vddvss S_m2_vddvss .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies S_default_vddvss S_m2_vddvss .
Check and fix DRC for 108 wires for strategy S_default_vddvss.
Number of threads: 8
Number of partitions: 4
Direction of partitions: vertical
Number of wires: 44
Checking DRC for 44 wires:5% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 90% 95% 100%
Number of threads: 8
Number of partitions: 6
Direction of partitions: horizontal
Number of wires: 64
Checking DRC for 64 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 108 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Check and fix DRC for 132 wires for strategy S_m2_vddvss.
Number of threads: 8
Number of partitions: 12
Direction of partitions: vertical
Number of wires: 132
Checking DRC for 132 wires:5% 10% 15% 20% 25% 35% 40% 45% 50% 55% 60% 65% 75% 80% 85% 90% 95% 100%
Creating 132 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies S_default_vddvss S_m2_vddvss .
Number of threads: 8
Working on strategy S_default_vddvss.
Number of detected intersections: 1408
Working on strategy S_m2_vddvss.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 1408 stacked vias for strategy S_default_vddvss.
Number of threads: 8
Number of partitions: 6
Direction of partitions: horizontal
Number of vias: 1408
Checking DRC for 1408 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy S_default_vddvss: 0.00 seconds.
Runtime of via DRC checking for strategy S_m2_vddvss: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 4224 stacked vias.
Number of threads: 8
Number of partitions: 8
Direction of partitions: vertical
Number of vias: 2816
Checking DRC for 2816 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Number of threads: 8
Number of partitions: 3
Direction of partitions: horizontal
Number of vias: 1408
Checking DRC for 1408 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 1 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy S_default_vddvss.
Checking 1408 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 4224 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 720 wires.
Created 480 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 22528 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
################################################################################
# Build the standard cell rails
create_pg_std_cell_conn_pattern P_std_cell_rail
Successfully create standard cell rail pattern P_std_cell_rail.
set_pg_strategy S_std_cell_rail_VSS_VDD 	-core 	-pattern {{pattern: P_std_cell_rail}{nets: {VSS VDD}}} 	-extension {{stop: outermost_ring}{direction: L B R T }}
Successfully set PG strategy S_std_cell_rail_VSS_VDD.
set_pg_strategy_via_rule S_via_stdcellrail         -via_rule {{intersection: adjacent}{via_master: default}}
Successfully set strategy via rule S_via_stdcellrail.
compile_pg -strategies {S_std_cell_rail_VSS_VDD S_std_cell_rail_VDDH} -via_rule {S_via_stdcellrail}
Sanity check for inputs.
Warning: S_std_cell_rail_VDDH is undefined. (PGR-506)
This strategy S_std_cell_rail_VDDH is ignored.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy S_std_cell_rail_VSS_VDD.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy S_std_cell_rail_VSS_VDD.
DRC checking and fixing for standard cell rail strategy S_std_cell_rail_VSS_VDD.
Number of threads: 8
Number of partitions: 24
Direction of partitions: horizontal
Number of wires: 256
Checking DRC for 256 wires:5% 10% 15% 20% 25% 35% 40% 45% 50% 55% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 256 wires after DRC fixing.
Wire DRC checking runtime 1.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 16896 stacked vias.
Number of threads: 8
Number of partitions: 24
Direction of partitions: horizontal
Number of vias: 16896
Checking DRC for 16896 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 16896 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 256 wires.
Committing wires takes 0.00 seconds.
Committed 16896 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
# For this design, macro is not applicable
check_pg_missing_vias
Check net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 1 seconds.
Overall runtime: 1 seconds.
check_pg_drc -ignore_std_cells
Command check_pg_drc started  at Mon Sep  9 12:00:01 2024
Command check_pg_drc finished at Mon Sep  9 12:00:01 2024
CPU usage for check_pg_drc: 0.98 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.14 seconds ( 0.00 hours)
No errors found.
check_pg_connectivity -check_std_cell_pins none
Loading cell instances...
Number of Standard Cells: 0
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 226
Number of VDD Vias: 13376
Number of VDD Terminals: 196
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 270
Number of VSS Vias: 26048
Number of VSS Terminals: 284
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
# create_pg_special_pattern pt1 -insert_channel_straps { #       {layer: M4} {direction: vertical} {width: 0.2}
#       {channel_between_objects: macro} {channel_threshold: 5} }
# set_pg_strategy st1 #   -core #   -pattern {{name: pt1} {nets: VDD VSS}}
compile_pg -strategies {st1} -tag channel_straps
Sanity check for inputs.
Warning: st1 is undefined. (PGR-506)
This strategy st1 is ignored.
No valid strategy is specified.
redirect -tee -file ../reports/icc2/check_mv_design_floorplan.rpt {check_mv_design}
****************************************
Report : check_mv_design
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:00:01 2024
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
redirect -tee -file ../reports/icc2/congestion_floorplan.rpt {report_congestion}

Running global router for congestion map ...
Info: Set app option 'route.global.deterministic' to on

Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 3742 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Warning: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Error: Cell U0/p1_reg_127_ is not placed. (ZRT-064)
Error: Cell U0/p1_reg_126_ is not placed. (ZRT-064)
Error: Cell U0/p1_reg_125_ is not placed. (ZRT-064)
Error: Cell U0/p1_reg_27_ is not placed. (ZRT-064)
Error: Cell U0/p1_reg_124_ is not placed. (ZRT-064)
Error: Cell U0/p1_reg_26_ is not placed. (ZRT-064)
Error: Cell U0/p1_reg_25_ is not placed. (ZRT-064)
Error: Cell U0/p2_reg_91_ is not placed. (ZRT-064)
Error: Cell U0/p1_reg_24_ is not placed. (ZRT-064)
Error: Cell U0/p1_reg_123_ is not placed. (ZRT-064)
Error: Cell U0/c_reg_91_ is not placed. (ZRT-064)
Error: Cell U0/p1_reg_122_ is not placed. (ZRT-064)
Error: Cell U0/p1_reg_23_ is not placed. (ZRT-064)
Error: Cell U0/p1_reg_121_ is not placed. (ZRT-064)
Error: Cell U0/p2_reg_41_ is not placed. (ZRT-064)
Error: Cell U0/p1_reg_22_ is not placed. (ZRT-064)
Error: Cell U0/p1_reg_120_ is not placed. (ZRT-064)
Error: Cell U0/U19 is not placed. (ZRT-064)
Error: Cell U0/U119 is not placed. (ZRT-064)
Error: Cell U0/p1_reg_21_ is not placed. (ZRT-064)
Error: Cell U0/c_reg_41_ is not placed. (ZRT-064)
Error: Cell U0/p1_reg_20_ is not placed. (ZRT-064)
Error: Cell U0/p1_reg_119_ is not placed. (ZRT-064)
Error: Cell U0/U20 is not placed. (ZRT-064)
Error: Cell U0/p2_reg_40_ is not placed. (ZRT-064)
Error: Cell U0/U219 is not placed. (ZRT-064)
Error: Cell U0/c_reg_40_ is not placed. (ZRT-064)
Error: Cell U0/U220 is not placed. (ZRT-064)
Error: Cell U0/p2_reg_39_ is not placed. (ZRT-064)
Error: Cell U0/U120 is not placed. (ZRT-064)
Error: Cell U0/U21 is not placed. (ZRT-064)
Error: Cell U0/p1_reg_19_ is not placed. (ZRT-064)
Error: Cell U0/U121 is not placed. (ZRT-064)
Error: Cell U0/p2_reg_90_ is not placed. (ZRT-064)
Error: Cell U0/p1_reg_118_ is not placed. (ZRT-064)
Error: Cell U0/U122 is not placed. (ZRT-064)
Error: Cell U0/U319 is not placed. (ZRT-064)
Error: Cell U0/p1_reg_18_ is not placed. (ZRT-064)
Error: Cell U0/U123 is not placed. (ZRT-064)
Error: Cell U0/p1_reg_17_ is not placed. (ZRT-064)
Error: Cell U0/U22 is not placed. (ZRT-064)
Error: Cell U0/p1_reg_16_ is not placed. (ZRT-064)
Error: Cell U0/U320 is not placed. (ZRT-064)
Error: Cell U0/c_reg_39_ is not placed. (ZRT-064)
Error: Cell U0/U221 is not placed. (ZRT-064)
Error: Cell U0/p2_reg_38_ is not placed. (ZRT-064)
Error: Cell U0/p1_reg_117_ is not placed. (ZRT-064)
Error: Cell U0/U321 is not placed. (ZRT-064)
Error: Cell U0/p1_reg_116_ is not placed. (ZRT-064)
Error: Cell U0/U322 is not placed. (ZRT-064)
Error: Cell U0/p1_reg_115_ is not placed. (ZRT-064)
Error: Cell U0/U23 is not placed. (ZRT-064)
Error: Cell U0/p1_reg_15_ is not placed. (ZRT-064)
Error: Cell U0/p1_reg_114_ is not placed. (ZRT-064)
Error: Cell U0/p1_reg_14_ is not placed. (ZRT-064)
Error: Cell U0/U124 is not placed. (ZRT-064)
Error: Cell U0/c_reg_38_ is not placed. (ZRT-064)
Error: Cell U0/U222 is not placed. (ZRT-064)
Error: Cell U0/U125 is not placed. (ZRT-064)
Error: Cell U0/p1_reg_13_ is not placed. (ZRT-064)
Error: Cell U0/U126 is not placed. (ZRT-064)
Error: Cell U0/p1_reg_12_ is not placed. (ZRT-064)
Error: Cell U0/c_reg_90_ is not placed. (ZRT-064)
Error: Cell U0/p1_reg_113_ is not placed. (ZRT-064)
Error: Cell U0/U127 is not placed. (ZRT-064)
Error: Cell U0/p1_reg_11_ is not placed. (ZRT-064)
Error: Cell U0/U24 is not placed. (ZRT-064)
Error: Cell U0/U128 is not placed. (ZRT-064)
Error: Cell U0/U323 is not placed. (ZRT-064)
Error: Cell U0/U129 is not placed. (ZRT-064)
Error: Cell U0/p1_reg_10_ is not placed. (ZRT-064)
Error: Cell U0/U130 is not placed. (ZRT-064)
Error: Cell U0/p1_reg_9_ is not placed. (ZRT-064)
Error: Cell U0/p2_reg_89_ is not placed. (ZRT-064)
Error: Cell U0/p1_reg_112_ is not placed. (ZRT-064)
Error: Cell U0/U324 is not placed. (ZRT-064)
Error: Cell U0/p1_reg_8_ is not placed. (ZRT-064)
Error: Cell U0/U25 is not placed. (ZRT-064)
Error: Cell U0/p2_reg_37_ is not placed. (ZRT-064)
Error: Cell U0/U223 is not placed. (ZRT-064)
Error: Cell U0/c_reg_37_ is not placed. (ZRT-064)
Error: Cell U0/U325 is not placed. (ZRT-064)
Error: Cell U0/c_reg_89_ is not placed. (ZRT-064)
Error: Cell U0/p2_reg_36_ is not placed. (ZRT-064)
Error: Cell U0/p2_reg_88_ is not placed. (ZRT-064)
Error: Cell U0/c_reg_36_ is not placed. (ZRT-064)
Error: Cell U0/U224 is not placed. (ZRT-064)
Error: Cell U0/p1_reg_7_ is not placed. (ZRT-064)
Error: Cell U0/U26 is not placed. (ZRT-064)
Error: Cell U0/p1_reg_111_ is not placed. (ZRT-064)
Error: Cell U0/c_reg_88_ is not placed. (ZRT-064)
Error: Cell U0/U27 is not placed. (ZRT-064)
Error: Cell U0/U326 is not placed. (ZRT-064)
Error: Cell U0/U28 is not placed. (ZRT-064)
Error: Cell U0/p1_reg_6_ is not placed. (ZRT-064)
Error: Cell U0/p2_reg_35_ is not placed. (ZRT-064)
Error: Cell U0/U225 is not placed. (ZRT-064)
Error: Cell U0/c_reg_35_ is not placed. (ZRT-064)
Error: Cell U0/U226 is not placed. (ZRT-064)
Error: Cell U0/p2_reg_34_ is not placed. (ZRT-064)
Warning: Found 34566 unplaced cells (ZRT-611)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Read DB] Stage (MB): Used   27  Alloctr   27  Proc   27 
[End of Read DB] Total (MB): Used   34  Alloctr   35  Proc 3770 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,466.82,466.36)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   36  Alloctr   37  Proc 3770 
Net statistics:
Total number of nets     = 139
Number of nets to route  = 0
Number of single or zero port nets = 139
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   37  Alloctr   37  Proc 3770 
Average gCell capacity  10.15	 on layer (1)	 M1
Average gCell capacity  9.27	 on layer (2)	 M2
Average gCell capacity  5.23	 on layer (3)	 M3
Average gCell capacity  5.41	 on layer (4)	 M4
Average gCell capacity  2.64	 on layer (5)	 M5
Average gCell capacity  2.69	 on layer (6)	 M6
Average gCell capacity  1.11	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 11.00	 on layer (1)	 M1
Average number of tracks per gCell 11.01	 on layer (2)	 M2
Average number of tracks per gCell 5.50	 on layer (3)	 M3
Average number of tracks per gCell 5.51	 on layer (4)	 M4
Average number of tracks per gCell 2.75	 on layer (5)	 M5
Average number of tracks per gCell 2.76	 on layer (6)	 M6
Average number of tracks per gCell 1.38	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.70	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 MRDL
Number of gCells = 778410
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used   11  Alloctr   11  Proc    4 
[End of Build Congestion map] Total (MB): Used   48  Alloctr   49  Proc 3774 
Net Count 0, Total HPWL 0 microns
HPWL   0 ~  100 microns: Net Count        0	Total HPWL          0 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL          0 microns
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   14  Alloctr   14  Proc    4 
[End of Build Data] Total (MB): Used   48  Alloctr   49  Proc 3774 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   48  Alloctr   49  Proc 3774 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc  178 
[End of Initial Routing] Total (MB): Used  224  Alloctr  225  Proc 3952 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Sep  9 12:00:03 2024
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  224  Alloctr  225  Proc 3952 
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12SQ_C count = 0
phase1. Via VIA23SQ_C count = 0
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Sep  9 12:00:04 2024
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  224  Alloctr  225  Proc 3952 
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 0.00
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 0.00
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 0
phase2. Via VIA12SQ_C count = 0
phase2. Via VIA23SQ_C count = 0
phase2. Via VIA34SQ_C count = 0
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
Total number of nets with coarse-to-detailed routing failures: 0
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  190  Alloctr  190  Proc  182 
[End of Whole Chip Routing] Total (MB): Used  224  Alloctr  225  Proc 3952 
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)

Congestion utilization per direction:
Average vertical track utilization   =  0.00 %
Peak    vertical track utilization   =  0.00 %
Average horizontal track utilization =  0.00 %
Peak    horizontal track utilization =  0.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -9  Alloctr   -9  Proc    0 
[GR: Done] Total (MB): Used  215  Alloctr  216  Proc 3952 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used  208  Alloctr  208  Proc  209 
[GR: Done] Total (MB): Used  215  Alloctr  216  Proc 3952 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -30  Alloctr  -30  Proc    0 
[DBOUT] Total (MB): Used   36  Alloctr   37  Proc 3952 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc  209 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 3952 

****************************************
Report : congestion
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:00:04 2024
****************************************

Layer     |    overflow     |                 # GRCs has
Name      |  total  |  max  | overflow (%)         | max overflow
---------------------------------------------------------------
Both Dirs |       0 |     0 |       0  ( 0.00000%) |       0
H routing |       0 |     0 |       0  ( 0.00000%) |       0
V routing |       0 |     0 |       0  ( 0.00000%) |       0

1
redirect -tee -file ../reports/icc2/clock_qor_floorplan.rpt {report_clock_qor}
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Information: Corner default: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/pg_design.design'. (TIM-125)
Information: Design Average RC for design MYTOP  (NEX-011)
Information: r = 1.796306 ohm/um, via_r = 0.512671 ohm/cut, c = 0.065670 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.625776 ohm/cut, c = 0.077067 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'MYTOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40279, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************
****************************************
Report : clock qor
        -type summary
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:00:06 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

==============================================
==== Summary Reporting for Corner default ====
==============================================

================================================= Summary Table for Corner default =================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: default, Scenario: default
clk                                     M,D      2180      1        0   0.00000   0.00000   0.10000   0.10000         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                       2180      1        0   0.00000   0.00000   0.10000   0.10000         0         0


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
1
redirect -tee -file ../reports/icc2/qor_floorplan.rpt {report_qor}
****************************************
Report : qor
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:00:07 2024
****************************************


Scenario           'default'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      4
Critical Path Length:           0.68933
Critical Path Slack:            4.08192
Critical Path Clk Period:       5.00000
Total Negative Slack:           0.00000
No. of Violating Paths:               0
----------------------------------------

Scenario           'default'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      0
Critical Path Length:           0.15383
Critical Path Slack:            4.44617
Critical Path Clk Period:       5.00000
Total Negative Slack:           0.00000
No. of Violating Paths:               0
----------------------------------------

Scenario           'default'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                     60
Critical Path Length:           4.48778
Critical Path Slack:            0.28472
Critical Path Clk Period:       5.00000
Total Negative Slack:           0.00000
No. of Violating Paths:               0
Worst Hold Violation:          -0.06926
Total Hold Violation:         -73.93192
No. of Hold Violations:            1308
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              4
Hierarchical Port Count:           1040
Leaf Cell Count:                  34566
Buf/Inv Cell Count:                2820
Buf Cell Count:                     608
Inv Cell Count:                    2212
CT Buf/Inv Cell Count:                0
Combinational Cell Count:         32386
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:             2180
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       2180
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:          112093.26093
Noncombinational Area:       15513.45805
Buf/Inv Area:                4415.75200
Total Buffer Area:           1493.60429
Total Inverter Area:         2922.14771
Macro/Black Box Area:           0.00000
Net Area:                             0
Net XLength:                 82641.50900
Net YLength:                 39862.50900
----------------------------------------
Cell Area (netlist):                        127606.71898
Cell Area (netlist and physical only):      127606.71900
Net Length:                  122504.01800


Design Rules
----------------------------------------
Total Number of Nets:             40281
Nets with Violations:               950
Max Trans Violations:                 0
Max Cap Violations:                 950
----------------------------------------

1
redirect -tee -file ../reports/icc2/qor_summary_floorplan.rpt {report_qor -summary}
****************************************
Report : qor
        -summary
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:00:09 2024
****************************************

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
Design             (Setup)          0.28472        0.00000              0

Design             (Hold)          -0.06926      -73.93191           1308
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                        127606.71898
Cell Area (netlist and physical only):      127606.71900
Nets with DRC Violations:      950
1
redirect -tee -file ../reports/icc2/timing_setup_floorplan.rpt {report_timing -delay_type max}
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:00:09 2024
****************************************

  Startpoint: U7_tmp_reg_59_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U6/p1_reg_127_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                             Incr         Path  
  ------------------------------------------------------------------------------
  clock clk (rise edge)                            0.00000      0.00000
  clock network delay (ideal)                      0.10000      0.10000

  U7_tmp_reg_59_/CLK (DFFARX1_LVT)                 0.00000      0.10000 r
  U7_tmp_reg_59_/Q (DFFARX1_LVT)                   0.16958      0.26958 f
  U6/U317/Y (NBUFFX4_LVT)                          0.09766      0.36724 f
  U6/U206/Y (INVX0_LVT)                            0.07385      0.44109 r
  U6/U145/Y (INVX0_LVT)                            0.08333      0.52442 f
  U6/U3692/Y (XOR2X1_LVT)                          0.11532      0.63974 r
  U6/U52/Y (NOR2X4_LVT)                            0.11528      0.75502 f
  U6/U3693/Y (NAND2X0_LVT)                         0.04530      0.80032 r
  U6/U3694/Y (OAI21X1_LVT)                         0.07269      0.87301 f
  U6/U3695/Y (XOR2X1_LVT)                          0.07887      0.95188 r
  U6/U3772/C1 (HADDX1_LVT)                         0.04622      0.99809 r
  U6/U3872/C1 (HADDX1_LVT)                         0.04595      1.04404 r
  U6/U4025/C1 (HADDX1_LVT)                         0.04774      1.09178 r
  U6/U4108/CO (FADDX1_LVT)                         0.06639      1.15818 r
  U6/U4195/S (FADDX1_LVT)                          0.10727      1.26545 f
  U6/U4238/CO (FADDX1_LVT)                         0.07137      1.33682 f
  U6/U4312/S (FADDX1_LVT)                          0.11478      1.45160 r
  U6/U4309/CO (FADDX1_LVT)                         0.06821      1.51981 r
  U6/U4469/CO (FADDX1_LVT)                         0.07202      1.59183 r
  U6/U4508/CO (FADDX1_LVT)                         0.06865      1.66048 r
  U6/U4673/CO (FADDX1_LVT)                         0.06826      1.72874 r
  U6/U4704/S (FADDX1_LVT)                          0.10386      1.83260 f
  U6/U4838/S (FADDX1_LVT)                          0.10845      1.94105 r
  U6/U4674/Y (NOR2X0_LVT)                          0.05764      1.99869 f
  U6/U5162/Y (OAI21X1_LVT)                         0.08245      2.08114 r
  U6/U5166/Y (AOI21X1_LVT)                         0.06582      2.14697 f
  U6/U5174/Y (OAI21X1_LVT)                         0.07761      2.22458 r
  U6/U5175/Y (AOI21X1_LVT)                         0.04742      2.27199 f
  U6/U5176/Y (OAI21X1_LVT)                         0.06842      2.34041 r
  U6/U7546/Y (AO21X1_LVT)                          0.05827      2.39868 r
  U6/U7582/CO (FADDX1_LVT)                         0.06681      2.46549 r
  U6/U7581/CO (FADDX1_LVT)                         0.06828      2.53378 r
  U6/U7580/CO (FADDX1_LVT)                         0.06828      2.60206 r
  U6/U7579/CO (FADDX1_LVT)                         0.06828      2.67034 r
  U6/U7578/CO (FADDX1_LVT)                         0.06828      2.73863 r
  U6/U7577/CO (FADDX1_LVT)                         0.06828      2.80691 r
  U6/U7576/CO (FADDX1_LVT)                         0.06828      2.87519 r
  U6/U7575/CO (FADDX1_LVT)                         0.06828      2.94348 r
  U6/U7574/CO (FADDX1_LVT)                         0.06828      3.01176 r
  U6/U7573/CO (FADDX1_LVT)                         0.06828      3.08004 r
  U6/U7572/CO (FADDX1_LVT)                         0.06828      3.14832 r
  U6/U7571/CO (FADDX1_LVT)                         0.06828      3.21661 r
  U6/U7570/CO (FADDX1_LVT)                         0.06828      3.28489 r
  U6/U7569/CO (FADDX1_LVT)                         0.06828      3.35317 r
  U6/U7568/CO (FADDX1_LVT)                         0.06828      3.42146 r
  U6/U7567/CO (FADDX1_LVT)                         0.06828      3.48974 r
  U6/U7566/CO (FADDX1_LVT)                         0.06828      3.55802 r
  U6/U7565/CO (FADDX1_LVT)                         0.06828      3.62631 r
  U6/U7564/CO (FADDX1_LVT)                         0.06828      3.69459 r
  U6/U7563/CO (FADDX1_LVT)                         0.06828      3.76287 r
  U6/U7562/CO (FADDX1_LVT)                         0.06828      3.83116 r
  U6/U7561/CO (FADDX1_LVT)                         0.06828      3.89944 r
  U6/U7560/CO (FADDX1_LVT)                         0.06828      3.96772 r
  U6/U7559/CO (FADDX1_LVT)                         0.06828      4.03600 r
  U6/U7558/CO (FADDX1_LVT)                         0.06828      4.10429 r
  U6/U7557/CO (FADDX1_LVT)                         0.06828      4.17257 r
  U6/U7556/CO (FADDX1_LVT)                         0.06830      4.24087 r
  U6/U7555/CO (FADDX1_LVT)                         0.06830      4.30918 r
  U6/U7554/CO (FADDX1_LVT)                         0.06830      4.37748 r
  U6/U7553/CO (FADDX1_LVT)                         0.06826      4.44574 r
  U6/U7552/CO (FADDX1_LVT)                         0.06474      4.51048 r
  U6/U7550/Y (XOR2X1_LVT)                          0.07730      4.58778 f
  U6/p1_reg_127_/D (DFFARX1_LVT)                   0.00000      4.58778 f
  data arrival time                                             4.58778

  clock clk (rise edge)                            5.00000      5.00000
  clock network delay (ideal)                      0.00000      5.00000
  U6/p1_reg_127_/CLK (DFFARX1_LVT)                 0.00000      5.00000 r
  clock uncertainty                               -0.10000      4.90000
  library setup time                              -0.02750      4.87250
  data required time                                            4.87250
  ------------------------------------------------------------------------------
  data required time                                            4.87250
  data arrival time                                            -4.58778
  ------------------------------------------------------------------------------
  slack (MET)                                                   0.28472


1
redirect -tee -file ../reports/icc2/timing_hold_floorplan.rpt {report_timing -delay_type min}
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:00:09 2024
****************************************

  Startpoint: U9/p2_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U9/c_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                             Incr         Path  
  ------------------------------------------------------------------------------
  clock clk (rise edge)                            0.00000      0.00000
  clock network delay (ideal)                      0.00000      0.00000

  U9/p2_reg_0_/CLK (DFFARX1_LVT)                   0.00000      0.00000 r
  U9/p2_reg_0_/Q (DFFARX1_LVT)                     0.12630      0.12630 f
  U9/c_reg_0_/D (DFFARX1_LVT)                      0.00000      0.12630 f
  data arrival time                                             0.12630

  clock clk (rise edge)                            0.00000      0.00000
  clock network delay (ideal)                      0.10000      0.10000
  U9/c_reg_0_/CLK (DFFARX1_LVT)                    0.00000      0.10000 r
  clock uncertainty                                0.10000      0.20000
  library hold time                               -0.00443      0.19557
  data required time                                            0.19557
  ------------------------------------------------------------------------------
  data required time                                            0.19557
  data arrival time                                            -0.12630
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.06926


1
redirect -tee -file ../reports/icc2/constraint_floorplan.rpt {report_constraints}
****************************************
Report : constraint
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:00:09 2024
****************************************

                                                   Weighted
    Group (min_delay/hold)       Cost     Weight     Cost     Scenario
    --------------------------------------------------------------------
    **default**               0.00000   1.00000   0.00000     default
    **async_default**         0.00000   1.00000   0.00000     default
    **clock_gating_default**  0.00000   1.00000   0.00000     default
    **in2reg_default**        0.00000   0.10000   0.00000     default
    **reg2out_default**       0.00000   0.10000   0.00000     default
    **in2out_default**        0.00000   0.10000   0.00000     default
    clk                       0.06926   1.00000   0.06926     default
    --------------------------------------------------------------------
    min_delay/hold                                0.06926

                                                   Weighted
    Group (max_delay/setup)      Cost     Weight     Cost     Scenario
    --------------------------------------------------------------------
    **default**               0.00000   1.00000   0.00000     default
    **async_default**         0.00000   1.00000   0.00000     default
    **clock_gating_default**  0.00000   1.00000   0.00000     default
    **in2reg_default**        0.00000   0.10000   0.00000     default
    **reg2out_default**       0.00000   0.10000   0.00000     default
    **in2out_default**        0.00000   0.10000   0.00000     default
    clk                       0.00000   1.00000   0.00000     default
    --------------------------------------------------------------------
    max_delay/setup                               0.00000

    Constraint                                       Cost
    -----------------------------------------------------
    min_delay/hold                                0.06926  (VIOLATED)
    max_delay/setup                               0.00000  (MET)
    max_transition                                0.00000  (MET)
    max_capacitance                              3134.96973  (VIOLATED)
    min_capacitance                               0.00000  (MET)
1
redirect -tee -file ../reports/icc2/constraint_DRC_floorplan.rpt {report_constraints -all_violators -min_capacitance -max_capacitance -max_transition}
****************************************
Report : constraint
        -all_violators
        -max_transition
        -max_capacitance
        -min_capacitance
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:00:09 2024
****************************************



   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: default Corner: default
   Scenario: default
   max_capacitance                                                             
                             Required        Actual                            
   Net                      Capacitance    Capacitance       Slack  Violation  
  ---------------------------------------------------------------------------
   rst                      32.00000       92.70145       -60.70145 (VIOLATED) 
     PORT: rst              32.00000       92.70145       -60.70145 (VIOLATED) 

   loadsout                 32.00000       88.48506       -56.48506 (VIOLATED) 
     PORT: loadsout         32.00000       88.48506       -56.48506 (VIOLATED) 

   loadsin                  32.00000       87.34202       -55.34201 (VIOLATED) 
     PORT: loadsin          32.00000       87.34202       -55.34201 (VIOLATED) 

   loadm                    32.00000       84.83305       -52.83305 (VIOLATED) 
     PORT: loadm            32.00000       84.83305       -52.83305 (VIOLATED) 

   in1[1]                   32.00000       71.48173       -39.48172 (VIOLATED) 
     PORT: in1[1]           32.00000       71.48173       -39.48172 (VIOLATED) 

   in1[35]                  32.00000       71.38150       -39.38150 (VIOLATED) 
     PORT: in1[35]          32.00000       71.38150       -39.38150 (VIOLATED) 

   in1[0]                   32.00000       71.27690       -39.27690 (VIOLATED) 
     PORT: in1[0]           32.00000       71.27690       -39.27690 (VIOLATED) 

   in2[63]                  32.00000       70.87690       -38.87690 (VIOLATED) 
     PORT: in2[63]          32.00000       70.87690       -38.87690 (VIOLATED) 

   in1[34]                  32.00000       70.46956       -38.46955 (VIOLATED) 
     PORT: in1[34]          32.00000       70.46956       -38.46955 (VIOLATED) 

   in2[62]                  32.00000       69.95538       -37.95538 (VIOLATED) 
     PORT: in2[62]          32.00000       69.95538       -37.95538 (VIOLATED) 

   in2[61]                  32.00000       69.46747       -37.46747 (VIOLATED) 
     PORT: in2[61]          32.00000       69.46747       -37.46747 (VIOLATED) 

   in1[33]                  32.00000       69.44147       -37.44147 (VIOLATED) 
     PORT: in1[33]          32.00000       69.44147       -37.44147 (VIOLATED) 

   in2[60]                  32.00000       68.49645       -36.49645 (VIOLATED) 
     PORT: in2[60]          32.00000       68.49645       -36.49645 (VIOLATED) 

   in1[32]                  32.00000       68.40344       -36.40344 (VIOLATED) 
     PORT: in1[32]          32.00000       68.40344       -36.40344 (VIOLATED) 

   in1[31]                  32.00000       67.41031       -35.41031 (VIOLATED) 
     PORT: in1[31]          32.00000       67.41031       -35.41031 (VIOLATED) 

   in2[59]                  32.00000       67.04887       -35.04888 (VIOLATED) 
     PORT: in2[59]          32.00000       67.04887       -35.04888 (VIOLATED) 

   in2[58]                  32.00000       66.54439       -34.54439 (VIOLATED) 
     PORT: in2[58]          32.00000       66.54439       -34.54439 (VIOLATED) 

   in1[30]                  32.00000       66.35544       -34.35543 (VIOLATED) 
     PORT: in1[30]          32.00000       66.35544       -34.35543 (VIOLATED) 

   in2[57]                  32.00000       65.57869       -33.57869 (VIOLATED) 
     PORT: in2[57]          32.00000       65.57869       -33.57869 (VIOLATED) 

   in1[29]                  32.00000       65.34471       -33.34471 (VIOLATED) 
     PORT: in1[29]          32.00000       65.34471       -33.34471 (VIOLATED) 

   in1[28]                  32.00000       64.29296       -32.29296 (VIOLATED) 
     PORT: in1[28]          32.00000       64.29296       -32.29296 (VIOLATED) 

   in2[56]                  32.00000       63.73572       -31.73571 (VIOLATED) 
     PORT: in2[56]          32.00000       63.73572       -31.73571 (VIOLATED) 

   in2[55]                  32.00000       63.50449       -31.50449 (VIOLATED) 
     PORT: in2[55]          32.00000       63.50449       -31.50449 (VIOLATED) 

   in1[27]                  32.00000       63.27617       -31.27616 (VIOLATED) 
     PORT: in1[27]          32.00000       63.27617       -31.27616 (VIOLATED) 

   in1[26]                  32.00000       62.25186       -30.25186 (VIOLATED) 
     PORT: in1[26]          32.00000       62.25186       -30.25186 (VIOLATED) 

   in2[54]                  32.00000       62.18230       -30.18230 (VIOLATED) 
     PORT: in2[54]          32.00000       62.18230       -30.18230 (VIOLATED) 

   in2[53]                  32.00000       61.67068       -29.67068 (VIOLATED) 
     PORT: in2[53]          32.00000       61.67068       -29.67068 (VIOLATED) 

   in1[25]                  32.00000       61.21469       -29.21469 (VIOLATED) 
     PORT: in1[25]          32.00000       61.21469       -29.21469 (VIOLATED) 

   in2[52]                  32.00000       60.68605       -28.68605 (VIOLATED) 
     PORT: in2[52]          32.00000       60.68605       -28.68605 (VIOLATED) 

   in1[24]                  32.00000       60.17408       -28.17408 (VIOLATED) 
     PORT: in1[24]          32.00000       60.17408       -28.17408 (VIOLATED) 

   in2[51]                  32.00000       59.24985       -27.24985 (VIOLATED) 
     PORT: in2[51]          32.00000       59.24985       -27.24985 (VIOLATED) 

   in1[23]                  32.00000       59.13043       -27.13042 (VIOLATED) 
     PORT: in1[23]          32.00000       59.13043       -27.13042 (VIOLATED) 

   in2[50]                  32.00000       58.72504       -26.72504 (VIOLATED) 
     PORT: in2[50]          32.00000       58.72504       -26.72504 (VIOLATED) 

   in1[22]                  32.00000       58.08695       -26.08695 (VIOLATED) 
     PORT: in1[22]          32.00000       58.08695       -26.08695 (VIOLATED) 

   in2[49]                  32.00000       57.74315       -25.74314 (VIOLATED) 
     PORT: in2[49]          32.00000       57.74315       -25.74314 (VIOLATED) 

   in1[21]                  32.00000       57.07318       -25.07318 (VIOLATED) 
     PORT: in1[21]          32.00000       57.07318       -25.07318 (VIOLATED) 

   in2[48]                  32.00000       56.74749       -24.74749 (VIOLATED) 
     PORT: in2[48]          32.00000       56.74749       -24.74749 (VIOLATED) 

   in1[20]                  32.00000       56.02131       -24.02131 (VIOLATED) 
     PORT: in1[20]          32.00000       56.02131       -24.02131 (VIOLATED) 

   in2[47]                  32.00000       55.27725       -23.27725 (VIOLATED) 
     PORT: in2[47]          32.00000       55.27725       -23.27725 (VIOLATED) 

   in1[19]                  32.00000       54.94699       -22.94699 (VIOLATED) 
     PORT: in1[19]          32.00000       54.94699       -22.94699 (VIOLATED) 

   in2[46]                  32.00000       54.28540       -22.28540 (VIOLATED) 
     PORT: in2[46]          32.00000       54.28540       -22.28540 (VIOLATED) 

   in1[18]                  32.00000       53.92064       -21.92064 (VIOLATED) 
     PORT: in1[18]          32.00000       53.92064       -21.92064 (VIOLATED) 

   in2[45]                  32.00000       53.85521       -21.85521 (VIOLATED) 
     PORT: in2[45]          32.00000       53.85521       -21.85521 (VIOLATED) 

   in1[17]                  32.00000       52.87907       -20.87906 (VIOLATED) 
     PORT: in1[17]          32.00000       52.87907       -20.87906 (VIOLATED) 

   in2[44]                  32.00000       52.75899       -20.75899 (VIOLATED) 
     PORT: in2[44]          32.00000       52.75899       -20.75899 (VIOLATED) 

   in1[16]                  32.00000       51.84253       -19.84253 (VIOLATED) 
     PORT: in1[16]          32.00000       51.84253       -19.84253 (VIOLATED) 

   in2[43]                  32.00000       51.29264       -19.29263 (VIOLATED) 
     PORT: in2[43]          32.00000       51.29264       -19.29263 (VIOLATED) 

   in1[15]                  32.00000       50.78921       -18.78921 (VIOLATED) 
     PORT: in1[15]          32.00000       50.78921       -18.78921 (VIOLATED) 

   in2[42]                  32.00000       50.29568       -18.29568 (VIOLATED) 
     PORT: in2[42]          32.00000       50.29568       -18.29568 (VIOLATED) 

   in2[41]                  32.00000       49.74602       -17.74602 (VIOLATED) 
     PORT: in2[41]          32.00000       49.74602       -17.74602 (VIOLATED) 

   in1[14]                  32.00000       49.74218       -17.74218 (VIOLATED) 
     PORT: in1[14]          32.00000       49.74218       -17.74218 (VIOLATED) 

   in2[40]                  32.00000       48.73472       -16.73472 (VIOLATED) 
     PORT: in2[40]          32.00000       48.73472       -16.73472 (VIOLATED) 

   in1[13]                  32.00000       48.68462       -16.68462 (VIOLATED) 
     PORT: in1[13]          32.00000       48.68462       -16.68462 (VIOLATED) 

   in1[12]                  32.00000       47.65235       -15.65235 (VIOLATED) 
     PORT: in1[12]          32.00000       47.65235       -15.65235 (VIOLATED) 

   in2[39]                  32.00000       47.29351       -15.29351 (VIOLATED) 
     PORT: in2[39]          32.00000       47.29351       -15.29351 (VIOLATED) 

   in2[38]                  32.00000       46.74291       -14.74291 (VIOLATED) 
     PORT: in2[38]          32.00000       46.74291       -14.74291 (VIOLATED) 

   in1[11]                  32.00000       46.59562       -14.59561 (VIOLATED) 
     PORT: in1[11]          32.00000       46.59562       -14.59561 (VIOLATED) 

   in2[37]                  32.00000       45.73108       -13.73108 (VIOLATED) 
     PORT: in2[37]          32.00000       45.73108       -13.73108 (VIOLATED) 

   in1[10]                  32.00000       45.52226       -13.52226 (VIOLATED) 
     PORT: in1[10]          32.00000       45.52226       -13.52226 (VIOLATED) 

   in2[36]                  32.00000       45.11666       -13.11666 (VIOLATED) 
     PORT: in2[36]          32.00000       45.11666       -13.11666 (VIOLATED) 

   in1[9]                   32.00000       44.47673       -12.47673 (VIOLATED) 
     PORT: in1[9]           32.00000       44.47673       -12.47673 (VIOLATED) 

   in2[35]                  32.00000       43.74997       -11.74997 (VIOLATED) 
     PORT: in2[35]          32.00000       43.74997       -11.74997 (VIOLATED) 

   in1[8]                   32.00000       43.43098       -11.43098 (VIOLATED) 
     PORT: in1[8]           32.00000       43.43098       -11.43098 (VIOLATED) 

   in1[7]                   32.00000       42.39662       -10.39662 (VIOLATED) 
     PORT: in1[7]           32.00000       42.39662       -10.39662 (VIOLATED) 

   in2[34]                  32.00000       42.34165       -10.34165 (VIOLATED) 
     PORT: in2[34]          32.00000       42.34165       -10.34165 (VIOLATED) 

   in2[33]                  32.00000       41.81914       -9.81914  (VIOLATED) 
     PORT: in2[33]          32.00000       41.81914       -9.81914  (VIOLATED) 

   in1[6]                   32.00000       41.32376       -9.32376  (VIOLATED) 
     PORT: in1[6]           32.00000       41.32376       -9.32376  (VIOLATED) 

   in1[5]                   32.00000       40.30252       -8.30252  (VIOLATED) 
     PORT: in1[5]           32.00000       40.30252       -8.30252  (VIOLATED) 

   in2[32]                  32.00000       39.76019       -7.76019  (VIOLATED) 
     PORT: in2[32]          32.00000       39.76019       -7.76019  (VIOLATED) 

   in1[4]                   32.00000       39.26052       -7.26052  (VIOLATED) 
     PORT: in1[4]           32.00000       39.26052       -7.26052  (VIOLATED) 

   in2[31]                  32.00000       38.76954       -6.76953  (VIOLATED) 
     PORT: in2[31]          32.00000       38.76954       -6.76953  (VIOLATED) 

   in1[2]                   32.00000       38.52742       -6.52742  (VIOLATED) 
     PORT: in1[2]           32.00000       38.52742       -6.52742  (VIOLATED) 

   in1[3]                   32.00000       38.24257       -6.24257  (VIOLATED) 
     PORT: in1[3]           32.00000       38.24257       -6.24257  (VIOLATED) 

   in2[30]                  32.00000       37.70328       -5.70328  (VIOLATED) 
     PORT: in2[30]          32.00000       37.70328       -5.70328  (VIOLATED) 

   n397                     64.00000       69.39354       -5.39353  (VIOLATED) 
     PIN : U671/Y           64.00000       69.39354       -5.39353  (VIOLATED) 

   n398                     64.00000       69.05651       -5.05651  (VIOLATED) 
     PIN : U672/Y           64.00000       69.05651       -5.05651  (VIOLATED) 

   n395                     64.00000       68.70478       -4.70478  (VIOLATED) 
     PIN : U669/Y           64.00000       68.70478       -4.70478  (VIOLATED) 

   in2[29]                  32.00000       36.63099       -4.63099  (VIOLATED) 
     PORT: in2[29]          32.00000       36.63099       -4.63099  (VIOLATED) 

   U6/n8824                 64.00000       68.31453       -4.31453  (VIOLATED) 
     PIN : U6/U313/Y        64.00000       68.31453       -4.31453  (VIOLATED) 

   U9/n8826                 64.00000       68.31453       -4.31453  (VIOLATED) 
     PIN : U9/U4/Y          64.00000       68.31453       -4.31453  (VIOLATED) 

   U1/n4                    64.00000       67.97750       -3.97750  (VIOLATED) 
     PIN : U1/U10/Y         64.00000       67.97750       -3.97750  (VIOLATED) 

   U9/n8827                 64.00000       67.97750       -3.97750  (VIOLATED) 
     PIN : U9/U3/Y          64.00000       67.97750       -3.97750  (VIOLATED) 

   n2153                    64.00000       67.97750       -3.97750  (VIOLATED) 
     PIN : U659/Y           64.00000       67.97750       -3.97750  (VIOLATED) 

   n2155                    64.00000       67.97750       -3.97750  (VIOLATED) 
     PIN : U660/Y           64.00000       67.97750       -3.97750  (VIOLATED) 

   n2160                    64.00000       67.96741       -3.96740  (VIOLATED) 
     PIN : U663/Y           64.00000       67.96741       -3.96740  (VIOLATED) 

   n2154                    32.00000       35.93420       -3.93419  (VIOLATED) 
     PIN : U707/Y           32.00000       35.93420       -3.93419  (VIOLATED) 

   in2[28]                  32.00000       35.55542       -3.55541  (VIOLATED) 
     PORT: in2[28]          32.00000       35.55542       -3.55541  (VIOLATED) 

   U6/n8435                  8.00000       11.55439       -3.55439  (VIOLATED) 
     PIN : U6/U4160/Y        8.00000       11.55439       -3.55439  (VIOLATED) 

   U1/n4994                  8.00000       11.55439       -3.55439  (VIOLATED) 
     PIN : U1/U401/Y         8.00000       11.55439       -3.55439  (VIOLATED) 

   U1/n4845                  8.00000       11.55439       -3.55439  (VIOLATED) 
     PIN : U1/U359/Y         8.00000       11.55439       -3.55439  (VIOLATED) 

   U6/n8571                  8.00000       11.55439       -3.55439  (VIOLATED) 
     PIN : U6/U3330/Y        8.00000       11.55439       -3.55439  (VIOLATED) 

   U6/n8468                  8.00000       11.55439       -3.55439  (VIOLATED) 
     PIN : U6/U3408/Y        8.00000       11.55439       -3.55439  (VIOLATED) 

   U6/n8393                  8.00000       11.55439       -3.55439  (VIOLATED) 
     PIN : U6/U3560/Y        8.00000       11.55439       -3.55439  (VIOLATED) 

   U6/n8511                  8.00000       11.55439       -3.55439  (VIOLATED) 
     PIN : U6/U3728/Y        8.00000       11.55439       -3.55439  (VIOLATED) 

   U6/n8455                  8.00000       11.55439       -3.55439  (VIOLATED) 
     PIN : U6/U3839/Y        8.00000       11.55439       -3.55439  (VIOLATED) 

   U6/n8377                  8.00000       11.55439       -3.55439  (VIOLATED) 
     PIN : U6/U3949/Y        8.00000       11.55439       -3.55439  (VIOLATED) 

   U6/n8504                  8.00000       11.55439       -3.55439  (VIOLATED) 
     PIN : U6/U4065/Y        8.00000       11.55439       -3.55439  (VIOLATED) 

   U6/n8360                  8.00000       11.55439       -3.55439  (VIOLATED) 
     PIN : U6/U4277/Y        8.00000       11.55439       -3.55439  (VIOLATED) 

   U6/n8499                  8.00000       11.55439       -3.55439  (VIOLATED) 
     PIN : U6/U4360/Y        8.00000       11.55439       -3.55439  (VIOLATED) 

   U6/n8431                  8.00000       11.55439       -3.55439  (VIOLATED) 
     PIN : U6/U4449/Y        8.00000       11.55439       -3.55439  (VIOLATED) 

   U6/n8355                  8.00000       11.55439       -3.55439  (VIOLATED) 
     PIN : U6/U4515/Y        8.00000       11.55439       -3.55439  (VIOLATED) 

   U1/n4732                  8.00000       11.55439       -3.55439  (VIOLATED) 
     PIN : U1/U332/Y         8.00000       11.55439       -3.55439  (VIOLATED) 

   U1/n4683                  8.00000       11.55439       -3.55439  (VIOLATED) 
     PIN : U1/U314/Y         8.00000       11.55439       -3.55439  (VIOLATED) 

   U1/n4471                  8.00000       11.55439       -3.55439  (VIOLATED) 
     PIN : U1/U291/Y         8.00000       11.55439       -3.55439  (VIOLATED) 

   U1/n4370                  8.00000       11.55439       -3.55439  (VIOLATED) 
     PIN : U1/U264/Y         8.00000       11.55439       -3.55439  (VIOLATED) 

   U1/n4229                  8.00000       11.55439       -3.55439  (VIOLATED) 
     PIN : U1/U244/Y         8.00000       11.55439       -3.55439  (VIOLATED) 

   n633                     16.00000       19.45944       -3.45944  (VIOLATED) 
     PIN : U691/Y           16.00000       19.45944       -3.45944  (VIOLATED) 

   n2028                    16.00000       19.45944       -3.45944  (VIOLATED) 
     PIN : U690/Y           16.00000       19.45944       -3.45944  (VIOLATED) 

   U6/n7989                 32.00000       35.45906       -3.45906  (VIOLATED) 
     PIN : U6/U93/Y         32.00000       35.45906       -3.45906  (VIOLATED) 

   U9/n7992                 32.00000       35.45906       -3.45906  (VIOLATED) 
     PIN : U9/U43/Y         32.00000       35.45906       -3.45906  (VIOLATED) 

   U1/n8024                 32.00000       35.45906       -3.45906  (VIOLATED) 
     PIN : U1/U94/Y         32.00000       35.45906       -3.45906  (VIOLATED) 

   U0/n8024                 32.00000       35.45906       -3.45906  (VIOLATED) 
     PIN : U0/U94/Y         32.00000       35.45906       -3.45906  (VIOLATED) 

   n2167                    32.00000       35.29586       -3.29585  (VIOLATED) 
     PIN : U705/Y           32.00000       35.29586       -3.29585  (VIOLATED) 

   U9/n8433                 32.00000       35.18431       -3.18431  (VIOLATED) 
     PIN : U9/U304/Y        32.00000       35.18431       -3.18431  (VIOLATED) 

   n2151                     8.00000       11.14090       -3.14090  (VIOLATED) 
     PIN : U779/Y            8.00000       11.14090       -3.14090  (VIOLATED) 

   n1822                     8.00000       11.14090       -3.14090  (VIOLATED) 
     PIN : U2456/Y           8.00000       11.14090       -3.14090  (VIOLATED) 

   n2168                    32.00000       35.10963       -3.10963  (VIOLATED) 
     PIN : U704/Y           32.00000       35.10963       -3.10963  (VIOLATED) 

   U6/n28                   64.00000       66.89850       -2.89849  (VIOLATED) 
     PIN : U6/U139/Y        64.00000       66.89850       -2.89849  (VIOLATED) 

   U6/n8823                 64.00000       66.88840       -2.88840  (VIOLATED) 
     PIN : U6/U312/Y        64.00000       66.88840       -2.88840  (VIOLATED) 

   n393                     16.00000       18.86833       -2.86833  (VIOLATED) 
     PIN : U666/Y           16.00000       18.86833       -2.86833  (VIOLATED) 

   U1/n9                    64.00000       66.55137       -2.55137  (VIOLATED) 
     PIN : U1/U121/Y        64.00000       66.55137       -2.55137  (VIOLATED) 

   U0/n8684                 32.00000       34.52826       -2.52825  (VIOLATED) 
     PIN : U0/U231/Y        32.00000       34.52826       -2.52825  (VIOLATED) 

   n2161                    32.00000       34.52826       -2.52825  (VIOLATED) 
     PIN : U708/Y           32.00000       34.52826       -2.52825  (VIOLATED) 

   U9/n8821                 32.00000       34.52826       -2.52825  (VIOLATED) 
     PIN : U9/U308/Y        32.00000       34.52826       -2.52825  (VIOLATED) 

   n2158                    32.00000       34.52826       -2.52825  (VIOLATED) 
     PIN : U713/Y           32.00000       34.52826       -2.52825  (VIOLATED) 

   U9/n8823                 32.00000       34.52826       -2.52825  (VIOLATED) 
     PIN : U9/U309/Y        32.00000       34.52826       -2.52825  (VIOLATED) 

   U9/n8820                 32.00000       34.52826       -2.52825  (VIOLATED) 
     PIN : U9/U360/Y        32.00000       34.52826       -2.52825  (VIOLATED) 

   n2157                    32.00000       34.52826       -2.52825  (VIOLATED) 
     PIN : U714/Y           32.00000       34.52826       -2.52825  (VIOLATED) 

   U6/n8819                 32.00000       34.52826       -2.52825  (VIOLATED) 
     PIN : U6/U315/Y        32.00000       34.52826       -2.52825  (VIOLATED) 

   U6/n8820                 32.00000       34.52826       -2.52825  (VIOLATED) 
     PIN : U6/U314/Y        32.00000       34.52826       -2.52825  (VIOLATED) 

   U6/n8821                 32.00000       34.52826       -2.52825  (VIOLATED) 
     PIN : U6/U311/Y        32.00000       34.52826       -2.52825  (VIOLATED) 

   n2152                    32.00000       34.50807       -2.50807  (VIOLATED) 
     PIN : U712/Y           32.00000       34.50807       -2.50807  (VIOLATED) 

   in2[27]                  32.00000       34.50066       -2.50066  (VIOLATED) 
     PORT: in2[27]          32.00000       34.50066       -2.50066  (VIOLATED) 

   n2164                    32.00000       34.49798       -2.49797  (VIOLATED) 
     PIN : U715/Y           32.00000       34.49798       -2.49797  (VIOLATED) 

   U1/n6463                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U1/U85/Y         32.00000       34.32438       -2.32437  (VIOLATED) 

   U0/n4968                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U0/U91/Y         32.00000       34.32438       -2.32437  (VIOLATED) 

   U1/n7258                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U1/U84/Y         32.00000       34.32438       -2.32437  (VIOLATED) 

   U1/n6018                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U1/U83/Y         32.00000       34.32438       -2.32437  (VIOLATED) 

   U1/n4968                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U1/U82/Y         32.00000       34.32438       -2.32437  (VIOLATED) 

   U1/n5197                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U1/U81/Y         32.00000       34.32438       -2.32437  (VIOLATED) 

   U1/n5971                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U1/U78/Y         32.00000       34.32438       -2.32437  (VIOLATED) 

   U1/n7353                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U1/U77/Y         32.00000       34.32438       -2.32437  (VIOLATED) 

   U1/n5678                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U1/U75/Y         32.00000       34.32438       -2.32437  (VIOLATED) 

   U1/n8410                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U1/U73/Y         32.00000       34.32438       -2.32437  (VIOLATED) 

   U1/n3059                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U1/U66/Y         32.00000       34.32438       -2.32437  (VIOLATED) 

   U0/n3058                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U0/U61/Y         32.00000       34.32438       -2.32437  (VIOLATED) 

   U1/n3014                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U1/U52/Y         32.00000       34.32438       -2.32437  (VIOLATED) 

   U1/n6550                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U1/U5/Y          32.00000       34.32438       -2.32437  (VIOLATED) 

   U1/n8445                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U1/U88/Y         32.00000       34.32438       -2.32437  (VIOLATED) 

   U1/n6695                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U1/U90/Y         32.00000       34.32438       -2.32437  (VIOLATED) 

   U0/n6018                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U0/U88/Y         32.00000       34.32438       -2.32437  (VIOLATED) 

   U1/n8263                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U1/U95/Y         32.00000       34.32438       -2.32437  (VIOLATED) 

   U1/n3712                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U1/U98/Y         32.00000       34.32438       -2.32437  (VIOLATED) 

   U1/n8422                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U1/U101/Y        32.00000       34.32438       -2.32437  (VIOLATED) 

   U1/n6232                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U1/U103/Y        32.00000       34.32438       -2.32437  (VIOLATED) 

   U0/n3014                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U0/U66/Y         32.00000       34.32438       -2.32437  (VIOLATED) 

   U1/n8119                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U1/U105/Y        32.00000       34.32438       -2.32437  (VIOLATED) 

   U1/n7261                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U1/U106/Y        32.00000       34.32438       -2.32437  (VIOLATED) 

   U1/n6619                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U1/U108/Y        32.00000       34.32438       -2.32437  (VIOLATED) 

   U0/n8422                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U0/U85/Y         32.00000       34.32438       -2.32437  (VIOLATED) 

   U0/n3713                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U0/U84/Y         32.00000       34.32438       -2.32437  (VIOLATED) 

   U0/n5971                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U0/U83/Y         32.00000       34.32438       -2.32437  (VIOLATED) 

   U0/n5199                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U0/U81/Y         32.00000       34.32438       -2.32437  (VIOLATED) 

   U0/n6470                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U0/U114/Y        32.00000       34.32438       -2.32437  (VIOLATED) 

   U0/n6231                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U0/U96/Y         32.00000       34.32438       -2.32437  (VIOLATED) 

   U0/n8444                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U0/U97/Y         32.00000       34.32438       -2.32437  (VIOLATED) 

   U0/n7352                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U0/U98/Y         32.00000       34.32438       -2.32437  (VIOLATED) 

   U0/n8119                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U0/U101/Y        32.00000       34.32438       -2.32437  (VIOLATED) 

   U0/n8263                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U0/U103/Y        32.00000       34.32438       -2.32437  (VIOLATED) 

   U0/n7259                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U0/U105/Y        32.00000       34.32438       -2.32437  (VIOLATED) 

   U0/n7256                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U0/U109/Y        32.00000       34.32438       -2.32437  (VIOLATED) 

   U0/n6626                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U0/U110/Y        32.00000       34.32438       -2.32437  (VIOLATED) 

   U0/n6701                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U0/U112/Y        32.00000       34.32438       -2.32437  (VIOLATED) 

   U0/n8409                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U0/U113/Y        32.00000       34.32438       -2.32437  (VIOLATED) 

   U0/n5675                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U0/U90/Y         32.00000       34.32438       -2.32437  (VIOLATED) 

   U0/n6557                 32.00000       34.32438       -2.32437  (VIOLATED) 
     PIN : U0/U6/Y          32.00000       34.32438       -2.32437  (VIOLATED) 

   U6/n4799                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U6/U51/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U9/n6455                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U9/U89/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U9/n5483                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U9/U86/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U9/n4656                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U9/U85/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U9/n5502                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U9/U84/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U9/n8575                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U9/U92/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U9/n5376                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U9/U38/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U9/n5084                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U9/U39/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U9/n7998                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U9/U83/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U9/n5779                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U9/U40/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U9/n6458                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U9/U41/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U9/n8350                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U9/U45/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U6/n4652                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U6/U69/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U6/n6650                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U6/U96/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U6/n8222                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U6/U97/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U6/n6459                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U6/U99/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U6/n7391                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U6/U103/Y        32.00000       34.28357       -2.28357  (VIOLATED) 

   U6/n5772                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U6/U105/Y        32.00000       34.28357       -2.28357  (VIOLATED) 

   U6/n6453                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U6/U90/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U6/n7996                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U6/U87/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U6/n4345                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U6/U86/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U6/n4017                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U6/U80/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U6/n4880                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U6/U73/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U9/n6461                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U9/U82/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U6/n7442                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U6/U64/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U6/n7562                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U6/U62/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U6/n4521                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U6/U61/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U6/n6456                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U6/U60/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U6/n5638                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U6/U59/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U6/n5364                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U6/U58/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U6/n7184                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U6/U57/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U9/n8226                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U9/U93/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U6/n5491                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U6/U54/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U6/n8105                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U6/U52/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U9/n2504                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U9/U57/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U9/n6651                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U9/U78/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U9/n7566                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U9/U75/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U9/n8108                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U9/U72/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U9/n7192                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U9/U50/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U9/n7349                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U9/U67/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U9/n4890                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U9/U54/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U9/n7444                 32.00000       34.28357       -2.28357  (VIOLATED) 
     PIN : U9/U48/Y         32.00000       34.28357       -2.28357  (VIOLATED) 

   U9/n4780                 32.00000       34.27030       -2.27030  (VIOLATED) 
     PIN : U9/U355/Y        32.00000       34.27030       -2.27030  (VIOLATED) 

   U1/n8691                 64.00000       66.15652       -2.15651  (VIOLATED) 
     PIN : U1/U9/Y          64.00000       66.15652       -2.15651  (VIOLATED) 

   U1/n3804                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U1/U221/Y        32.00000       34.15562       -2.15562  (VIOLATED) 

   U1/n8128                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U1/U183/Y        32.00000       34.15562       -2.15562  (VIOLATED) 

   U1/n5201                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U1/U212/Y        32.00000       34.15562       -2.15562  (VIOLATED) 

   U0/n6564                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U0/U1553/Y       32.00000       34.15562       -2.15562  (VIOLATED) 

   U0/n8340                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U0/U2897/Y       32.00000       34.15562       -2.15562  (VIOLATED) 

   U0/n6715                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U0/U1789/Y       32.00000       34.15562       -2.15562  (VIOLATED) 

   U1/n5891                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U1/U190/Y        32.00000       34.15562       -2.15562  (VIOLATED) 

   U1/n4910                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U1/U201/Y        32.00000       34.15562       -2.15562  (VIOLATED) 

   U0/n5203                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U0/U220/Y        32.00000       34.15562       -2.15562  (VIOLATED) 

   U0/n7211                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U0/U1993/Y       32.00000       34.15562       -2.15562  (VIOLATED) 

   U0/n7288                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U0/U2219/Y       32.00000       34.15562       -2.15562  (VIOLATED) 

   U0/n8128                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U0/U189/Y        32.00000       34.15562       -2.15562  (VIOLATED) 

   U1/n8012                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U1/U189/Y        32.00000       34.15562       -2.15562  (VIOLATED) 

   U0/n8448                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U0/U2433/Y       32.00000       34.15562       -2.15562  (VIOLATED) 

   U1/n4573                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U1/U188/Y        32.00000       34.15562       -2.15562  (VIOLATED) 

   U1/n6532                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U1/U187/Y        32.00000       34.15562       -2.15562  (VIOLATED) 

   U0/n8442                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U0/U2850/Y       32.00000       34.15562       -2.15562  (VIOLATED) 

   U1/n4100                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U1/U186/Y        32.00000       34.15562       -2.15562  (VIOLATED) 

   U1/n6034                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U1/U184/Y        32.00000       34.15562       -2.15562  (VIOLATED) 

   U1/n8441                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U1/U2848/Y       32.00000       34.15562       -2.15562  (VIOLATED) 

   U1/n6557                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U1/U1554/Y       32.00000       34.15562       -2.15562  (VIOLATED) 

   U0/n5463                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U0/U212/Y        32.00000       34.15562       -2.15562  (VIOLATED) 

   U1/n6709                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U1/U1796/Y       32.00000       34.15562       -2.15562  (VIOLATED) 

   U1/n7290                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U1/U2217/Y       32.00000       34.15562       -2.15562  (VIOLATED) 

   U1/n8449                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U1/U2431/Y       32.00000       34.15562       -2.15562  (VIOLATED) 

   U0/n6539                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U0/U197/Y        32.00000       34.15562       -2.15562  (VIOLATED) 

   U0/n8273                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U0/U196/Y        32.00000       34.15562       -2.15562  (VIOLATED) 

   U0/n6034                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U0/U195/Y        32.00000       34.15562       -2.15562  (VIOLATED) 

   U0/n4910                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U0/U194/Y        32.00000       34.15562       -2.15562  (VIOLATED) 

   U1/n8338                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U1/U2895/Y       32.00000       34.15562       -2.15562  (VIOLATED) 

   U0/n4573                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U0/U193/Y        32.00000       34.15562       -2.15562  (VIOLATED) 

   U0/n3254                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U0/U192/Y        32.00000       34.15562       -2.15562  (VIOLATED) 

   U0/n5890                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U0/U191/Y        32.00000       34.15562       -2.15562  (VIOLATED) 

   U0/n8012                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U0/U190/Y        32.00000       34.15562       -2.15562  (VIOLATED) 

   U0/n4100                 32.00000       34.15562       -2.15562  (VIOLATED) 
     PIN : U0/U224/Y        32.00000       34.15562       -2.15562  (VIOLATED) 

   n2166                    32.00000       34.09657       -2.09656  (VIOLATED) 
     PIN : U706/Y           32.00000       34.09657       -2.09656  (VIOLATED) 

   U9/n1729                 32.00000       33.96776       -1.96776  (VIOLATED) 
     PIN : U9/U300/Y        32.00000       33.96776       -1.96776  (VIOLATED) 

   U6/n4561                 16.00000       17.91908       -1.91908  (VIOLATED) 
     PIN : U6/U393/Y        16.00000       17.91908       -1.91908  (VIOLATED) 

   U6/n6790                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U6/U43/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U9/n8513                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U9/U56/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U6/n7050                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U6/U44/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U6/n8572                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U6/U42/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U9/n8081                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U9/U53/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U9/n8519                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U9/U52/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U9/n5358                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U9/U51/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U0/n6696                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U0/U63/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U9/n8578                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U9/U61/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U0/n8397                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U0/U59/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U9/n5056                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U9/U66/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U9/n6326                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U9/U65/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U0/n7900                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U0/U58/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U6/n7555                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U6/U81/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U9/n7557                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U9/U63/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U6/n8512                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U6/U79/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U6/n8078                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U6/U78/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U6/n8214                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U6/U77/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U6/n8519                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U6/U76/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U6/n5044                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U6/U74/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U9/n8357                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U9/U62/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U6/n8579                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U6/U72/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U6/n6605                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U6/U71/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U6/n6324                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U6/U70/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U6/n6077                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U6/U45/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U6/n8275                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U6/U68/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U6/n4735                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U6/U66/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U9/n5753                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U9/U60/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U9/n6606                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U9/U59/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U9/n7957                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U9/U58/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U6/n5348                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U6/U56/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U1/n7900                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U1/U61/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U0/n8447                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U0/U79/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U9/n8217                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U9/U55/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U6/n8180                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U6/U50/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U6/n5752                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U6/U49/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U6/n7955                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U6/U48/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U6/n8356                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U6/U47/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U6/n7389                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U6/U46/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U9/n7392                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U9/U33/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U0/n6956                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U0/U57/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U1/n6950                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U1/U54/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U9/n6077                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U9/U37/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U9/n8571                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U9/U36/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U1/n5963                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U1/U53/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U0/n4640                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U0/U56/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U9/n7051                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U9/U35/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U9/n8183                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U9/U34/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U1/n6212                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U1/U55/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U9/n6791                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U9/U32/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U1/n8022                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U1/U51/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U1/n6689                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U1/U49/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U1/n4640                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U1/U48/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U0/n6211                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U0/U60/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U0/n8416                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U0/U67/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U0/n8022                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U0/U68/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U1/n8311                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U1/U71/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U1/n4950                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U1/U60/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U1/n8432                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U1/U62/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U1/n5253                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U1/U63/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U1/n8215                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U1/U64/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U1/n8159                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U1/U67/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U1/n8125                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U1/U68/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U1/n8448                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U1/U69/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U1/n5645                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U1/U70/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U1/n8416                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U1/U50/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U0/n8159                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U0/U62/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U9/n8277                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U9/U46/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U1/n7347                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U1/U59/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U0/n6513                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U0/U64/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U1/n7238                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U1/U58/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U1/n8398                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U1/U57/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U1/n6506                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U1/U56/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U0/n4950                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U0/U70/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U0/n5255                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U0/U77/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U0/n8312                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U0/U76/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U0/n8434                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U0/U78/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U0/n5642                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U0/U75/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U0/n7346                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U0/U74/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U9/n4739                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U9/U49/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U0/n7236                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U0/U69/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U0/n8125                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U0/U73/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U0/n8216                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U0/U72/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U0/n5962                 32.00000       33.91688       -1.91688  (VIOLATED) 
     PIN : U0/U71/Y         32.00000       33.91688       -1.91688  (VIOLATED) 

   U9/n7554                 16.00000       17.89837       -1.89837  (VIOLATED) 
     PIN : U9/U1629/Y       16.00000       17.89837       -1.89837  (VIOLATED) 

   U6/n8538                 16.00000       17.88183       -1.88183  (VIOLATED) 
     PIN : U6/U2390/Y       16.00000       17.88183       -1.88183  (VIOLATED) 

   U6/n8458                 16.00000       17.88183       -1.88183  (VIOLATED) 
     PIN : U6/U2465/Y       16.00000       17.88183       -1.88183  (VIOLATED) 

   U9/n6783                 16.00000       17.87863       -1.87862  (VIOLATED) 
     PIN : U9/U1168/Y       16.00000       17.87863       -1.87862  (VIOLATED) 

   U9/n5605                 16.00000       17.87739       -1.87739  (VIOLATED) 
     PIN : U9/U119/Y        16.00000       17.87739       -1.87739  (VIOLATED) 

   U9/n7294                 16.00000       17.87469       -1.87469  (VIOLATED) 
     PIN : U9/U1496/Y       16.00000       17.87469       -1.87469  (VIOLATED) 

   U9/n7207                 16.00000       17.86825       -1.86825  (VIOLATED) 
     PIN : U9/U1724/Y       16.00000       17.86825       -1.86825  (VIOLATED) 

   U9/n6508                 16.00000       17.86505       -1.86505  (VIOLATED) 
     PIN : U9/U971/Y        16.00000       17.86505       -1.86505  (VIOLATED) 

   U9/n4953                 16.00000       17.86208       -1.86208  (VIOLATED) 
     PIN : U9/U551/Y        16.00000       17.86208       -1.86208  (VIOLATED) 

   U6/n8368                 16.00000       17.86112       -1.86112  (VIOLATED) 
     PIN : U6/U2306/Y       16.00000       17.86112       -1.86112  (VIOLATED) 

   U9/n7280                 16.00000       17.86112       -1.86112  (VIOLATED) 
     PIN : U9/U127/Y        16.00000       17.86112       -1.86112  (VIOLATED) 

   U6/n8476                 16.00000       17.84872       -1.84872  (VIOLATED) 
     PIN : U6/U2951/Y       16.00000       17.84872       -1.84872  (VIOLATED) 

   tmp_mult4[0]             16.00000       17.84700       -1.84700  (VIOLATED) 
     PIN : U5_tmp_reg_0_/Q  16.00000       17.84700       -1.84700  (VIOLATED) 

   U9/n4831                 16.00000       17.83515       -1.83514  (VIOLATED) 
     PIN : U9/U460/Y        16.00000       17.83515       -1.83514  (VIOLATED) 

   U9/n5797                 16.00000       17.83049       -1.83049  (VIOLATED) 
     PIN : U9/U628/Y        16.00000       17.83049       -1.83049  (VIOLATED) 

   U6/n6507                 16.00000       17.83049       -1.83049  (VIOLATED) 
     PIN : U6/U966/Y        16.00000       17.83049       -1.83049  (VIOLATED) 

   U6/n8502                 16.00000       17.82225       -1.82225  (VIOLATED) 
     PIN : U6/U3946/Y       16.00000       17.82225       -1.82225  (VIOLATED) 

   U6/n27                   64.00000       65.81949       -1.81948  (VIOLATED) 
     PIN : U6/U138/Y        64.00000       65.81949       -1.81948  (VIOLATED) 

   U0/n8691                 32.00000       33.78627       -1.78627  (VIOLATED) 
     PIN : U0/U198/Y        32.00000       33.78627       -1.78627  (VIOLATED) 

   U9/n8477                 16.00000       17.77960       -1.77960  (VIOLATED) 
     PIN : U9/U2942/Y       16.00000       17.77960       -1.77960  (VIOLATED) 

   U9/n6148                 16.00000       17.73599       -1.73599  (VIOLATED) 
     PIN : U9/U754/Y        16.00000       17.73599       -1.73599  (VIOLATED) 

   U6/n6147                 16.00000       17.73599       -1.73599  (VIOLATED) 
     PIN : U6/U750/Y        16.00000       17.73599       -1.73599  (VIOLATED) 

   U1/n5061                 16.00000       17.63051       -1.63051  (VIOLATED) 
     PIN : U1/U416/Y        16.00000       17.63051       -1.63051  (VIOLATED) 

   U9/n5402                 16.00000       17.59622       -1.59622  (VIOLATED) 
     PIN : U9/U128/Y        16.00000       17.59622       -1.59622  (VIOLATED) 

   U6/n5746                 16.00000       17.56487       -1.56487  (VIOLATED) 
     PIN : U6/U137/Y        16.00000       17.56487       -1.56487  (VIOLATED) 

   U6/n5135                 16.00000       17.55156       -1.55156  (VIOLATED) 
     PIN : U6/U533/Y        16.00000       17.55156       -1.55156  (VIOLATED) 

   U6/n7342                 16.00000       17.54658       -1.54658  (VIOLATED) 
     PIN : U6/U1578/Y       16.00000       17.54658       -1.54658  (VIOLATED) 

   U6/n8362                 16.00000       17.54612       -1.54611  (VIOLATED) 
     PIN : U6/U131/Y        16.00000       17.54612       -1.54611  (VIOLATED) 

   U6/n8257                 16.00000       17.53182       -1.53182  (VIOLATED) 
     PIN : U6/U1839/Y       16.00000       17.53182       -1.53182  (VIOLATED) 

   U9/n8465                 16.00000       17.51942       -1.51942  (VIOLATED) 
     PIN : U9/U3322/Y       16.00000       17.51942       -1.51942  (VIOLATED) 

   U9/n5939                 16.00000       17.51155       -1.51155  (VIOLATED) 
     PIN : U9/U117/Y        16.00000       17.51155       -1.51155  (VIOLATED) 

   U6/n6783                 16.00000       17.50461       -1.50461  (VIOLATED) 
     PIN : U6/U1185/Y       16.00000       17.50461       -1.50461  (VIOLATED) 

   U9/n6784                 16.00000       17.50461       -1.50461  (VIOLATED) 
     PIN : U9/U1194/Y       16.00000       17.50461       -1.50461  (VIOLATED) 

   U6/n6841                 16.00000       17.50432       -1.50432  (VIOLATED) 
     PIN : U6/U134/Y        16.00000       17.50432       -1.50432  (VIOLATED) 

   U1/n5497                 16.00000       17.49871       -1.49871  (VIOLATED) 
     PIN : U1/U455/Y        16.00000       17.49871       -1.49871  (VIOLATED) 

   U9/n8376                 16.00000       17.49844       -1.49844  (VIOLATED) 
     PIN : U9/U3833/Y       16.00000       17.49844       -1.49844  (VIOLATED) 

   U9/n9                    32.00000       33.49667       -1.49667  (VIOLATED) 
     PIN : U9/U98/Y         32.00000       33.49667       -1.49667  (VIOLATED) 

   U9/n14                   32.00000       33.49667       -1.49667  (VIOLATED) 
     PIN : U9/U105/Y        32.00000       33.49667       -1.49667  (VIOLATED) 

   U9/n6327                 32.00000       33.49667       -1.49667  (VIOLATED) 
     PIN : U9/U186/Y        32.00000       33.49667       -1.49667  (VIOLATED) 

   U1/n5114                 32.00000       33.49667       -1.49667  (VIOLATED) 
     PIN : U1/U146/Y        32.00000       33.49667       -1.49667  (VIOLATED) 

   U1/n3591                 32.00000       33.49667       -1.49667  (VIOLATED) 
     PIN : U1/U145/Y        32.00000       33.49667       -1.49667  (VIOLATED) 

   U1/n7                    32.00000       33.49667       -1.49667  (VIOLATED) 
     PIN : U1/U114/Y        32.00000       33.49667       -1.49667  (VIOLATED) 

   U1/n6                    32.00000       33.49667       -1.49667  (VIOLATED) 
     PIN : U1/U111/Y        32.00000       33.49667       -1.49667  (VIOLATED) 

   U0/n3180                 32.00000       33.49667       -1.49667  (VIOLATED) 
     PIN : U0/U149/Y        32.00000       33.49667       -1.49667  (VIOLATED) 

   U6/n8428                 32.00000       33.49051       -1.49051  (VIOLATED) 
     PIN : U6/U94/Y         32.00000       33.49051       -1.49051  (VIOLATED) 

   U0/n8308                 32.00000       33.49051       -1.49051  (VIOLATED) 
     PIN : U0/U95/Y         32.00000       33.49051       -1.49051  (VIOLATED) 

   U9/n8427                 32.00000       33.49051       -1.49051  (VIOLATED) 
     PIN : U9/U42/Y         32.00000       33.49051       -1.49051  (VIOLATED) 

   U1/n8306                 32.00000       33.49051       -1.49051  (VIOLATED) 
     PIN : U1/U97/Y         32.00000       33.49051       -1.49051  (VIOLATED) 

   U9/n8307                 16.00000       17.48244       -1.48244  (VIOLATED) 
     PIN : U9/U3947/Y       16.00000       17.48244       -1.48244  (VIOLATED) 

   U9/n8516                 16.00000       17.47773       -1.47773  (VIOLATED) 
     PIN : U9/U1810/Y       16.00000       17.47773       -1.47773  (VIOLATED) 

   U9/n8509                 16.00000       17.47746       -1.47745  (VIOLATED) 
     PIN : U9/U3552/Y       16.00000       17.47746       -1.47745  (VIOLATED) 

   U6/n8375                 16.00000       17.47128       -1.47128  (VIOLATED) 
     PIN : U6/U3836/Y       16.00000       17.47128       -1.47128  (VIOLATED) 

   U9/n5882                 16.00000       17.45995       -1.45994  (VIOLATED) 
     PIN : U9/U738/Y        16.00000       17.45995       -1.45994  (VIOLATED) 

   U6/n26                   32.00000       33.45538       -1.45537  (VIOLATED) 
     PIN : U6/U117/Y        32.00000       33.45538       -1.45537  (VIOLATED) 

   U6/n22                   32.00000       33.45538       -1.45537  (VIOLATED) 
     PIN : U6/U110/Y        32.00000       33.45538       -1.45537  (VIOLATED) 

   U9/n8441                 16.00000       17.45455       -1.45455  (VIOLATED) 
     PIN : U9/U118/Y        16.00000       17.45455       -1.45455  (VIOLATED) 

   U6/n8453                 16.00000       17.45057       -1.45057  (VIOLATED) 
     PIN : U6/U3725/Y       16.00000       17.45057       -1.45057  (VIOLATED) 

   U1/n8685                 32.00000       33.44925       -1.44925  (VIOLATED) 
     PIN : U1/U7420/Y       32.00000       33.44925       -1.44925  (VIOLATED) 

   U1/n8686                 32.00000       33.44925       -1.44925  (VIOLATED) 
     PIN : U1/U7421/Y       32.00000       33.44925       -1.44925  (VIOLATED) 

   U1/n8687                 32.00000       33.44925       -1.44925  (VIOLATED) 
     PIN : U1/U7422/Y       32.00000       33.44925       -1.44925  (VIOLATED) 

   U0/n8685                 32.00000       33.44925       -1.44925  (VIOLATED) 
     PIN : U0/U7421/Y       32.00000       33.44925       -1.44925  (VIOLATED) 

   U1/n8693                 32.00000       33.44925       -1.44925  (VIOLATED) 
     PIN : U1/U7419/Y       32.00000       33.44925       -1.44925  (VIOLATED) 

   U6/n7170                 16.00000       17.44912       -1.44912  (VIOLATED) 
     PIN : U6/U1346/Y       16.00000       17.44912       -1.44912  (VIOLATED) 

   U6/n8470                 16.00000       17.44715       -1.44714  (VIOLATED) 
     PIN : U6/U2760/Y       16.00000       17.44715       -1.44714  (VIOLATED) 

   U6/n8471                 16.00000       17.44317       -1.44317  (VIOLATED) 
     PIN : U6/U2853/Y       16.00000       17.44317       -1.44317  (VIOLATED) 

   U6/n5423                 16.00000       17.44165       -1.44165  (VIOLATED) 
     PIN : U6/U648/Y        16.00000       17.44165       -1.44165  (VIOLATED) 

   U6/n8390                 16.00000       17.43700       -1.43700  (VIOLATED) 
     PIN : U6/U3405/Y       16.00000       17.43700       -1.43700  (VIOLATED) 

   U9/n8387                 16.00000       17.43700       -1.43700  (VIOLATED) 
     PIN : U9/U3399/Y       16.00000       17.43700       -1.43700  (VIOLATED) 

   U9/n8380                 16.00000       17.42959       -1.42959  (VIOLATED) 
     PIN : U9/U2460/Y       16.00000       17.42959       -1.42959  (VIOLATED) 

   U6/n4777                 16.00000       17.42835       -1.42835  (VIOLATED) 
     PIN : U6/U130/Y        16.00000       17.42835       -1.42835  (VIOLATED) 

   n1218                    32.00000       33.42269       -1.42268  (VIOLATED) 
     PIN : U692/Y           32.00000       33.42269       -1.42268  (VIOLATED) 

   n2030                    32.00000       33.42269       -1.42268  (VIOLATED) 
     PIN : U695/Y           32.00000       33.42269       -1.42268  (VIOLATED) 

   n1844                    32.00000       33.42269       -1.42268  (VIOLATED) 
     PIN : U696/Y           32.00000       33.42269       -1.42268  (VIOLATED) 

   U9/n5185                 16.00000       17.42196       -1.42196  (VIOLATED) 
     PIN : U9/U531/Y        16.00000       17.42196       -1.42196  (VIOLATED) 

   U9/n4781                 16.00000       17.42067       -1.42067  (VIOLATED) 
     PIN : U9/U419/Y        16.00000       17.42067       -1.42067  (VIOLATED) 

   U6/n8367                 16.00000       17.41875       -1.41875  (VIOLATED) 
     PIN : U6/U133/Y        16.00000       17.41875       -1.41875  (VIOLATED) 

   in2[26]                  32.00000       33.41778       -1.41778  (VIOLATED) 
     PORT: in2[26]          32.00000       33.41778       -1.41778  (VIOLATED) 

   U9/n8442                 16.00000       17.41601       -1.41601  (VIOLATED) 
     PIN : U9/U2142/Y       16.00000       17.41601       -1.41601  (VIOLATED) 

   U9/n8225                 16.00000       17.41181       -1.41180  (VIOLATED) 
     PIN : U9/U2758/Y       16.00000       17.41181       -1.41180  (VIOLATED) 

   U6/n8516                 16.00000       17.40860       -1.40860  (VIOLATED) 
     PIN : U6/U1799/Y       16.00000       17.40860       -1.40860  (VIOLATED) 

   U6/n7054                 16.00000       17.40092       -1.40092  (VIOLATED) 
     PIN : U6/U1396/Y       16.00000       17.40092       -1.40092  (VIOLATED) 

   U9/n8449                 16.00000       17.39503       -1.39503  (VIOLATED) 
     PIN : U9/U2682/Y       16.00000       17.39503       -1.39503  (VIOLATED) 

   U6/n5087                 16.00000       17.39379       -1.39379  (VIOLATED) 
     PIN : U6/U129/Y        16.00000       17.39379       -1.39379  (VIOLATED) 

   U6/n6148                 16.00000       17.39266       -1.39266  (VIOLATED) 
     PIN : U6/U128/Y        16.00000       17.39266       -1.39266  (VIOLATED) 

   U6/n8535                 16.00000       17.38543       -1.38543  (VIOLATED) 
     PIN : U6/U2227/Y       16.00000       17.38543       -1.38543  (VIOLATED) 

   U6/n6227                 16.00000       17.38341       -1.38341  (VIOLATED) 
     PIN : U6/U902/Y        16.00000       17.38341       -1.38341  (VIOLATED) 

   U6/n6339                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U6/U1755/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U6/n7060                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U6/U2784/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U1/n4562                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U1/U856/Y         8.00000        9.37897       -1.37897  (VIOLATED) 

   U6/n6348                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U6/U2003/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U9/n6725                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U9/U2538/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U6/n5985                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U6/U1650/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U6/n6724                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U6/U2541/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U1/n3827                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U1/U588/Y         8.00000        9.37897       -1.37897  (VIOLATED) 

   U6/n7070                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U6/U3042/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U6/n7352                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U6/U3258/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U6/n6336                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U6/U2252/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U1/n4438                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U1/U695/Y         8.00000        9.37897       -1.37897  (VIOLATED) 

   U6/n5475                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U6/U1232/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U0/n8400                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U0/U3728/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U0/n4983                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U0/U989/Y         8.00000        9.37897       -1.37897  (VIOLATED) 

   U0/n5377                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U0/U1106/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U0/n5670                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U0/U1333/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U0/n5873                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U0/U1511/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U0/n6226                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U0/U1705/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U0/n6236                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U0/U1909/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U0/n6223                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U0/U2125/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U0/n6631                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U0/U2402/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U0/n6966                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U0/U2642/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U0/n6975                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U0/U2903/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U0/n7253                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U0/U3119/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U0/n7364                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U0/U3357/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U6/n7574                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U6/U3499/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U0/n8393                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U0/U4051/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U0/n4562                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U0/U854/Y         8.00000        9.37897       -1.37897  (VIOLATED) 

   U0/n4438                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U0/U693/Y         8.00000        9.37897       -1.37897  (VIOLATED) 

   U0/n3828                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U0/U587/Y         8.00000        9.37897       -1.37897  (VIOLATED) 

   U9/n8515                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U9/U4197/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U9/n8522                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U9/U3870/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U9/n7576                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U9/U3493/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U6/n8515                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U6/U4197/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U9/n7356                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U9/U3251/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U9/n7070                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U9/U3035/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U6/n8522                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U6/U3873/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U9/n7060                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U9/U2777/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U9/n4537                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U9/U827/Y         8.00000        9.37897       -1.37897  (VIOLATED) 

   U1/n6237                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U1/U1907/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U1/n6224                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U1/U2123/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U1/n6624                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U1/U2400/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U1/n6959                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U1/U2639/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U1/n6968                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U1/U2901/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U1/n7255                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U1/U3117/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U1/n8401                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U1/U3726/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U1/n8394                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U1/U4049/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U9/n3929                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U9/U718/Y         8.00000        9.37897       -1.37897  (VIOLATED) 

   U1/n7365                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U1/U3355/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U9/n4661                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U9/U988/Y         8.00000        9.37897       -1.37897  (VIOLATED) 

   U9/n6339                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U9/U2258/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U9/n6351                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U9/U2005/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U9/n5089                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U9/U1120/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U9/n6342                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U9/U1762/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U9/n5986                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U9/U1654/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U9/n5486                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U9/U1241/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U9/n5782                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U9/U1463/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U1/n5874                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U1/U1512/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U6/n5781                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U6/U1459/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U1/n4983                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U1/U991/Y         8.00000        9.37897       -1.37897  (VIOLATED) 

   U1/n5377                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U1/U1107/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U6/n5076                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U6/U1114/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U6/n4657                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U6/U983/Y         8.00000        9.37897       -1.37897  (VIOLATED) 

   U1/n5673                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U1/U1329/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U6/n4531                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U6/U833/Y         8.00000        9.37897       -1.37897  (VIOLATED) 

   U6/n3917                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U6/U718/Y         8.00000        9.37897       -1.37897  (VIOLATED) 

   U1/n6227                  8.00000        9.37897       -1.37897  (VIOLATED) 
     PIN : U1/U1706/Y        8.00000        9.37897       -1.37897  (VIOLATED) 

   U6/n8321                 16.00000       17.37725       -1.37725  (VIOLATED) 
     PIN : U6/U2611/Y       16.00000       17.37725       -1.37725  (VIOLATED) 

   U6/n983                  32.00000       33.37190       -1.37190  (VIOLATED) 
     PIN : U6/U356/Y        32.00000       33.37190       -1.37190  (VIOLATED) 

   U6/n6644                 16.00000       17.36512       -1.36512  (VIOLATED) 
     PIN : U6/U1146/Y       16.00000       17.36512       -1.36512  (VIOLATED) 

   U9/n7553                 16.00000       17.36445       -1.36445  (VIOLATED) 
     PIN : U9/U116/Y        16.00000       17.36445       -1.36445  (VIOLATED) 

   U6/n8544                 16.00000       17.36367       -1.36367  (VIOLATED) 
     PIN : U6/U2525/Y       16.00000       17.36367       -1.36367  (VIOLATED) 

   U6/n8268                 16.00000       17.36367       -1.36367  (VIOLATED) 
     PIN : U6/U2692/Y       16.00000       17.36367       -1.36367  (VIOLATED) 

   U6/n5042                  8.00000        9.35638       -1.35638  (VIOLATED) 
     PIN : U6/U434/Y         8.00000        9.35638       -1.35638  (VIOLATED) 

   U0/n4638                  8.00000        9.35638       -1.35638  (VIOLATED) 
     PIN : U0/U253/Y         8.00000        9.35638       -1.35638  (VIOLATED) 

   U6/n5750                  8.00000        9.35638       -1.35638  (VIOLATED) 
     PIN : U6/U613/Y         8.00000        9.35638       -1.35638  (VIOLATED) 

   U1/n4948                  8.00000        9.35638       -1.35638  (VIOLATED) 
     PIN : U1/U302/Y         8.00000        9.35638       -1.35638  (VIOLATED) 

   U0/n4948                  8.00000        9.35638       -1.35638  (VIOLATED) 
     PIN : U0/U308/Y         8.00000        9.35638       -1.35638  (VIOLATED) 

   U0/n5640                  8.00000        9.35638       -1.35638  (VIOLATED) 
     PIN : U0/U482/Y         8.00000        9.35638       -1.35638  (VIOLATED) 

   U6/n4733                  8.00000        9.35638       -1.35638  (VIOLATED) 
     PIN : U6/U377/Y         8.00000        9.35638       -1.35638  (VIOLATED) 

   U0/n5253                  8.00000        9.35638       -1.35638  (VIOLATED) 
     PIN : U0/U386/Y         8.00000        9.35638       -1.35638  (VIOLATED) 

   U1/n5643                  8.00000        9.35638       -1.35638  (VIOLATED) 
     PIN : U1/U483/Y         8.00000        9.35638       -1.35638  (VIOLATED) 

   U1/n4638                  8.00000        9.35638       -1.35638  (VIOLATED) 
     PIN : U1/U245/Y         8.00000        9.35638       -1.35638  (VIOLATED) 

   U9/n4737                  8.00000        9.35638       -1.35638  (VIOLATED) 
     PIN : U9/U378/Y         8.00000        9.35638       -1.35638  (VIOLATED) 

   U9/n5054                  8.00000        9.35638       -1.35638  (VIOLATED) 
     PIN : U9/U433/Y         8.00000        9.35638       -1.35638  (VIOLATED) 

   U1/n5251                  8.00000        9.35638       -1.35638  (VIOLATED) 
     PIN : U1/U383/Y         8.00000        9.35638       -1.35638  (VIOLATED) 

   U9/n5356                  8.00000        9.35638       -1.35638  (VIOLATED) 
     PIN : U9/U513/Y         8.00000        9.35638       -1.35638  (VIOLATED) 

   U9/n5751                  8.00000        9.35638       -1.35638  (VIOLATED) 
     PIN : U9/U613/Y         8.00000        9.35638       -1.35638  (VIOLATED) 

   U6/n5346                  8.00000        9.35638       -1.35638  (VIOLATED) 
     PIN : U6/U514/Y         8.00000        9.35638       -1.35638  (VIOLATED) 

   U9/n8443                 16.00000       17.33824       -1.33824  (VIOLATED) 
     PIN : U9/U2234/Y       16.00000       17.33824       -1.33824  (VIOLATED) 

   U1/n3250                 16.00000       17.32773       -1.32773  (VIOLATED) 
     PIN : U1/U227/Y        16.00000       17.32773       -1.32773  (VIOLATED) 

   U1/n8383                 16.00000       17.31829       -1.31829  (VIOLATED) 
     PIN : U1/U4128/Y       16.00000       17.31829       -1.31829  (VIOLATED) 

   U0/n8382                 16.00000       17.31829       -1.31829  (VIOLATED) 
     PIN : U0/U4130/Y       16.00000       17.31829       -1.31829  (VIOLATED) 

   tmp_mult4[22]             8.00000        9.17008       -1.17008  (VIOLATED) 
     PIN : U5_tmp_reg_22_/Q  8.00000        9.17008       -1.17008  (VIOLATED) 

   inD[22]                   8.00000        9.15303       -1.15303  (VIOLATED) 
     PIN : inD_reg_22_/Q     8.00000        9.15303       -1.15303  (VIOLATED) 

   U9/n1001                 32.00000       33.14894       -1.14894  (VIOLATED) 
     PIN : U9/U361/Y        32.00000       33.14894       -1.14894  (VIOLATED) 

   U9/n8537                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U9/U91/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U9/n4438                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U9/U90/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U9/n6795                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U9/U88/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U9/n5001                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U9/U87/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U9/n5379                 32.00000       33.14808       -1.14808  (VIOLATED) 
     PIN : U9/U94/Y         32.00000       33.14808       -1.14808  (VIOLATED) 

   U9/n7061                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U9/U95/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U9/n5900                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U9/U96/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U9/n7082                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U9/U81/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U9/n3163                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U9/U64/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U9/n6718                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U9/U80/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U9/n8365                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U9/U79/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U9/n6091                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U9/U68/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U9/n6007                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U9/U69/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U9/n5997                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U9/U70/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U9/n8524                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U9/U71/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U9/n6250                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U9/U73/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U9/n3156                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U9/U102/Y        32.00000       33.14809       -1.14809  (VIOLATED) 

   U9/n3932                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U9/U77/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U9/n6656                 32.00000       33.14808       -1.14808  (VIOLATED) 
     PIN : U9/U76/Y         32.00000       33.14808       -1.14808  (VIOLATED) 

   U6/n8537                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U6/U98/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U6/n7394                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U6/U63/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U6/n7082                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U6/U92/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U6/n3142                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U6/U112/Y        32.00000       33.14809       -1.14809  (VIOLATED) 

   U6/n6091                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U6/U91/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U6/n8524                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U6/U89/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U6/n8363                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U6/U88/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U6/n6655                 32.00000       33.14808       -1.14808  (VIOLATED) 
     PIN : U6/U85/Y         32.00000       33.14808       -1.14808  (VIOLATED) 

   U6/n4430                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U6/U84/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U6/n5997                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U6/U83/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U6/n6250                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U6/U82/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U6/n3149                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U6/U75/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U6/n5899                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U6/U67/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U6/n7559                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U6/U65/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U6/n4989                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U6/U55/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U6/n3920                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U6/U53/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U6/n7061                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U6/U104/Y        32.00000       33.14809       -1.14809  (VIOLATED) 

   U6/n6007                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U6/U102/Y        32.00000       33.14809       -1.14809  (VIOLATED) 

   U6/n5369                 32.00000       33.14808       -1.14808  (VIOLATED) 
     PIN : U6/U101/Y        32.00000       33.14808       -1.14808  (VIOLATED) 

   U6/n6794                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U6/U100/Y        32.00000       33.14809       -1.14809  (VIOLATED) 

   U6/n6717                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U6/U95/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U9/n7396                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U9/U44/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   U9/n7561                 32.00000       33.14809       -1.14809  (VIOLATED) 
     PIN : U9/U47/Y         32.00000       33.14809       -1.14809  (VIOLATED) 

   inD[10]                   8.00000        9.13946       -1.13946  (VIOLATED) 
     PIN : inD_reg_10_/Q     8.00000        9.13946       -1.13946  (VIOLATED) 

   inB[22]                   8.00000        9.13650       -1.13650  (VIOLATED) 
     PIN : inB_reg_22_/Q     8.00000        9.13650       -1.13650  (VIOLATED) 

   inB[16]                   8.00000        9.13623       -1.13623  (VIOLATED) 
     PIN : inB_reg_16_/Q     8.00000        9.13623       -1.13623  (VIOLATED) 

   n399                     16.00000       17.13511       -1.13511  (VIOLATED) 
     PIN : U674/Y           16.00000       17.13511       -1.13511  (VIOLATED) 

   U6/n4318                 16.00000       17.13393       -1.13393  (VIOLATED) 
     PIN : U6/U365/Y        16.00000       17.13393       -1.13393  (VIOLATED) 

   inB[1]                    8.00000        9.13203       -1.13203  (VIOLATED) 
     PIN : inB_reg_1_/Q      8.00000        9.13203       -1.13203  (VIOLATED) 

   inD[9]                    8.00000        9.12615       -1.12615  (VIOLATED) 
     PIN : inD_reg_9_/Q      8.00000        9.12615       -1.12615  (VIOLATED) 

   inB[40]                   8.00000        9.12526       -1.12526  (VIOLATED) 
     PIN : inB_reg_40_/Q     8.00000        9.12526       -1.12526  (VIOLATED) 

   inD[16]                   8.00000        9.11847       -1.11847  (VIOLATED) 
     PIN : inD_reg_16_/Q     8.00000        9.11847       -1.11847  (VIOLATED) 

   inD[1]                    8.00000        9.11428       -1.11428  (VIOLATED) 
     PIN : inD_reg_1_/Q      8.00000        9.11428       -1.11428  (VIOLATED) 

   inB[21]                   8.00000        9.10772       -1.10772  (VIOLATED) 
     PIN : inB_reg_21_/Q     8.00000        9.10772       -1.10772  (VIOLATED) 

   U0/n6017                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U0/U92/Y         32.00000       33.10728       -1.10728  (VIOLATED) 

   U1/n4895                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U1/U79/Y         32.00000       33.10728       -1.10728  (VIOLATED) 

   U1/n8420                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U1/U102/Y        32.00000       33.10728       -1.10728  (VIOLATED) 

   U1/n5790                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U1/U104/Y        32.00000       33.10728       -1.10728  (VIOLATED) 

   U0/n6562                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U0/U107/Y        32.00000       33.10728       -1.10728  (VIOLATED) 

   U0/n5198                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U0/U111/Y        32.00000       33.10728       -1.10728  (VIOLATED) 

   U0/n7286                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U0/U115/Y        32.00000       33.10728       -1.10728  (VIOLATED) 

   U0/n6700                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U0/U116/Y        32.00000       33.10728       -1.10728  (VIOLATED) 

   U1/n6555                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U1/U107/Y        32.00000       33.10728       -1.10728  (VIOLATED) 

   U1/n8317                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U1/U109/Y        32.00000       33.10728       -1.10728  (VIOLATED) 

   U0/n7522                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U0/U117/Y        32.00000       33.10728       -1.10728  (VIOLATED) 

   U0/n8408                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U0/U118/Y        32.00000       33.10728       -1.10728  (VIOLATED) 

   U0/n4318                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U0/U121/Y        32.00000       33.10728       -1.10728  (VIOLATED) 

   U1/n4339                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U1/U110/Y        32.00000       33.10728       -1.10728  (VIOLATED) 

   U0/n7079                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U0/U108/Y        32.00000       33.10728       -1.10728  (VIOLATED) 

   U1/n4318                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U1/U113/Y        32.00000       33.10728       -1.10728  (VIOLATED) 

   U1/n7097                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U1/U91/Y         32.00000       33.10728       -1.10728  (VIOLATED) 

   U0/n3980                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U0/U89/Y         32.00000       33.10728       -1.10728  (VIOLATED) 

   U1/n3058                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U1/U65/Y         32.00000       33.10728       -1.10728  (VIOLATED) 

   U0/n8420                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U0/U87/Y         32.00000       33.10728       -1.10728  (VIOLATED) 

   U0/n5789                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U0/U86/Y         32.00000       33.10728       -1.10728  (VIOLATED) 

   U0/n6136                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U0/U82/Y         32.00000       33.10728       -1.10728  (VIOLATED) 

   U0/n6286                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U0/U80/Y         32.00000       33.10728       -1.10728  (VIOLATED) 

   U1/n8437                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U1/U76/Y         32.00000       33.10728       -1.10728  (VIOLATED) 

   U1/n5196                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U1/U74/Y         32.00000       33.10728       -1.10728  (VIOLATED) 

   U1/n8409                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U1/U72/Y         32.00000       33.10728       -1.10728  (VIOLATED) 

   U1/n7522                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U1/U86/Y         32.00000       33.10728       -1.10728  (VIOLATED) 

   U0/n8401                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U0/U100/Y        32.00000       33.10728       -1.10728  (VIOLATED) 

   U1/n6137                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U1/U89/Y         32.00000       33.10728       -1.10728  (VIOLATED) 

   U0/n8318                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U0/U102/Y        32.00000       33.10728       -1.10728  (VIOLATED) 

   U0/n4339                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U0/U104/Y        32.00000       33.10728       -1.10728  (VIOLATED) 

   U1/n6017                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U1/U99/Y         32.00000       33.10728       -1.10728  (VIOLATED) 

   U0/n4895                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U0/U106/Y        32.00000       33.10728       -1.10728  (VIOLATED) 

   U1/n6287                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U1/U80/Y         32.00000       33.10728       -1.10728  (VIOLATED) 

   U1/n7288                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U1/U87/Y         32.00000       33.10728       -1.10728  (VIOLATED) 

   U0/n8438                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U0/U99/Y         32.00000       33.10728       -1.10728  (VIOLATED) 

   U1/n8402                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U1/U96/Y         32.00000       33.10728       -1.10728  (VIOLATED) 

   U0/n5884                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U0/U93/Y         32.00000       33.10728       -1.10728  (VIOLATED) 

   U1/n3979                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U1/U93/Y         32.00000       33.10728       -1.10728  (VIOLATED) 

   U0/n3057                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U0/U65/Y         32.00000       33.10728       -1.10728  (VIOLATED) 

   U1/n6694                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U1/U92/Y         32.00000       33.10728       -1.10728  (VIOLATED) 

   U1/n5885                 32.00000       33.10728       -1.10728  (VIOLATED) 
     PIN : U1/U100/Y        32.00000       33.10728       -1.10728  (VIOLATED) 

   tmp_mult4[32]             8.00000        9.09928       -1.09928  (VIOLATED) 
     PIN : U5_tmp_reg_32_/Q  8.00000        9.09928       -1.09928  (VIOLATED) 

   tmp_mult4[48]             8.00000        9.09929       -1.09928  (VIOLATED) 
     PIN : U5_tmp_reg_48_/Q  8.00000        9.09929       -1.09928  (VIOLATED) 

   inD[52]                   8.00000        9.09886       -1.09886  (VIOLATED) 
     PIN : inD_reg_52_/Q     8.00000        9.09886       -1.09886  (VIOLATED) 

   tmp_mult4[35]             8.00000        9.09418       -1.09418  (VIOLATED) 
     PIN : U5_tmp_reg_35_/Q  8.00000        9.09418       -1.09418  (VIOLATED) 

   inD[21]                   8.00000        9.08996       -1.08996  (VIOLATED) 
     PIN : inD_reg_21_/Q     8.00000        9.08996       -1.08996  (VIOLATED) 

   inD[41]                   8.00000        9.08873       -1.08872  (VIOLATED) 
     PIN : inD_reg_41_/Q     8.00000        9.08873       -1.08872  (VIOLATED) 

   inB[7]                    8.00000        9.07835       -1.07834  (VIOLATED) 
     PIN : inB_reg_7_/Q      8.00000        9.07835       -1.07834  (VIOLATED) 

   tmp_mult4[44]             8.00000        9.07830       -1.07830  (VIOLATED) 
     PIN : U5_tmp_reg_44_/Q  8.00000        9.07830       -1.07830  (VIOLATED) 

   tmp_mult4[38]             8.00000        9.07830       -1.07830  (VIOLATED) 
     PIN : U5_tmp_reg_38_/Q  8.00000        9.07830       -1.07830  (VIOLATED) 

   tmp_mult4[11]             8.00000        9.07830       -1.07830  (VIOLATED) 
     PIN : U5_tmp_reg_11_/Q  8.00000        9.07830       -1.07830  (VIOLATED) 

   tmp_mult4[12]             8.00000        9.07830       -1.07830  (VIOLATED) 
     PIN : U5_tmp_reg_12_/Q  8.00000        9.07830       -1.07830  (VIOLATED) 

   tmp_mult4[13]             8.00000        9.07830       -1.07830  (VIOLATED) 
     PIN : U5_tmp_reg_13_/Q  8.00000        9.07830       -1.07830  (VIOLATED) 

   tmp_mult4[54]             8.00000        9.07089       -1.07089  (VIOLATED) 
     PIN : U5_tmp_reg_54_/Q  8.00000        9.07089       -1.07089  (VIOLATED) 

   tmp_mult4[30]             8.00000        9.07089       -1.07089  (VIOLATED) 
     PIN : U5_tmp_reg_30_/Q  8.00000        9.07089       -1.07089  (VIOLATED) 

   tmp_mult4[8]              8.00000        9.07089       -1.07089  (VIOLATED) 
     PIN : U5_tmp_reg_8_/Q   8.00000        9.07089       -1.07089  (VIOLATED) 

   inB[15]                   8.00000        9.06477       -1.06477  (VIOLATED) 
     PIN : inB_reg_15_/Q     8.00000        9.06477       -1.06477  (VIOLATED) 

   tmp_mult4[3]              8.00000        9.05732       -1.05732  (VIOLATED) 
     PIN : U5_tmp_reg_3_/Q   8.00000        9.05732       -1.05732  (VIOLATED) 

   inB[59]                   8.00000        9.05596       -1.05596  (VIOLATED) 
     PIN : inB_reg_59_/Q     8.00000        9.05596       -1.05596  (VIOLATED) 

   U9/n4622                 32.00000       33.04185       -1.04185  (VIOLATED) 
     PIN : U9/U315/Y        32.00000       33.04185       -1.04185  (VIOLATED) 

   U9/n4981                 32.00000       33.04185       -1.04185  (VIOLATED) 
     PIN : U9/U314/Y        32.00000       33.04185       -1.04185  (VIOLATED) 

   U9/n6230                 32.00000       33.04185       -1.04185  (VIOLATED) 
     PIN : U9/U311/Y        32.00000       33.04185       -1.04185  (VIOLATED) 

   U6/n2050                 32.00000       33.04185       -1.04185  (VIOLATED) 
     PIN : U6/U346/Y        32.00000       33.04185       -1.04185  (VIOLATED) 

   U6/n913                  32.00000       33.04185       -1.04185  (VIOLATED) 
     PIN : U6/U351/Y        32.00000       33.04185       -1.04185  (VIOLATED) 

   U6/n4969                 32.00000       33.04185       -1.04185  (VIOLATED) 
     PIN : U6/U320/Y        32.00000       33.04185       -1.04185  (VIOLATED) 

   U6/n4618                 32.00000       33.04185       -1.04185  (VIOLATED) 
     PIN : U6/U352/Y        32.00000       33.04185       -1.04185  (VIOLATED) 

   U6/n784                  32.00000       33.04185       -1.04185  (VIOLATED) 
     PIN : U6/U330/Y        32.00000       33.04185       -1.04185  (VIOLATED) 

   inD[33]                   8.00000        9.04058       -1.04058  (VIOLATED) 
     PIN : inD_reg_33_/Q     8.00000        9.04058       -1.04058  (VIOLATED) 

   inB[60]                   8.00000        9.03934       -1.03934  (VIOLATED) 
     PIN : inB_reg_60_/Q     8.00000        9.03934       -1.03934  (VIOLATED) 

   inB[45]                   8.00000        9.03818       -1.03818  (VIOLATED) 
     PIN : inB_reg_45_/Q     8.00000        9.03818       -1.03818  (VIOLATED) 

   tmp_mult4[9]              8.00000        9.03633       -1.03633  (VIOLATED) 
     PIN : U5_tmp_reg_9_/Q   8.00000        9.03633       -1.03633  (VIOLATED) 

   tmp_mult4[23]             8.00000        9.03466       -1.03466  (VIOLATED) 
     PIN : U5_tmp_reg_23_/Q  8.00000        9.03466       -1.03466  (VIOLATED) 

   U6/n3873                 32.00000       33.03299       -1.03299  (VIOLATED) 
     PIN : U6/U2112/Y       32.00000       33.03299       -1.03299  (VIOLATED) 

   U6/n5616                 32.00000       33.03299       -1.03299  (VIOLATED) 
     PIN : U6/U318/Y        32.00000       33.03299       -1.03299  (VIOLATED) 

   tmp_mult4[55]             8.00000        9.03269       -1.03269  (VIOLATED) 
     PIN : U5_tmp_reg_55_/Q  8.00000        9.03269       -1.03269  (VIOLATED) 

   inB[19]                   8.00000        9.03077       -1.03077  (VIOLATED) 
     PIN : inB_reg_19_/Q     8.00000        9.03077       -1.03077  (VIOLATED) 

   tmp_mult4[16]             8.00000        9.02893       -1.02893  (VIOLATED) 
     PIN : U5_tmp_reg_16_/Q  8.00000        9.02893       -1.02893  (VIOLATED) 

   inB[61]                   8.00000        9.02757       -1.02757  (VIOLATED) 
     PIN : inB_reg_61_/Q     8.00000        9.02757       -1.02757  (VIOLATED) 

   tmp_mult4[43]             8.00000        9.02725       -1.02725  (VIOLATED) 
     PIN : U5_tmp_reg_43_/Q  8.00000        9.02725       -1.02725  (VIOLATED) 

   tmp_mult4[46]             8.00000        9.02725       -1.02725  (VIOLATED) 
     PIN : U5_tmp_reg_46_/Q  8.00000        9.02725       -1.02725  (VIOLATED) 

   tmp_mult4[52]             8.00000        9.02652       -1.02651  (VIOLATED) 
     PIN : U5_tmp_reg_52_/Q  8.00000        9.02652       -1.02651  (VIOLATED) 

   tmp_mult4[42]             8.00000        9.02471       -1.02471  (VIOLATED) 
     PIN : U5_tmp_reg_42_/Q  8.00000        9.02471       -1.02471  (VIOLATED) 

   inB[47]                   8.00000        9.02460       -1.02460  (VIOLATED) 
     PIN : inB_reg_47_/Q     8.00000        9.02460       -1.02460  (VIOLATED) 

   inB[17]                   8.00000        9.02378       -1.02378  (VIOLATED) 
     PIN : inB_reg_17_/Q     8.00000        9.02378       -1.02378  (VIOLATED) 

   inD[45]                   8.00000        9.02043       -1.02042  (VIOLATED) 
     PIN : inD_reg_45_/Q     8.00000        9.02043       -1.02042  (VIOLATED) 

   inD[7]                    8.00000        9.01426       -1.01426  (VIOLATED) 
     PIN : inD_reg_7_/Q      8.00000        9.01426       -1.01426  (VIOLATED) 

   inD[19]                   8.00000        9.01302       -1.01302  (VIOLATED) 
     PIN : inD_reg_19_/Q     8.00000        9.01302       -1.01302  (VIOLATED) 

   inD[47]                   8.00000        9.00724       -1.00724  (VIOLATED) 
     PIN : inD_reg_47_/Q     8.00000        9.00724       -1.00724  (VIOLATED) 

   tmp_mult4[15]             8.00000        9.00677       -1.00677  (VIOLATED) 
     PIN : U5_tmp_reg_15_/Q  8.00000        9.00677       -1.00677  (VIOLATED) 

   inD[17]                   8.00000        9.00603       -1.00603  (VIOLATED) 
     PIN : inD_reg_17_/Q     8.00000        9.00603       -1.00603  (VIOLATED) 

   inD[15]                   8.00000        9.00068       -1.00068  (VIOLATED) 
     PIN : inD_reg_15_/Q     8.00000        9.00068       -1.00068  (VIOLATED) 

   inB[54]                   8.00000        9.00058       -1.00058  (VIOLATED) 
     PIN : inB_reg_54_/Q     8.00000        9.00058       -1.00058  (VIOLATED) 

   inB[58]                   8.00000        9.00041       -1.00041  (VIOLATED) 
     PIN : inB_reg_58_/Q     8.00000        9.00041       -1.00041  (VIOLATED) 

   tmp_mult4[34]             8.00000        8.99936       -0.99936  (VIOLATED) 
     PIN : U5_tmp_reg_34_/Q  8.00000        8.99936       -0.99936  (VIOLATED) 

   inD[59]                   8.00000        8.99878       -0.99878  (VIOLATED) 
     PIN : inD_reg_59_/Q     8.00000        8.99878       -0.99878  (VIOLATED) 

   tmp_mult4[41]             8.00000        8.99269       -0.99269  (VIOLATED) 
     PIN : U5_tmp_reg_41_/Q  8.00000        8.99269       -0.99269  (VIOLATED) 

   tmp_mult4[58]             8.00000        8.99196       -0.99196  (VIOLATED) 
     PIN : U5_tmp_reg_58_/Q  8.00000        8.99196       -0.99196  (VIOLATED) 

   U9/n8186                 32.00000       32.99169       -0.99169  (VIOLATED) 
     PIN : U9/U312/Y        32.00000       32.99169       -0.99169  (VIOLATED) 

   U9/n6146                 32.00000       32.99169       -0.99169  (VIOLATED) 
     PIN : U9/U320/Y        32.00000       32.99169       -0.99169  (VIOLATED) 

   U6/n5296                 32.00000       32.99169       -0.99169  (VIOLATED) 
     PIN : U6/U345/Y        32.00000       32.99169       -0.99169  (VIOLATED) 

   U6/n8183                 32.00000       32.99169       -0.99169  (VIOLATED) 
     PIN : U6/U317/Y        32.00000       32.99169       -0.99169  (VIOLATED) 

   U6/n8548                 32.00000       32.99169       -0.99169  (VIOLATED) 
     PIN : U6/U319/Y        32.00000       32.99169       -0.99169  (VIOLATED) 

   U6/n6808                 32.00000       32.99169       -0.99169  (VIOLATED) 
     PIN : U6/U322/Y        32.00000       32.99169       -0.99169  (VIOLATED) 

   U6/n6657                 32.00000       32.99169       -0.99169  (VIOLATED) 
     PIN : U6/U323/Y        32.00000       32.99169       -0.99169  (VIOLATED) 

   U9/n3886                 32.00000       32.99169       -0.99169  (VIOLATED) 
     PIN : U9/U2114/Y       32.00000       32.99169       -0.99169  (VIOLATED) 

   U6/n6631                 32.00000       32.99169       -0.99169  (VIOLATED) 
     PIN : U6/U324/Y        32.00000       32.99169       -0.99169  (VIOLATED) 

   U6/n6003                 32.00000       32.99169       -0.99169  (VIOLATED) 
     PIN : U6/U326/Y        32.00000       32.99169       -0.99169  (VIOLATED) 

   U6/n5004                 32.00000       32.99169       -0.99169  (VIOLATED) 
     PIN : U6/U327/Y        32.00000       32.99169       -0.99169  (VIOLATED) 

   U6/n4190                 32.00000       32.99169       -0.99169  (VIOLATED) 
     PIN : U6/U329/Y        32.00000       32.99169       -0.99169  (VIOLATED) 

   U9/n7442                 32.00000       32.99169       -0.99169  (VIOLATED) 
     PIN : U9/U316/Y        32.00000       32.99169       -0.99169  (VIOLATED) 

   U9/n5626                 32.00000       32.99169       -0.99169  (VIOLATED) 
     PIN : U9/U358/Y        32.00000       32.99169       -0.99169  (VIOLATED) 

   U9/n2065                 32.00000       32.99169       -0.99169  (VIOLATED) 
     PIN : U9/U346/Y        32.00000       32.99169       -0.99169  (VIOLATED) 

   U9/n5306                 32.00000       32.99169       -0.99169  (VIOLATED) 
     PIN : U9/U345/Y        32.00000       32.99169       -0.99169  (VIOLATED) 

   U9/n931                  32.00000       32.99169       -0.99169  (VIOLATED) 
     PIN : U9/U325/Y        32.00000       32.99169       -0.99169  (VIOLATED) 

   U9/n4672                 32.00000       32.99169       -0.99169  (VIOLATED) 
     PIN : U9/U323/Y        32.00000       32.99169       -0.99169  (VIOLATED) 

   U9/n5016                 32.00000       32.99169       -0.99169  (VIOLATED) 
     PIN : U9/U322/Y        32.00000       32.99169       -0.99169  (VIOLATED) 

   U9/n6632                 32.00000       32.99169       -0.99169  (VIOLATED) 
     PIN : U9/U319/Y        32.00000       32.99169       -0.99169  (VIOLATED) 

   U9/n6658                 32.00000       32.99169       -0.99169  (VIOLATED) 
     PIN : U9/U318/Y        32.00000       32.99169       -0.99169  (VIOLATED) 

   U9/n6809                 32.00000       32.99169       -0.99169  (VIOLATED) 
     PIN : U9/U317/Y        32.00000       32.99169       -0.99169  (VIOLATED) 

   tmp_mult4[18]             8.00000        8.99146       -0.99146  (VIOLATED) 
     PIN : U5_tmp_reg_18_/Q  8.00000        8.99146       -0.99146  (VIOLATED) 

   inB[37]                   8.00000        8.99004       -0.99004  (VIOLATED) 
     PIN : inB_reg_37_/Q     8.00000        8.99004       -0.99004  (VIOLATED) 

   tmp_mult4[49]             8.00000        8.98957       -0.98957  (VIOLATED) 
     PIN : U5_tmp_reg_49_/Q  8.00000        8.98957       -0.98957  (VIOLATED) 

   inB[46]                   8.00000        8.98880       -0.98880  (VIOLATED) 
     PIN : inB_reg_46_/Q     8.00000        8.98880       -0.98880  (VIOLATED) 

   U0/n6551                 16.00000       16.98768       -0.98768  (VIOLATED) 
     PIN : U0/U957/Y        16.00000       16.98768       -0.98768  (VIOLATED) 

   tmp_mult4[25]             8.00000        8.98578       -0.98578  (VIOLATED) 
     PIN : U5_tmp_reg_25_/Q  8.00000        8.98578       -0.98578  (VIOLATED) 

   tmp_mult4[56]             8.00000        8.98455       -0.98455  (VIOLATED) 
     PIN : U5_tmp_reg_56_/Q  8.00000        8.98455       -0.98455  (VIOLATED) 

   tmp_mult4[19]             8.00000        8.98340       -0.98340  (VIOLATED) 
     PIN : U5_tmp_reg_19_/Q  8.00000        8.98340       -0.98340  (VIOLATED) 

   inB[62]                   8.00000        8.98258       -0.98258  (VIOLATED) 
     PIN : inB_reg_62_/Q     8.00000        8.98258       -0.98258  (VIOLATED) 

   tmp_mult4[53]             8.00000        8.98216       -0.98216  (VIOLATED) 
     PIN : U5_tmp_reg_53_/Q  8.00000        8.98216       -0.98216  (VIOLATED) 

   inD[60]                   8.00000        8.98216       -0.98216  (VIOLATED) 
     PIN : inD_reg_60_/Q     8.00000        8.98216       -0.98216  (VIOLATED) 

   tmp_mult4[2]              8.00000        8.98005       -0.98005  (VIOLATED) 
     PIN : U5_tmp_reg_2_/Q   8.00000        8.98005       -0.98005  (VIOLATED) 

   tmp_mult4[10]             8.00000        8.98005       -0.98005  (VIOLATED) 
     PIN : U5_tmp_reg_10_/Q  8.00000        8.98005       -0.98005  (VIOLATED) 

   inB[50]                   8.00000        8.97959       -0.97959  (VIOLATED) 
     PIN : inB_reg_50_/Q     8.00000        8.97959       -0.97959  (VIOLATED) 

   tmp_mult4[27]             8.00000        8.97838       -0.97838  (VIOLATED) 
     PIN : U5_tmp_reg_27_/Q  8.00000        8.97838       -0.97838  (VIOLATED) 

   U1/n6544                 16.00000       16.97411       -0.97411  (VIOLATED) 
     PIN : U1/U959/Y        16.00000       16.97411       -0.97411  (VIOLATED) 

   inB[44]                   8.00000        8.97342       -0.97342  (VIOLATED) 
     PIN : inB_reg_44_/Q     8.00000        8.97342       -0.97342  (VIOLATED) 

   inB[36]                   8.00000        8.97342       -0.97342  (VIOLATED) 
     PIN : inB_reg_36_/Q     8.00000        8.97342       -0.97342  (VIOLATED) 

   inD[37]                   8.00000        8.97229       -0.97229  (VIOLATED) 
     PIN : inD_reg_37_/Q     8.00000        8.97229       -0.97229  (VIOLATED) 

   tmp_mult4[45]             8.00000        8.97171       -0.97171  (VIOLATED) 
     PIN : U5_tmp_reg_45_/Q  8.00000        8.97171       -0.97171  (VIOLATED) 

   inD[46]                   8.00000        8.97105       -0.97105  (VIOLATED) 
     PIN : inD_reg_46_/Q     8.00000        8.97105       -0.97105  (VIOLATED) 

   tmp_mult4[57]             8.00000        8.97097       -0.97097  (VIOLATED) 
     PIN : U5_tmp_reg_57_/Q  8.00000        8.97097       -0.97097  (VIOLATED) 

   inD[61]                   8.00000        8.97039       -0.97039  (VIOLATED) 
     PIN : inD_reg_61_/Q     8.00000        8.97039       -0.97039  (VIOLATED) 

   inB[3]                    8.00000        8.96906       -0.96906  (VIOLATED) 
     PIN : inB_reg_3_/Q      8.00000        8.96906       -0.96906  (VIOLATED) 

   inD[55]                   8.00000        8.96801       -0.96801  (VIOLATED) 
     PIN : inD_reg_55_/Q     8.00000        8.96801       -0.96801  (VIOLATED) 

   tmp_mult4[40]             8.00000        8.96480       -0.96480  (VIOLATED) 
     PIN : U5_tmp_reg_40_/Q  8.00000        8.96480       -0.96480  (VIOLATED) 

   inB[35]                   8.00000        8.96165       -0.96165  (VIOLATED) 
     PIN : inB_reg_35_/Q     8.00000        8.96165       -0.96165  (VIOLATED) 

   tmp_mult4[51]             8.00000        8.96118       -0.96118  (VIOLATED) 
     PIN : U5_tmp_reg_51_/Q  8.00000        8.96118       -0.96118  (VIOLATED) 

   inD[44]                   8.00000        8.95567       -0.95567  (VIOLATED) 
     PIN : inD_reg_44_/Q     8.00000        8.95567       -0.95567  (VIOLATED) 

   inB[23]                   8.00000        8.95548       -0.95548  (VIOLATED) 
     PIN : inB_reg_23_/Q     8.00000        8.95548       -0.95548  (VIOLATED) 

   tmp_mult4[14]             8.00000        8.95436       -0.95436  (VIOLATED) 
     PIN : U5_tmp_reg_14_/Q  8.00000        8.95436       -0.95436  (VIOLATED) 

   inB[41]                   8.00000        8.95424       -0.95424  (VIOLATED) 
     PIN : inB_reg_41_/Q     8.00000        8.95424       -0.95424  (VIOLATED) 

   inB[43]                   8.00000        8.95424       -0.95424  (VIOLATED) 
     PIN : inB_reg_43_/Q     8.00000        8.95424       -0.95424  (VIOLATED) 

   inB[49]                   8.00000        8.95424       -0.95424  (VIOLATED) 
     PIN : inB_reg_49_/Q     8.00000        8.95424       -0.95424  (VIOLATED) 

   inD[3]                    8.00000        8.95130       -0.95130  (VIOLATED) 
     PIN : inD_reg_3_/Q      8.00000        8.95130       -0.95130  (VIOLATED) 

   inD[56]                   8.00000        8.94826       -0.94826  (VIOLATED) 
     PIN : inD_reg_56_/Q     8.00000        8.94826       -0.94826  (VIOLATED) 

   tmp_mult4[50]             8.00000        8.94760       -0.94760  (VIOLATED) 
     PIN : U5_tmp_reg_50_/Q  8.00000        8.94760       -0.94760  (VIOLATED) 

   inD[35]                   8.00000        8.94390       -0.94390  (VIOLATED) 
     PIN : inD_reg_35_/Q     8.00000        8.94390       -0.94390  (VIOLATED) 

   tmp_mult4[4]              8.00000        8.94382       -0.94382  (VIOLATED) 
     PIN : U5_tmp_reg_4_/Q   8.00000        8.94382       -0.94382  (VIOLATED) 

   inD[58]                   8.00000        8.94323       -0.94323  (VIOLATED) 
     PIN : inD_reg_58_/Q     8.00000        8.94323       -0.94323  (VIOLATED) 

   tmp_mult4[20]             8.00000        8.94258       -0.94258  (VIOLATED) 
     PIN : U5_tmp_reg_20_/Q  8.00000        8.94258       -0.94258  (VIOLATED) 

   tmp_mult4[17]             8.00000        8.94143       -0.94143  (VIOLATED) 
     PIN : U5_tmp_reg_17_/Q  8.00000        8.94143       -0.94143  (VIOLATED) 

   inB[55]                   8.00000        8.93943       -0.93943  (VIOLATED) 
     PIN : inB_reg_55_/Q     8.00000        8.93943       -0.93943  (VIOLATED) 

   U6/n5175                  8.00000        8.93811       -0.93811  (VIOLATED) 
     PIN : U6/U202/Y         8.00000        8.93811       -0.93811  (VIOLATED) 

   inD[23]                   8.00000        8.93773       -0.93773  (VIOLATED) 
     PIN : inD_reg_23_/Q     8.00000        8.93773       -0.93773  (VIOLATED) 

   inD[43]                   8.00000        8.93649       -0.93649  (VIOLATED) 
     PIN : inD_reg_43_/Q     8.00000        8.93649       -0.93649  (VIOLATED) 

   tmp_mult4[33]             8.00000        8.93641       -0.93641  (VIOLATED) 
     PIN : U5_tmp_reg_33_/Q  8.00000        8.93641       -0.93641  (VIOLATED) 

   inD[20]                   8.00000        8.93525       -0.93525  (VIOLATED) 
     PIN : inD_reg_20_/Q     8.00000        8.93525       -0.93525  (VIOLATED) 

   inB[18]                   8.00000        8.93202       -0.93202  (VIOLATED) 
     PIN : inB_reg_18_/Q     8.00000        8.93202       -0.93202  (VIOLATED) 

   inB[9]                    8.00000        8.92654       -0.92654  (VIOLATED) 
     PIN : inB_reg_9_/Q      8.00000        8.92654       -0.92654  (VIOLATED) 

   inD[62]                   8.00000        8.92540       -0.92540  (VIOLATED) 
     PIN : inD_reg_62_/Q     8.00000        8.92540       -0.92540  (VIOLATED) 

   inB[26]                   8.00000        8.92405       -0.92405  (VIOLATED) 
     PIN : inB_reg_26_/Q     8.00000        8.92405       -0.92405  (VIOLATED) 

   inD[31]                   8.00000        8.92111       -0.92111  (VIOLATED) 
     PIN : inD_reg_31_/Q     8.00000        8.92111       -0.92111  (VIOLATED) 

   inB[20]                   8.00000        8.91845       -0.91845  (VIOLATED) 
     PIN : inB_reg_20_/Q     8.00000        8.91845       -0.91845  (VIOLATED) 

   inD[54]                   8.00000        8.91550       -0.91550  (VIOLATED) 
     PIN : inD_reg_54_/Q     8.00000        8.91550       -0.91550  (VIOLATED) 

   inD[49]                   8.00000        8.91550       -0.91550  (VIOLATED) 
     PIN : inD_reg_49_/Q     8.00000        8.91550       -0.91550  (VIOLATED) 

   inD[13]                   8.00000        8.91551       -0.91551  (VIOLATED) 
     PIN : inD_reg_13_/Q     8.00000        8.91551       -0.91551  (VIOLATED) 

   tmp_mult4[39]             8.00000        8.91543       -0.91542  (VIOLATED) 
     PIN : U5_tmp_reg_39_/Q  8.00000        8.91543       -0.91542  (VIOLATED) 

   tmp_mult4[36]             8.00000        8.91543       -0.91543  (VIOLATED) 
     PIN : U5_tmp_reg_36_/Q  8.00000        8.91543       -0.91543  (VIOLATED) 

   inD[18]                   8.00000        8.91427       -0.91427  (VIOLATED) 
     PIN : inD_reg_18_/Q     8.00000        8.91427       -0.91427  (VIOLATED) 

   inB[34]                   8.00000        8.91351       -0.91351  (VIOLATED) 
     PIN : inB_reg_34_/Q     8.00000        8.91351       -0.91351  (VIOLATED) 

   inB[4]                    8.00000        8.91351       -0.91351  (VIOLATED) 
     PIN : inB_reg_4_/Q      8.00000        8.91351       -0.91351  (VIOLATED) 

   inB[57]                   8.00000        8.91228       -0.91228  (VIOLATED) 
     PIN : inB_reg_57_/Q     8.00000        8.91228       -0.91228  (VIOLATED) 

   inD[27]                   8.00000        8.90934       -0.90934  (VIOLATED) 
     PIN : inD_reg_27_/Q     8.00000        8.90934       -0.90934  (VIOLATED) 

   inD[26]                   8.00000        8.90630       -0.90630  (VIOLATED) 
     PIN : inD_reg_26_/Q     8.00000        8.90630       -0.90630  (VIOLATED) 

   inB[48]                   8.00000        8.90611       -0.90611  (VIOLATED) 
     PIN : inB_reg_48_/Q     8.00000        8.90611       -0.90611  (VIOLATED) 

   inB[27]                   8.00000        8.90611       -0.90611  (VIOLATED) 
     PIN : inB_reg_27_/Q     8.00000        8.90611       -0.90611  (VIOLATED) 

   inB[51]                   8.00000        8.90487       -0.90487  (VIOLATED) 
     PIN : inB_reg_51_/Q     8.00000        8.90487       -0.90487  (VIOLATED) 

   inB[8]                    8.00000        8.90487       -0.90487  (VIOLATED) 
     PIN : inB_reg_8_/Q      8.00000        8.90487       -0.90487  (VIOLATED) 

   inB[24]                   8.00000        8.90487       -0.90487  (VIOLATED) 
     PIN : inB_reg_24_/Q     8.00000        8.90487       -0.90487  (VIOLATED) 

   tmp_mult4[24]             8.00000        8.90292       -0.90292  (VIOLATED) 
     PIN : U5_tmp_reg_24_/Q  8.00000        8.90292       -0.90292  (VIOLATED) 

   tmp_mult4[31]             8.00000        8.90185       -0.90185  (VIOLATED) 
     PIN : U5_tmp_reg_31_/Q  8.00000        8.90185       -0.90185  (VIOLATED) 

   inB[56]                   8.00000        8.89870       -0.89870  (VIOLATED) 
     PIN : inB_reg_56_/Q     8.00000        8.89870       -0.89870  (VIOLATED) 

   inB[13]                   8.00000        8.89870       -0.89870  (VIOLATED) 
     PIN : inB_reg_13_/Q     8.00000        8.89870       -0.89870  (VIOLATED) 

   inD[25]                   8.00000        8.89576       -0.89576  (VIOLATED) 
     PIN : inD_reg_25_/Q     8.00000        8.89576       -0.89576  (VIOLATED) 

   inD[4]                    8.00000        8.89576       -0.89576  (VIOLATED) 
     PIN : inD_reg_4_/Q      8.00000        8.89576       -0.89576  (VIOLATED) 

   inD[40]                   8.00000        8.89576       -0.89576  (VIOLATED) 
     PIN : inD_reg_40_/Q     8.00000        8.89576       -0.89576  (VIOLATED) 

   inD[50]                   8.00000        8.89452       -0.89452  (VIOLATED) 
     PIN : inD_reg_50_/Q     8.00000        8.89452       -0.89452  (VIOLATED) 

   tmp_mult4[7]              8.00000        8.89277       -0.89277  (VIOLATED) 
     PIN : U5_tmp_reg_7_/Q   8.00000        8.89277       -0.89277  (VIOLATED) 

   inB[11]                   8.00000        8.89253       -0.89253  (VIOLATED) 
     PIN : inB_reg_11_/Q     8.00000        8.89253       -0.89253  (VIOLATED) 

   inB[25]                   8.00000        8.89253       -0.89253  (VIOLATED) 
     PIN : inB_reg_25_/Q     8.00000        8.89253       -0.89253  (VIOLATED) 

   inB[5]                    8.00000        8.89253       -0.89253  (VIOLATED) 
     PIN : inB_reg_5_/Q      8.00000        8.89253       -0.89253  (VIOLATED) 

   inB[29]                   8.00000        8.89253       -0.89253  (VIOLATED) 
     PIN : inB_reg_29_/Q     8.00000        8.89253       -0.89253  (VIOLATED) 

   inB[31]                   8.00000        8.89253       -0.89253  (VIOLATED) 
     PIN : inB_reg_31_/Q     8.00000        8.89253       -0.89253  (VIOLATED) 

   tmp_mult4[26]             8.00000        8.89206       -0.89206  (VIOLATED) 
     PIN : U5_tmp_reg_26_/Q  8.00000        8.89206       -0.89206  (VIOLATED) 

   inB[52]                   8.00000        8.89129       -0.89129  (VIOLATED) 
     PIN : inB_reg_52_/Q     8.00000        8.89129       -0.89129  (VIOLATED) 

   tmp_mult4[1]              8.00000        8.88980       -0.88980  (VIOLATED) 
     PIN : U5_tmp_reg_1_/Q   8.00000        8.88980       -0.88980  (VIOLATED) 

   inD[36]                   8.00000        8.88835       -0.88835  (VIOLATED) 
     PIN : inD_reg_36_/Q     8.00000        8.88835       -0.88835  (VIOLATED) 

   inD[48]                   8.00000        8.88835       -0.88835  (VIOLATED) 
     PIN : inD_reg_48_/Q     8.00000        8.88835       -0.88835  (VIOLATED) 

   inD[24]                   8.00000        8.88711       -0.88711  (VIOLATED) 
     PIN : inD_reg_24_/Q     8.00000        8.88711       -0.88711  (VIOLATED) 

   inD[51]                   8.00000        8.88711       -0.88711  (VIOLATED) 
     PIN : inD_reg_51_/Q     8.00000        8.88711       -0.88711  (VIOLATED) 

   inD[8]                    8.00000        8.88711       -0.88711  (VIOLATED) 
     PIN : inD_reg_8_/Q      8.00000        8.88711       -0.88711  (VIOLATED) 

   inB[33]                   8.00000        8.88512       -0.88512  (VIOLATED) 
     PIN : inB_reg_33_/Q     8.00000        8.88512       -0.88512  (VIOLATED) 

   tmp_mult4[59]             8.00000        8.88470       -0.88470  (VIOLATED) 
     PIN : U5_tmp_reg_59_/Q  8.00000        8.88470       -0.88470  (VIOLATED) 

   tmp_mult4[28]             8.00000        8.88087       -0.88086  (VIOLATED) 
     PIN : U5_tmp_reg_28_/Q  8.00000        8.88087       -0.88086  (VIOLATED) 

   inB[28]                   8.00000        8.87772       -0.87771  (VIOLATED) 
     PIN : inB_reg_28_/Q     8.00000        8.87772       -0.87771  (VIOLATED) 

   inB[53]                   8.00000        8.87771       -0.87771  (VIOLATED) 
     PIN : inB_reg_53_/Q     8.00000        8.87771       -0.87771  (VIOLATED) 

   inD[29]                   8.00000        8.87478       -0.87478  (VIOLATED) 
     PIN : inD_reg_29_/Q     8.00000        8.87478       -0.87478  (VIOLATED) 

   inD[34]                   8.00000        8.87477       -0.87477  (VIOLATED) 
     PIN : inD_reg_34_/Q     8.00000        8.87477       -0.87477  (VIOLATED) 

   inD[5]                    8.00000        8.87477       -0.87477  (VIOLATED) 
     PIN : inD_reg_5_/Q      8.00000        8.87477       -0.87477  (VIOLATED) 

   inD[57]                   8.00000        8.87354       -0.87354  (VIOLATED) 
     PIN : inD_reg_57_/Q     8.00000        8.87354       -0.87354  (VIOLATED) 

   tmp_mult4[47]             8.00000        8.87179       -0.87179  (VIOLATED) 
     PIN : U5_tmp_reg_47_/Q  8.00000        8.87179       -0.87179  (VIOLATED) 

   tmp_mult4[6]              8.00000        8.87179       -0.87179  (VIOLATED) 
     PIN : U5_tmp_reg_6_/Q   8.00000        8.87179       -0.87179  (VIOLATED) 

   inB[32]                   8.00000        8.87154       -0.87154  (VIOLATED) 
     PIN : inB_reg_32_/Q     8.00000        8.87154       -0.87154  (VIOLATED) 

   inD[11]                   8.00000        8.86737       -0.86737  (VIOLATED) 
     PIN : inD_reg_11_/Q     8.00000        8.86737       -0.86737  (VIOLATED) 

   U6/n5391                 16.00000       16.86727       -0.86727  (VIOLATED) 
     PIN : U6/U486/Y        16.00000       16.86727       -0.86727  (VIOLATED) 

   inB[6]                    8.00000        8.86414       -0.86414  (VIOLATED) 
     PIN : inB_reg_6_/Q      8.00000        8.86414       -0.86414  (VIOLATED) 

   inB[42]                   8.00000        8.86414       -0.86414  (VIOLATED) 
     PIN : inB_reg_42_/Q     8.00000        8.86414       -0.86414  (VIOLATED) 

   inD[28]                   8.00000        8.85996       -0.85996  (VIOLATED) 
     PIN : inD_reg_28_/Q     8.00000        8.85996       -0.85996  (VIOLATED) 

   inD[53]                   8.00000        8.85996       -0.85996  (VIOLATED) 
     PIN : inD_reg_53_/Q     8.00000        8.85996       -0.85996  (VIOLATED) 

   inD[2]                    8.00000        8.85418       -0.85418  (VIOLATED) 
     PIN : inD_reg_2_/Q      8.00000        8.85418       -0.85418  (VIOLATED) 

   inD[32]                   8.00000        8.85379       -0.85379  (VIOLATED) 
     PIN : inD_reg_32_/Q     8.00000        8.85379       -0.85379  (VIOLATED) 

   U6/n5086                 16.00000       16.85369       -0.85369  (VIOLATED) 
     PIN : U6/U417/Y        16.00000       16.85369       -0.85369  (VIOLATED) 

   inB[2]                    8.00000        8.85056       -0.85056  (VIOLATED) 
     PIN : inB_reg_2_/Q      8.00000        8.85056       -0.85056  (VIOLATED) 

   inB[38]                   8.00000        8.85056       -0.85056  (VIOLATED) 
     PIN : inB_reg_38_/Q     8.00000        8.85056       -0.85056  (VIOLATED) 

   inD[6]                    8.00000        8.84638       -0.84638  (VIOLATED) 
     PIN : inD_reg_6_/Q      8.00000        8.84638       -0.84638  (VIOLATED) 

   inD[39]                   8.00000        8.84638       -0.84638  (VIOLATED) 
     PIN : inD_reg_39_/Q     8.00000        8.84638       -0.84638  (VIOLATED) 

   inD[42]                   8.00000        8.84638       -0.84638  (VIOLATED) 
     PIN : inD_reg_42_/Q     8.00000        8.84638       -0.84638  (VIOLATED) 

   inB[39]                   8.00000        8.84315       -0.84315  (VIOLATED) 
     PIN : inB_reg_39_/Q     8.00000        8.84315       -0.84315  (VIOLATED) 

   inB[12]                   8.00000        8.83726       -0.83726  (VIOLATED) 
     PIN : inB_reg_12_/Q     8.00000        8.83726       -0.83726  (VIOLATED) 

   inB[30]                   8.00000        8.83575       -0.83575  (VIOLATED) 
     PIN : inB_reg_30_/Q     8.00000        8.83575       -0.83575  (VIOLATED) 

   inD[38]                   8.00000        8.83281       -0.83281  (VIOLATED) 
     PIN : inD_reg_38_/Q     8.00000        8.83281       -0.83281  (VIOLATED) 

   inB[14]                   8.00000        8.82834       -0.82834  (VIOLATED) 
     PIN : inB_reg_14_/Q     8.00000        8.82834       -0.82834  (VIOLATED) 

   tmp_mult5[11]             8.00000        8.82355       -0.82355  (VIOLATED) 
     PIN : U7_tmp_reg_11_/Q  8.00000        8.82355       -0.82355  (VIOLATED) 

   tmp_mult5[14]             8.00000        8.82355       -0.82355  (VIOLATED) 
     PIN : U7_tmp_reg_14_/Q  8.00000        8.82355       -0.82355  (VIOLATED) 

   tmp_mult5[53]             8.00000        8.82355       -0.82355  (VIOLATED) 
     PIN : U7_tmp_reg_53_/Q  8.00000        8.82355       -0.82355  (VIOLATED) 

   tmp_mult5[17]             8.00000        8.82355       -0.82355  (VIOLATED) 
     PIN : U7_tmp_reg_17_/Q  8.00000        8.82355       -0.82355  (VIOLATED) 

   tmp_mult5[20]             8.00000        8.82355       -0.82355  (VIOLATED) 
     PIN : U7_tmp_reg_20_/Q  8.00000        8.82355       -0.82355  (VIOLATED) 

   tmp_mult5[23]             8.00000        8.82355       -0.82355  (VIOLATED) 
     PIN : U7_tmp_reg_23_/Q  8.00000        8.82355       -0.82355  (VIOLATED) 

   tmp_mult5[26]             8.00000        8.82355       -0.82355  (VIOLATED) 
     PIN : U7_tmp_reg_26_/Q  8.00000        8.82355       -0.82355  (VIOLATED) 

   tmp_mult5[29]             8.00000        8.82355       -0.82355  (VIOLATED) 
     PIN : U7_tmp_reg_29_/Q  8.00000        8.82355       -0.82355  (VIOLATED) 

   tmp_mult5[32]             8.00000        8.82355       -0.82355  (VIOLATED) 
     PIN : U7_tmp_reg_32_/Q  8.00000        8.82355       -0.82355  (VIOLATED) 

   tmp_mult5[35]             8.00000        8.82355       -0.82355  (VIOLATED) 
     PIN : U7_tmp_reg_35_/Q  8.00000        8.82355       -0.82355  (VIOLATED) 

   tmp_mult5[38]             8.00000        8.82355       -0.82355  (VIOLATED) 
     PIN : U7_tmp_reg_38_/Q  8.00000        8.82355       -0.82355  (VIOLATED) 

   tmp_mult5[41]             8.00000        8.82355       -0.82355  (VIOLATED) 
     PIN : U7_tmp_reg_41_/Q  8.00000        8.82355       -0.82355  (VIOLATED) 

   tmp_mult5[44]             8.00000        8.82355       -0.82355  (VIOLATED) 
     PIN : U7_tmp_reg_44_/Q  8.00000        8.82355       -0.82355  (VIOLATED) 

   tmp_mult5[47]             8.00000        8.82355       -0.82355  (VIOLATED) 
     PIN : U7_tmp_reg_47_/Q  8.00000        8.82355       -0.82355  (VIOLATED) 

   tmp_mult5[50]             8.00000        8.82355       -0.82355  (VIOLATED) 
     PIN : U7_tmp_reg_50_/Q  8.00000        8.82355       -0.82355  (VIOLATED) 

   tmp_mult5[8]              8.00000        8.82355       -0.82355  (VIOLATED) 
     PIN : U7_tmp_reg_8_/Q   8.00000        8.82355       -0.82355  (VIOLATED) 

   tmp_mult5[5]              8.00000        8.82355       -0.82355  (VIOLATED) 
     PIN : U7_tmp_reg_5_/Q   8.00000        8.82355       -0.82355  (VIOLATED) 

   tmp_mult5[56]             8.00000        8.82355       -0.82355  (VIOLATED) 
     PIN : U7_tmp_reg_56_/Q  8.00000        8.82355       -0.82355  (VIOLATED) 

   tmp_mult5[59]             8.00000        8.82355       -0.82355  (VIOLATED) 
     PIN : U7_tmp_reg_59_/Q  8.00000        8.82355       -0.82355  (VIOLATED) 

   tmp_mult5[62]             8.00000        8.82355       -0.82355  (VIOLATED) 
     PIN : U7_tmp_reg_62_/Q  8.00000        8.82355       -0.82355  (VIOLATED) 

   inD[12]                   8.00000        8.81950       -0.81950  (VIOLATED) 
     PIN : inD_reg_12_/Q     8.00000        8.81950       -0.81950  (VIOLATED) 

   inD[30]                   8.00000        8.81799       -0.81799  (VIOLATED) 
     PIN : inD_reg_30_/Q     8.00000        8.81799       -0.81799  (VIOLATED) 

   inD[14]                   8.00000        8.81059       -0.81059  (VIOLATED) 
     PIN : inD_reg_14_/Q     8.00000        8.81059       -0.81059  (VIOLATED) 

   tmp_mult4[21]             8.00000        8.80695       -0.80695  (VIOLATED) 
     PIN : U5_tmp_reg_21_/Q  8.00000        8.80695       -0.80695  (VIOLATED) 

   U1/n4417                  8.00000        8.80050       -0.80050  (VIOLATED) 
     PIN : U1/U137/Y         8.00000        8.80050       -0.80050  (VIOLATED) 

   U6/n4509                  8.00000        8.80050       -0.80050  (VIOLATED) 
     PIN : U6/U41/Y          8.00000        8.80050       -0.80050  (VIOLATED) 

   U0/n4417                  8.00000        8.80050       -0.80050  (VIOLATED) 
     PIN : U0/U142/Y         8.00000        8.80050       -0.80050  (VIOLATED) 

   U9/n4516                  8.00000        8.80050       -0.80050  (VIOLATED) 
     PIN : U9/U31/Y          8.00000        8.80050       -0.80050  (VIOLATED) 

   U6/n5173                 16.00000       16.78552       -0.78552  (VIOLATED) 
     PIN : U6/U489/Y        16.00000       16.78552       -0.78552  (VIOLATED) 

   sinA                     32.00000       32.77356       -0.77355  (VIOLATED) 
     PORT: sinA             32.00000       32.77356       -0.77355  (VIOLATED) 

   inB[10]                   8.00000        8.76663       -0.76663  (VIOLATED) 
     PIN : inB_reg_10_/Q     8.00000        8.76663       -0.76663  (VIOLATED) 

   U9/n4830                 32.00000       32.76244       -0.76243  (VIOLATED) 
     PIN : U9/U335/Y        32.00000       32.76244       -0.76243  (VIOLATED) 

   U6/n5595                 32.00000       32.74979       -0.74979  (VIOLATED) 
     PIN : U6/U343/Y        32.00000       32.74979       -0.74979  (VIOLATED) 

   U0/n8                    64.00000       64.74048       -0.74048  (VIOLATED) 
     PIN : U0/U127/Y        64.00000       64.74048       -0.74048  (VIOLATED) 

   U6/n5594                 32.00000       32.72880       -0.72880  (VIOLATED) 
     PIN : U6/U350/Y        32.00000       32.72880       -0.72880  (VIOLATED) 

   tmp_mult4[5]              8.00000        8.72301       -0.72301  (VIOLATED) 
     PIN : U5_tmp_reg_5_/Q   8.00000        8.72301       -0.72301  (VIOLATED) 

   n2029                    16.00000       16.71135       -0.71135  (VIOLATED) 
     PIN : U687/Y           16.00000       16.71135       -0.71135  (VIOLATED) 

   n2031                    16.00000       16.71135       -0.71135  (VIOLATED) 
     PIN : U702/Y           16.00000       16.71135       -0.71135  (VIOLATED) 

   n447                     16.00000       16.71135       -0.71135  (VIOLATED) 
     PIN : U701/Y           16.00000       16.71135       -0.71135  (VIOLATED) 

   n2032                    16.00000       16.71135       -0.71135  (VIOLATED) 
     PIN : U700/Y           16.00000       16.71135       -0.71135  (VIOLATED) 

   n445                     16.00000       16.71135       -0.71135  (VIOLATED) 
     PIN : U699/Y           16.00000       16.71135       -0.71135  (VIOLATED) 

   n1152                    16.00000       16.71135       -0.71135  (VIOLATED) 
     PIN : U688/Y           16.00000       16.71135       -0.71135  (VIOLATED) 

   n1843                    16.00000       16.71135       -0.71135  (VIOLATED) 
     PIN : U689/Y           16.00000       16.71135       -0.71135  (VIOLATED) 

   n2027                    16.00000       16.71135       -0.71135  (VIOLATED) 
     PIN : U693/Y           16.00000       16.71135       -0.71135  (VIOLATED) 

   n446                     16.00000       16.71135       -0.71135  (VIOLATED) 
     PIN : U697/Y           16.00000       16.71135       -0.71135  (VIOLATED) 

   n1846                    16.00000       16.71135       -0.71135  (VIOLATED) 
     PIN : U698/Y           16.00000       16.71135       -0.71135  (VIOLATED) 

   U6/n7432                 32.00000       32.69424       -0.69424  (VIOLATED) 
     PIN : U6/U347/Y        32.00000       32.69424       -0.69424  (VIOLATED) 

   inB[63]                   8.00000        8.69324       -0.69324  (VIOLATED) 
     PIN : inB_reg_63_/Q     8.00000        8.69324       -0.69324  (VIOLATED) 

   U9/n6035                 32.00000       32.68683       -0.68683  (VIOLATED) 
     PIN : U9/U344/Y        32.00000       32.68683       -0.68683  (VIOLATED) 

   U9/n8447                 32.00000       32.68683       -0.68683  (VIOLATED) 
     PIN : U9/U353/Y        32.00000       32.68683       -0.68683  (VIOLATED) 

   U6/n8427                 32.00000       32.65227       -0.65227  (VIOLATED) 
     PIN : U6/U348/Y        32.00000       32.65227       -0.65227  (VIOLATED) 

   inD[63]                   8.00000        8.63606       -0.63606  (VIOLATED) 
     PIN : inD_reg_63_/Q     8.00000        8.63606       -0.63606  (VIOLATED) 

   U6/n4460                  8.00000        8.63541       -0.63541  (VIOLATED) 
     PIN : U6/U203/Y         8.00000        8.63541       -0.63541  (VIOLATED) 

   U6/n6036                 32.00000       32.63433       -0.63432  (VIOLATED) 
     PIN : U6/U344/Y        32.00000       32.63433       -0.63432  (VIOLATED) 

   U6/n1715                 16.00000       16.63243       -0.63242  (VIOLATED) 
     PIN : U6/U425/Y        16.00000       16.63243       -0.63242  (VIOLATED) 

   tmp_mult4[37]             8.00000        8.62309       -0.62309  (VIOLATED) 
     PIN : U5_tmp_reg_37_/Q  8.00000        8.62309       -0.62309  (VIOLATED) 

   U6/n21                   16.00000       16.61997       -0.61997  (VIOLATED) 
     PIN : U6/U107/Y        16.00000       16.61997       -0.61997  (VIOLATED) 

   U9/n7279                 32.00000       32.61031       -0.61030  (VIOLATED) 
     PIN : U9/U342/Y        32.00000       32.61031       -0.61030  (VIOLATED) 

   inA[14]                   8.00000        8.60774       -0.60774  (VIOLATED) 
     PIN : inA_reg_14_/Q     8.00000        8.60774       -0.60774  (VIOLATED) 

   inA[5]                    8.00000        8.60774       -0.60774  (VIOLATED) 
     PIN : inA_reg_5_/Q      8.00000        8.60774       -0.60774  (VIOLATED) 

   inA[8]                    8.00000        8.60774       -0.60774  (VIOLATED) 
     PIN : inA_reg_8_/Q      8.00000        8.60774       -0.60774  (VIOLATED) 

   inA[62]                   8.00000        8.60774       -0.60774  (VIOLATED) 
     PIN : inA_reg_62_/Q     8.00000        8.60774       -0.60774  (VIOLATED) 

   inA[59]                   8.00000        8.60774       -0.60774  (VIOLATED) 
     PIN : inA_reg_59_/Q     8.00000        8.60774       -0.60774  (VIOLATED) 

   inA[56]                   8.00000        8.60774       -0.60774  (VIOLATED) 
     PIN : inA_reg_56_/Q     8.00000        8.60774       -0.60774  (VIOLATED) 

   inA[53]                   8.00000        8.60774       -0.60774  (VIOLATED) 
     PIN : inA_reg_53_/Q     8.00000        8.60774       -0.60774  (VIOLATED) 

   inA[50]                   8.00000        8.60774       -0.60774  (VIOLATED) 
     PIN : inA_reg_50_/Q     8.00000        8.60774       -0.60774  (VIOLATED) 

   inA[47]                   8.00000        8.60774       -0.60774  (VIOLATED) 
     PIN : inA_reg_47_/Q     8.00000        8.60774       -0.60774  (VIOLATED) 

   inA[44]                   8.00000        8.60774       -0.60774  (VIOLATED) 
     PIN : inA_reg_44_/Q     8.00000        8.60774       -0.60774  (VIOLATED) 

   inA[41]                   8.00000        8.60774       -0.60774  (VIOLATED) 
     PIN : inA_reg_41_/Q     8.00000        8.60774       -0.60774  (VIOLATED) 

   inA[38]                   8.00000        8.60774       -0.60774  (VIOLATED) 
     PIN : inA_reg_38_/Q     8.00000        8.60774       -0.60774  (VIOLATED) 

   inA[35]                   8.00000        8.60774       -0.60774  (VIOLATED) 
     PIN : inA_reg_35_/Q     8.00000        8.60774       -0.60774  (VIOLATED) 

   inA[32]                   8.00000        8.60774       -0.60774  (VIOLATED) 
     PIN : inA_reg_32_/Q     8.00000        8.60774       -0.60774  (VIOLATED) 

   inA[29]                   8.00000        8.60774       -0.60774  (VIOLATED) 
     PIN : inA_reg_29_/Q     8.00000        8.60774       -0.60774  (VIOLATED) 

   inA[26]                   8.00000        8.60774       -0.60774  (VIOLATED) 
     PIN : inA_reg_26_/Q     8.00000        8.60774       -0.60774  (VIOLATED) 

   inA[23]                   8.00000        8.60774       -0.60774  (VIOLATED) 
     PIN : inA_reg_23_/Q     8.00000        8.60774       -0.60774  (VIOLATED) 

   inA[11]                   8.00000        8.60774       -0.60774  (VIOLATED) 
     PIN : inA_reg_11_/Q     8.00000        8.60774       -0.60774  (VIOLATED) 

   inA[20]                   8.00000        8.60774       -0.60774  (VIOLATED) 
     PIN : inA_reg_20_/Q     8.00000        8.60774       -0.60774  (VIOLATED) 

   inA[17]                   8.00000        8.60774       -0.60774  (VIOLATED) 
     PIN : inA_reg_17_/Q     8.00000        8.60774       -0.60774  (VIOLATED) 

   inC[5]                    8.00000        8.58998       -0.58998  (VIOLATED) 
     PIN : inC_reg_5_/Q      8.00000        8.58998       -0.58998  (VIOLATED) 

   inC[35]                   8.00000        8.58998       -0.58998  (VIOLATED) 
     PIN : inC_reg_35_/Q     8.00000        8.58998       -0.58998  (VIOLATED) 

   inC[32]                   8.00000        8.58998       -0.58998  (VIOLATED) 
     PIN : inC_reg_32_/Q     8.00000        8.58998       -0.58998  (VIOLATED) 

   inC[29]                   8.00000        8.58998       -0.58998  (VIOLATED) 
     PIN : inC_reg_29_/Q     8.00000        8.58998       -0.58998  (VIOLATED) 

   inC[26]                   8.00000        8.58998       -0.58998  (VIOLATED) 
     PIN : inC_reg_26_/Q     8.00000        8.58998       -0.58998  (VIOLATED) 

   inC[8]                    8.00000        8.58998       -0.58998  (VIOLATED) 
     PIN : inC_reg_8_/Q      8.00000        8.58998       -0.58998  (VIOLATED) 

   inC[23]                   8.00000        8.58998       -0.58998  (VIOLATED) 
     PIN : inC_reg_23_/Q     8.00000        8.58998       -0.58998  (VIOLATED) 

   inC[20]                   8.00000        8.58998       -0.58998  (VIOLATED) 
     PIN : inC_reg_20_/Q     8.00000        8.58998       -0.58998  (VIOLATED) 

   inC[17]                   8.00000        8.58998       -0.58998  (VIOLATED) 
     PIN : inC_reg_17_/Q     8.00000        8.58998       -0.58998  (VIOLATED) 

   inC[14]                   8.00000        8.58998       -0.58998  (VIOLATED) 
     PIN : inC_reg_14_/Q     8.00000        8.58998       -0.58998  (VIOLATED) 

   inC[11]                   8.00000        8.58998       -0.58998  (VIOLATED) 
     PIN : inC_reg_11_/Q     8.00000        8.58998       -0.58998  (VIOLATED) 

   inC[50]                   8.00000        8.58998       -0.58998  (VIOLATED) 
     PIN : inC_reg_50_/Q     8.00000        8.58998       -0.58998  (VIOLATED) 

   inC[38]                   8.00000        8.58998       -0.58998  (VIOLATED) 
     PIN : inC_reg_38_/Q     8.00000        8.58998       -0.58998  (VIOLATED) 

   inC[47]                   8.00000        8.58998       -0.58998  (VIOLATED) 
     PIN : inC_reg_47_/Q     8.00000        8.58998       -0.58998  (VIOLATED) 

   inC[53]                   8.00000        8.58998       -0.58998  (VIOLATED) 
     PIN : inC_reg_53_/Q     8.00000        8.58998       -0.58998  (VIOLATED) 

   inC[56]                   8.00000        8.58998       -0.58998  (VIOLATED) 
     PIN : inC_reg_56_/Q     8.00000        8.58998       -0.58998  (VIOLATED) 

   inC[41]                   8.00000        8.58998       -0.58998  (VIOLATED) 
     PIN : inC_reg_41_/Q     8.00000        8.58998       -0.58998  (VIOLATED) 

   inC[59]                   8.00000        8.58998       -0.58998  (VIOLATED) 
     PIN : inC_reg_59_/Q     8.00000        8.58998       -0.58998  (VIOLATED) 

   inC[62]                   8.00000        8.58998       -0.58998  (VIOLATED) 
     PIN : inC_reg_62_/Q     8.00000        8.58998       -0.58998  (VIOLATED) 

   inC[44]                   8.00000        8.58998       -0.58998  (VIOLATED) 
     PIN : inC_reg_44_/Q     8.00000        8.58998       -0.58998  (VIOLATED) 

   U9/n7451                 32.00000       32.58932       -0.58931  (VIOLATED) 
     PIN : U9/U340/Y        32.00000       32.58932       -0.58931  (VIOLATED) 

   U9/n8269                 32.00000       32.56397       -0.56397  (VIOLATED) 
     PIN : U9/U349/Y        32.00000       32.56397       -0.56397  (VIOLATED) 

   tmp_mult4[29]             8.00000        8.54656       -0.54656  (VIOLATED) 
     PIN : U5_tmp_reg_29_/Q  8.00000        8.54656       -0.54656  (VIOLATED) 

   U6/n1163                  8.00000        8.37417       -0.37417  (VIOLATED) 
     PIN : U6/U193/Y         8.00000        8.37417       -0.37417  (VIOLATED) 

   U6/n3029                  8.00000        8.37417       -0.37417  (VIOLATED) 
     PIN : U6/U140/Y         8.00000        8.37417       -0.37417  (VIOLATED) 

   U6/n4258                  8.00000        8.37417       -0.37417  (VIOLATED) 
     PIN : U6/U141/Y         8.00000        8.37417       -0.37417  (VIOLATED) 

   U6/n5226                  8.00000        8.37417       -0.37417  (VIOLATED) 
     PIN : U6/U143/Y         8.00000        8.37417       -0.37417  (VIOLATED) 

   U6/n5981                  8.00000        8.37417       -0.37417  (VIOLATED) 
     PIN : U6/U145/Y         8.00000        8.37417       -0.37417  (VIOLATED) 

   U6/n2314                  8.00000        8.37417       -0.37417  (VIOLATED) 
     PIN : U6/U164/Y         8.00000        8.37417       -0.37417  (VIOLATED) 

   U6/n1701                  8.00000        8.37417       -0.37417  (VIOLATED) 
     PIN : U6/U180/Y         8.00000        8.37417       -0.37417  (VIOLATED) 

   U6/n1328                  8.00000        8.37417       -0.37417  (VIOLATED) 
     PIN : U6/U194/Y         8.00000        8.37417       -0.37417  (VIOLATED) 

   U6/n8822                 32.00000       32.37024       -0.37024  (VIOLATED) 
     PIN : U6/U7551/Y       32.00000       32.37024       -0.37024  (VIOLATED) 

   U0/n8690                 32.00000       32.37024       -0.37024  (VIOLATED) 
     PIN : U0/U230/Y        32.00000       32.37024       -0.37024  (VIOLATED) 

   U9/n3355                  8.00000        8.36531       -0.36531  (VIOLATED) 
     PIN : U9/U157/Y         8.00000        8.36531       -0.36531  (VIOLATED) 

   U9/n8071                  8.00000        8.36531       -0.36531  (VIOLATED) 
     PIN : U9/U74/Y          8.00000        8.36531       -0.36531  (VIOLATED) 

   U6/n3894                  8.00000        8.36531       -0.36531  (VIOLATED) 
     PIN : U6/U190/Y         8.00000        8.36531       -0.36531  (VIOLATED) 

   U6/n5561                  8.00000        8.36531       -0.36531  (VIOLATED) 
     PIN : U6/U163/Y         8.00000        8.36531       -0.36531  (VIOLATED) 

   in2[25]                  32.00000       32.33302       -0.33302  (VIOLATED) 
     PORT: in2[25]          32.00000       32.33302       -0.33302  (VIOLATED) 

   U6/n6782                 16.00000       16.32223       -0.32223  (VIOLATED) 
     PIN : U6/U1143/Y       16.00000       16.32223       -0.32223  (VIOLATED) 

   n391                     32.00000       32.30860       -0.30860  (VIOLATED) 
     PIN : U664/Y           32.00000       32.30860       -0.30860  (VIOLATED) 

   U9/n8356                  8.00000        8.29487       -0.29487  (VIOLATED) 
     PIN : U9/U4516/Y        8.00000        8.29487       -0.29487  (VIOLATED) 

   inC[2]                    8.00000        8.24821       -0.24821  (VIOLATED) 
     PIN : inC_reg_2_/Q      8.00000        8.24821       -0.24821  (VIOLATED) 

   n2116                     8.00000        8.22545       -0.22545  (VIOLATED) 
     PIN : U726/Y            8.00000        8.22545       -0.22545  (VIOLATED) 

   U6/n8385                 16.00000       16.21306       -0.21305  (VIOLATED) 
     PIN : U6/U2763/Y       16.00000       16.21306       -0.21305  (VIOLATED) 

   U9/n6536                 32.00000       32.20447       -0.20447  (VIOLATED) 
     PIN : U9/U332/Y        32.00000       32.20447       -0.20447  (VIOLATED) 

   U9/n5187                  8.00000        8.08157       -0.08157  (VIOLATED) 
     PIN : U9/U177/Y         8.00000        8.08157       -0.08157  (VIOLATED) 

   U0/n3805                 32.00000       32.06209       -0.06209  (VIOLATED) 
     PIN : U0/U226/Y        32.00000       32.06209       -0.06209  (VIOLATED) 

   U1/n7213                 32.00000       32.06209       -0.06209  (VIOLATED) 
     PIN : U1/U1991/Y       32.00000       32.06209       -0.06209  (VIOLATED) 

   U1/n3253                 32.00000       32.06209       -0.06209  (VIOLATED) 
     PIN : U1/U224/Y        32.00000       32.06209       -0.06209  (VIOLATED) 

   U1/n5463                 32.00000       32.06209       -0.06209  (VIOLATED) 
     PIN : U1/U207/Y        32.00000       32.06209       -0.06209  (VIOLATED) 

   U1/n8272                 32.00000       32.06209       -0.06209  (VIOLATED) 
     PIN : U1/U185/Y        32.00000       32.06209       -0.06209  (VIOLATED) 

  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 950

   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 950
1
redirect -tee -file ../reports/icc2/design_physical_floorplan.rpt {report_design -physical}
Warning: The option '-physical' has been deprecated and is scheduled to be removed in a future release. Please use report_design -help to see the latest supported options of command report_design. (NDMUI-332)
****************************************
Report : design
        -physical
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:00:10 2024
****************************************

Physical Information:
  Total moveable cell area: 127606.719
  Total fixed cell area: 0.000
  Total physical cell area: 127606.719
  Core area: {20 20} {446.816 446.36}
                                  Count                           Area
  TOTAL LEAF CELLS                34566                     127606.719
1
redirect -tee -file ../reports/icc2/design_physical_floorplan.rpt {report_design}
****************************************
Report : design
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:00:10 2024
****************************************

Total number of std cells in library : 291
Total number of dont_use lib cells   : 12
Total number of dont_touch lib cells : 12
Total number of buffers              : 11
Total number of inverters            : 15
Total number of flip-flops           : 102
Total number of latches              : 12
Total number of ICGs                 : 12

Cell Instance Type  Count         Area
--------------------------------------
TOTAL LEAF CELLS    34566 127606.71898
Standard cells      34566 127606.71898
Hard macro cells        0      0.00000
Soft macro cells        0      0.00000
Always on cells         0      0.00000
Physical only           0      0.00000
Fixed cells             0      0.00000
Moveable cells      34566 127606.71898
Sequential           2180  15513.45805
Buffer/inverter      2820   4415.75200
ICG cells               0      0.00000

Logic Hierarchies                    : 4
Design Masters count                 : 33
Total Flat nets count                : 40281
Total FloatingNets count             : 0
Total no of Ports                    : 139
Number of Master Clocks in design    : 1
Number of Generated Clocks in design : 0
Number of Path Groups in design      : 7 (1 of them Non Default)
Number of Scan Chains in design      : 0
List of Modes                        : default
List of Corners                      : default
List of Scenarios                    : default

Core Area                            : 181977.26976
Chip Area                            : 217704.30976
Total Site Row Area                  : 181977.270
Number of Blockages                  : 0
Total area of Blockages              : 0.000
Number of Power Domains              : 1
Number of Voltage Areas              : 1
Number of Group Bounds               : 0
Number of Exclusive MoveBounds       : 0
Number of Hard or Soft MoveBounds    : 0
Number of Multibit Registers         : 0
Number of Multibit LS/ISO Cells      : 0
Number of Top Level RP Groups        : 0
Number of Tech Layers                : 71 (61 of them have unknown routing dir.)

Total wire length                    : 0.00000 micron
Total number of wires                : 0
Total number of contacts             : 39424
1
redirect -tee -file ../reports/icc2/congestion_floorplan.rpt {report_congestion}
****************************************
Report : congestion
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:00:10 2024
****************************************

Layer     |    overflow     |                 # GRCs has
Name      |  total  |  max  | overflow (%)         | max overflow
---------------------------------------------------------------
Both Dirs |       0 |     0 |       0  ( 0.00000%) |       0
H routing |       0 |     0 |       0  ( 0.00000%) |       0
V routing |       0 |     0 |       0  ( 0.00000%) |       0

1
# Save block
rename_block -to_block MYTOP/floorplan
{MYLIB:MYTOP/floorplan.design}
save_block
Information: Saving block 'MYLIB:MYTOP/floorplan.design'
1
########################################
#        Placement Optimization        #
########################################
check_design -checks pre_placement_stage
****************************************
 Report : check_design 
 Options: { pre_placement_stage }
 Design : MYTOP
 Version: S-2021.06-SP2
 Date   : Mon Sep  9 12:00:11 2024
****************************************

Running mega-check 'pre_placement_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'rp_constraints'
    Running atomic-check 'timing'
    Running atomic-check 'hier_pre_placement'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  ----------------------------------------------------------------------------------------------------
  Total 1 EMS messages : 0 errors, 0 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  NDMUI-173           1          There are no relative placement groups in the design.
  ----------------------------------------------------------------------------------------------------
  Total 1 non-EMS messages : 0 errors, 0 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2024Sep09120011.log'.
1
check_design -checks physical_constraints
****************************************
 Report : check_design 
 Options: { physical_constraints }
 Design : MYTOP
 Version: S-2021.06-SP2
 Date   : Mon Sep  9 12:00:12 2024
****************************************

Running atomic-check 'physical_constraints'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DCHK-104     Info   6          The layer '%layer' does not contain any PG shapes.
  DCHK-105     Warn   44         The spacing of layer '%layer' is greater than the difference of ...
  ----------------------------------------------------------------------------------------------------
  Total 50 EMS messages : 0 errors, 44 warnings, 6 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Total 0 non-EMS messages : 0 errors, 0 warnings, 0 info.
  ----------------------------------------------------------------------------------------------------

Warning: EMS database "check_design.ems" already exists, over-writing it. (EMS-040)

Information: EMS database is saved to file 'check_design.ems'.
1
mark_clock_trees
Mark clock trees...
Information: Mark Clock Trees will work on the following scenarios. (CTS-101)
   default	(Mode: default; Corner: default)
Information: Mark Clock Trees will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Marking clock synthesized attributes

1
set_app_options -name opt.tie_cell.max_fanout -value 8
opt.tie_cell.max_fanout 8
# Placement legalizer and run without scandef
#set_app_options -name place.legalize.enable_advanced_legalizer -value true
set_app_options -name place.coarse.continue_on_missing_scandef -value true
place.coarse.continue_on_missing_scandef true
# Placement optimization
place_opt
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2024-09-09 12:00:12 / Session: 0.04 hr / Command: 0.00 hr / Memory: 665 MB (FLW-8100)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (4468160 4463600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2024-09-09 12:00:13 / Session: 0.04 hr / Command: 0.00 hr / Memory: 665 MB (FLW-8100)


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2024-09-09 12:00:13 / Session: 0.04 hr / Command: 0.00 hr / Memory: 665 MB (FLW-8100)
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   default	(Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 0 ICGs are unique in the design. (CTS-126)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       0
    Merged                    0
    Survived                  0
    Removed                   0
    ICG at the end            0


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (4468160 4463600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
ORB: Nominal = 0.0353099  Design MT = inf  Target = 0.1379206 (3.906 nominal)  MaxRC = 0.096226
Info: embedded eLpp will optimize for scenario default
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 7 ****
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
****** eLpp weights (no caps)
Number of nets: 40279, of which 40278 non-clock nets
Number of nets with 0 toggle rate: 2782
Max toggle rate = 0.4, average toggle rate = 0.0103736
Max non-clock toggle rate = 0.0418701
eLpp weight range = (0, 38.5592)
*** 2 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  
Number of nets with non-default weights: 40279
Amt power = 0.1
Non-default weight range: (0.9, 4.75592)
Information: Automatic repeater spreading is enabled.
Restructuring in 5 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Using worst RC corner 'default' for buffer aware analysis.
DTDP placement: scenario=default
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Creating placement from scratch.
coarse place 0% done.
Selected 1953 sequential cells for slack balancing.
coarse place 6% done.
coarse place 11% done.
coarse place 17% done.
coarse place 22% done.
coarse place 28% done.
coarse place 33% done.
coarse place 39% done.
coarse place 44% done.
coarse place 50% done.
coarse place 56% done.
coarse place 61% done.
coarse place 67% done.
coarse place 72% done.
coarse place 78% done.
coarse place 83% done.
coarse place 89% done.
coarse place 94% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.00048e+10
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
START_CMD: optimize_dft        CPU:    234 s ( 0.06 hr) ELAPSE:    202 s ( 0.06 hr) MEM-PEAK:   794 Mb Mon Sep  9 12:00:56 2024
END_CMD: optimize_dft          CPU:    234 s ( 0.06 hr) ELAPSE:    202 s ( 0.06 hr) MEM-PEAK:   794 Mb Mon Sep  9 12:00:56 2024
----------------------------------------------------------------
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2024-09-09 12:00:56 / Session: 0.06 hr / Command: 0.01 hr / Memory: 794 MB (FLW-8100)


Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2024-09-09 12:00:56 / Session: 0.06 hr / Command: 0.01 hr / Memory: 794 MB (FLW-8100)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2024-09-09 12:00:56 / Session: 0.06 hr / Command: 0.01 hr / Memory: 794 MB (FLW-8100)


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2024-09-09 12:00:56 / Session: 0.06 hr / Command: 0.01 hr / Memory: 794 MB (FLW-8100)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0793 seconds to build cellmap data
Total 0.6213 seconds to load 34566 cell instances into cellmap, 34566 cells are off site row
Moveable cells: 34566; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2079, cell height 1.6720, cell area 3.6917 for total 34566 placed and application fixed cells
Information: Current block utilization is '0.70120', effective utilization is '0.70122'. (OPT-055)
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/floorplan.design'. (TIM-125)
Information: Design Average RC for design MYTOP  (NEX-011)
Information: r = 1.791325 ohm/um, via_r = 0.506633 ohm/cut, c = 0.083937 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.625776 ohm/cut, c = 0.098033 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'MYTOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40279, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 40278, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 1.822507, TNS = 47.560510, NVP = 67

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:24     1.823    47.561 1.276e+05    42.292 63772.969       608      2212         0     0.000       794 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario default  WNS = 1.822507, TNS = 47.560510, NVP = 67

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:31     1.823    47.561 1.276e+05    42.292 63772.969       608      2212         0     0.000       831 

Corner Scaling is off, multiplier is 1.000000

    Scenario default  WNS = 1.822507, TNS = 47.560510, NVP = 67
    Scenario default  WNHS = 0.068216, TNHS = 63.140226, NHVP = 1183

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:03:32     1.823    47.561 1.276e+05    42.292 63772.969       608      2212         0     0.000       835    -0.068

ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
ORB: Nominal = 0.0353099  Design MT = inf  Target = 0.1379206 (3.906 nominal)  MaxRC = 0.096226
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
ORB: Nominal = 0.0353099  Design MT = inf  Target = 0.1379206 (3.906 nominal)  MaxRC = 0.096226
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
ORB: Nominal = 0.0353099  Design MT = inf  Target = 0.1379206 (3.906 nominal)  MaxRC = 0.096226
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
ORB: Nominal = 0.0353099  Design MT = inf  Target = 0.1379206 (3.906 nominal)  MaxRC = 0.096226
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
ORB: Nominal = 0.0353099  Design MT = inf  Target = 0.1379206 (3.906 nominal)  MaxRC = 0.096226
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
ORB: Nominal = 0.0353099  Design MT = inf  Target = 0.1379206 (3.906 nominal)  MaxRC = 0.096226
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
ORB: Nominal = 0.0353099  Design MT = inf  Target = 0.1379206 (3.906 nominal)  MaxRC = 0.096226
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
ORB: Nominal = 0.0353099  Design MT = inf  Target = 0.1379206 (3.906 nominal)  MaxRC = 0.096226
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Found 1496 buffer-tree drivers
Core Area = 50 X 50 ()
GRE layer bins: None-None, M1-M2, M3-M4, M5-M6

Bin                         Count      OptDist      MinLen
-------------------------------------------------------------
None-None                   40279          0.0         0.0
M1-M2                           0          0.0         0.0
M3-M4                           0          0.0         0.0
M5-M6                           0          0.0         0.0
-------------------------------------------------------------
Total                           0


Roi-HfsDrc SN: 1798569713 435980330 0 (1220.010376)

Processing Buffer Trees  (ROI) ... 

    [150]  10% ...
    [300]  20% ...
    [450]  30% ...
    [600]  40% ...
    [750]  50% ...
    [900]  60% ...
    [1050]  70% ...
    [1200]  80% ...
    [1350]  90% ...
    [1496] 100%  Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:          608         2012
  Inverters:          460          780
------------ ------------ ------------
      Total:         1068         2792
------------ ------------ ------------

Number of Drivers Sized: 468 [31.28%]
                      P: 188 [12.57%]
                      N: 280 [18.72%]


Bin                         Count      OptDist      MinLen
-------------------------------------------------------------
None-None                   42003          0.0         0.0
M1-M2                           0          0.0         0.0
M3-M4                           0          0.0         0.0
M5-M6                           0          0.0         0.0
-------------------------------------------------------------
Total                           0

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 33.33 sec ELAPSE 0 hr : 0 min : 9.32 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 920940 K / inuse 915684 K
Information: The net parasitics of block MYTOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/floorplan.design'. (TIM-125)
Information: Design Average RC for design MYTOP  (NEX-011)
Information: r = 1.791009 ohm/um, via_r = 0.506254 ohm/cut, c = 0.083892 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.625776 ohm/cut, c = 0.096897 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'MYTOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 42003, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 42002, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.369927, TNS = 2.266189, NVP = 15

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:42     0.370     2.266 1.378e+05     0.195   592.807      2012      2532         0     0.000       902 


    Scenario default  WNS = 0.369927, TNS = 2.266189, NVP = 15

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:42     0.370     2.266 1.378e+05     0.195   592.807      2012      2532         0     0.000       902 

Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2024-09-09 12:01:17 / Session: 0.06 hr / Command: 0.02 hr / Memory: 903 MB (FLW-8100)


Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2024-09-09 12:01:17 / Session: 0.06 hr / Command: 0.02 hr / Memory: 903 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2024-09-09 12:01:17 / Session: 0.06 hr / Command: 0.02 hr / Memory: 903 MB (FLW-8100)


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2024-09-09 12:01:17 / Session: 0.06 hr / Command: 0.02 hr / Memory: 903 MB (FLW-8100)

Information: The net parasitics of block MYTOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/floorplan.design'. (TIM-125)
Information: Design Average RC for design MYTOP  (NEX-011)
Information: r = 1.791009 ohm/um, via_r = 0.506254 ohm/cut, c = 0.083892 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.625776 ohm/cut, c = 0.096897 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (4468160 4463600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'MYTOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 42003, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 42002, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.369239, TNS = 2.256417, NVP = 15

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:44     0.369     2.256 1.378e+05     0.195   592.807      2012      2532         0     0.000       902 

Running initial optimization step.
Place-opt command begin                   CPU:   298 s (  0.08 hr )  ELAPSE:   224 s (  0.06 hr )  MEM-PEAK:   902 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Place-opt timing update complete          CPU:   298 s (  0.08 hr )  ELAPSE:   225 s (  0.06 hr )  MEM-PEAK:   902 MB

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.3692     2.2564     15        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.3692     2.2564   2.2564     15        -          -      -        8     0.1947       91 45372133376
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.3692     2.2564   2.2564     15   0.0000     0.0000      0        8     0.1947       91 45372133376    137774.00      36290       2012       2532
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.3692     2.2564   2.2564     15   0.0000     0.0000      0        8       91 45372133376    137774.00      36290
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
Place-opt initialization complete         CPU:   308 s (  0.09 hr )  ELAPSE:   226 s (  0.06 hr )  MEM-PEAK:   958 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
WARNING: Net clk is a high-fanout net with 2180 sinks; skipping this net during optimization. 
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 15 Iter  1         2.26        2.26      0.00        99     137774.00  45372133376.00       36290              0.06       958

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0722 seconds to build cellmap data
Total 0.6485 seconds to load 36290 cell instances into cellmap, 33498 cells are off site row
Moveable cells: 36290; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2706, cell height 1.6720, cell area 3.7965 for total 36290 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1         2.26        2.26      0.00        98     137774.00  45372133376.00       36290              0.06       958

Place-opt optimization Phase 17 Iter  1         2.26        2.26      0.00        98     137774.00  45372133376.00       36290              0.06       958

Place-opt optimization Phase 18 Iter  1         1.99        1.99      0.00        86     136247.36  43764146176.00       36290              0.06       958

CCL: Total Usage Adjustment : 1
INFO: Derive row count 69 from GR congestion map (279/4)
INFO: Derive col count 69 from GR congestion map (279/4)
Convert timing mode ...
Place-opt optimization Phase 19 Iter  1         1.99        1.99      0.00        86     135619.88  43561582592.00       36020              0.07       958
Place-opt optimization Phase 19 Iter  2         1.99        1.99      0.00        86     135648.34  43618340864.00       36020              0.07       958
Place-opt optimization Phase 19 Iter  3         1.99        1.99      0.00        86     135668.67  43653808128.00       36020              0.07       958
Place-opt optimization Phase 19 Iter  4         1.99        1.99      0.00        86     135680.88  43673866240.00       36020              0.07       958
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
Place-opt optimization Phase 19 Iter  5         1.99        1.99      0.00        86     135687.98  43690225664.00       36020              0.07       958
Place-opt optimization Phase 19 Iter  6         1.99        1.99      0.00        86     135971.36  43964022784.00       36020              0.07       958

Place-opt optimization Phase 20 Iter  1         0.27        0.27      0.00        74     135971.36  43964022784.00       36077              0.07       958


Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2024-09-09 12:01:53 / Session: 0.07 hr / Command: 0.03 hr / Memory: 959 MB (FLW-8100)

Place-opt optimization Phase 23 Iter  1         0.27        0.27      0.00        75     135971.36  43964022784.00       36077              0.07       958

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2024-09-09 12:01:53 / Session: 0.07 hr / Command: 0.03 hr / Memory: 959 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2024-09-09 12:01:54 / Session: 0.07 hr / Command: 0.03 hr / Memory: 959 MB (FLW-8100)


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2024-09-09 12:01:54 / Session: 0.07 hr / Command: 0.03 hr / Memory: 959 MB (FLW-8100)
Place-opt optimization Phase 27 Iter  1         0.27        0.27      0.00        74     135971.36  43964022784.00       36077              0.07       958
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start Timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0696 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 36077 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 5573 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Warning: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Read DB] Stage (MB): Used   58  Alloctr   58  Proc   16 
[End of Read DB] Total (MB): Used   65  Alloctr   66  Proc 5589 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,466.82,466.36)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   67  Alloctr   68  Proc 5589 
Net statistics:
Total number of nets     = 41792
Number of nets to route  = 41151
641 nets are fully connected,
 of which 641 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   18  Alloctr   18  Proc    0 
[End of Build All Nets] Total (MB): Used   85  Alloctr   87  Proc 5589 
Average gCell capacity  4.05	 on layer (1)	 M1
Average gCell capacity  9.27	 on layer (2)	 M2
Average gCell capacity  5.23	 on layer (3)	 M3
Average gCell capacity  5.41	 on layer (4)	 M4
Average gCell capacity  2.64	 on layer (5)	 M5
Average gCell capacity  2.69	 on layer (6)	 M6
Average gCell capacity  1.11	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 11.00	 on layer (1)	 M1
Average number of tracks per gCell 11.01	 on layer (2)	 M2
Average number of tracks per gCell 5.50	 on layer (3)	 M3
Average number of tracks per gCell 5.51	 on layer (4)	 M4
Average number of tracks per gCell 2.75	 on layer (5)	 M5
Average number of tracks per gCell 2.76	 on layer (6)	 M6
Average number of tracks per gCell 1.38	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.70	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 MRDL
Number of gCells = 778410
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:01 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion map] Stage (MB): Used   11  Alloctr   11  Proc    6 
[End of Build Congestion map] Total (MB): Used   97  Alloctr   99  Proc 5596 
Net Count 41151, Total HPWL 856649 microns
HPWL   0 ~  100 microns: Net Count    39043	Total HPWL     458568 microns
HPWL 100 ~  200 microns: Net Count     1392	Total HPWL     213103 microns
HPWL 200 ~  300 microns: Net Count      609	Total HPWL     144722 microns
HPWL 300 ~  400 microns: Net Count       74	Total HPWL      24948 microns
HPWL 400 ~  500 microns: Net Count       26	Total HPWL      11475 microns
HPWL 500 ~  600 microns: Net Count        7	Total HPWL       3829 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL          0 microns
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   32  Alloctr   33  Proc    6 
[End of Build Data] Total (MB): Used   97  Alloctr  100  Proc 5596 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:03 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc  100 
[End of Blocked Pin Detection] Total (MB): Used  201  Alloctr  204  Proc 5696 
Information: Using 8 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:12 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Initial Routing] Stage (MB): Used   29  Alloctr   29  Proc   33 
[End of Initial Routing] Total (MB): Used  230  Alloctr  233  Proc 5730 
Initial. Routing result:
Initial. Both Dirs: Overflow = 11543 Max = 8 GRCs = 18774 (12.06%)
Initial. H routing: Overflow =  8491 Max = 5 (GRCs =  2) GRCs = 16036 (20.60%)
Initial. V routing: Overflow =  3052 Max = 8 (GRCs =  1) GRCs =  2738 (3.52%)
Initial. M1         Overflow =   378 Max = 3 (GRCs =  1) GRCs =   391 (0.50%)
Initial. M2         Overflow =  3044 Max = 8 (GRCs =  1) GRCs =  2730 (3.51%)
Initial. M3         Overflow =  7331 Max = 5 (GRCs =  2) GRCs = 14868 (19.10%)
Initial. M4         Overflow =     8 Max = 1 (GRCs =  8) GRCs =     8 (0.01%)
Initial. M5         Overflow =   782 Max = 2 (GRCs =  5) GRCs =   777 (1.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 946726.49
Initial. Layer M1 wire length = 20758.31
Initial. Layer M2 wire length = 300307.17
Initial. Layer M3 wire length = 317856.20
Initial. Layer M4 wire length = 125556.45
Initial. Layer M5 wire length = 171404.55
Initial. Layer M6 wire length = 10843.80
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 296178
Initial. Via VIA12SQ_C count = 146031
Initial. Via VIA23SQ_C count = 114349
Initial. Via VIA34SQ_C count = 19735
Initial. Via VIA45SQ_C count = 15044
Initial. Via VIA56SQ_C count = 1019
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Sep  9 12:02:15 2024
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
10% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:05
20% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:05
30% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:06
40% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:06
50% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:06
60% of nets complete Elapsed cpu time: 0:00:14 Elapsed real time: 0:00:07
70% of nets complete Elapsed cpu time: 0:00:15 Elapsed real time: 0:00:07
80% of nets complete Elapsed cpu time: 0:00:15 Elapsed real time: 0:00:07
90% of nets complete Elapsed cpu time: 0:00:15 Elapsed real time: 0:00:07
[rtOvlpParts] Elapsed real time: 0:00:07 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:08 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[End of Phase1 Routing] Stage (MB): Used    3  Alloctr    5  Proc   15 
[End of Phase1 Routing] Total (MB): Used  234  Alloctr  239  Proc 5746 
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
phase1. Routing result:
phase1. Both Dirs: Overflow =  1269 Max = 5 GRCs =  1167 (0.75%)
phase1. H routing: Overflow =  1124 Max = 5 (GRCs =  1) GRCs =   996 (1.28%)
phase1. V routing: Overflow =   145 Max = 5 (GRCs =  1) GRCs =   171 (0.22%)
phase1. M1         Overflow =   318 Max = 3 (GRCs =  1) GRCs =   362 (0.47%)
phase1. M2         Overflow =   145 Max = 5 (GRCs =  1) GRCs =   171 (0.22%)
phase1. M3         Overflow =   790 Max = 5 (GRCs =  1) GRCs =   618 (0.79%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =    16 Max = 1 (GRCs = 16) GRCs =    16 (0.02%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1009384.75
phase1. Layer M1 wire length = 36313.77
phase1. Layer M2 wire length = 317239.90
phase1. Layer M3 wire length = 293414.78
phase1. Layer M4 wire length = 164299.08
phase1. Layer M5 wire length = 173237.74
phase1. Layer M6 wire length = 24874.46
phase1. Layer M7 wire length = 5.02
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 315693
phase1. Via VIA12SQ_C count = 154545
phase1. Via VIA23SQ_C count = 111252
phase1. Via VIA34SQ_C count = 28448
phase1. Via VIA45SQ_C count = 18780
phase1. Via VIA56SQ_C count = 2662
phase1. Via VIA67SQ_C count = 6
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:26 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:35 total=0:00:35
[End of Whole Chip Routing] Stage (MB): Used  168  Alloctr  172  Proc  156 
[End of Whole Chip Routing] Total (MB): Used  234  Alloctr  239  Proc 5746 
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)

Congestion utilization per direction:
Average vertical track utilization   = 32.71 %
Peak    vertical track utilization   = 106.67 %
Average horizontal track utilization = 37.38 %
Peak    horizontal track utilization = 400.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -13  Alloctr  -13  Proc    0 
[GR: Done] Total (MB): Used  221  Alloctr  226  Proc 5746 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:27 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:39 total=0:00:40
[GR: Done] Stage (MB): Used  214  Alloctr  219  Proc  172 
[GR: Done] Total (MB): Used  221  Alloctr  226  Proc 5746 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:27 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:39 total=0:00:40
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc  172 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 5746 
Using per-layer congestion maps for congestion reduction.
Information: 44.14% of design has horizontal routing density above target_routing_density of 0.80.
Information: 1.29% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 36.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.75 to 0.76. (PLACE-030)
Information: The RC mode used is VR for design 'MYTOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41790, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 41789, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
ORB: Nominal = 0.0353099  Design MT = inf  Target = 0.1379206 (3.906 nominal)  MaxRC = 0.096226
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 7 ****
****** eLpp weights (with caps)
Number of nets: 41790, of which 41789 non-clock nets
Number of nets with 0 toggle rate: 2874
Max toggle rate = 0.4, average toggle rate = 0.0103115
Max non-clock toggle rate = 0.0418701
eLpp weight range = (0, 45.5819)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  
Number of nets with non-default weights: 41790
Amt power = 0.1
Non-default weight range: (0.9, 5.45819)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=default
Information: The net parasitics of block MYTOP are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 44% done.
coarse place 56% done.
coarse place 67% done.
coarse place 78% done.
coarse place 89% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 8.79608e+09
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 0:49 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0723 seconds to build cellmap data
Total 0.6671 seconds to load 36077 cell instances into cellmap, 36077 cells are off site row
Moveable cells: 36077; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2541, cell height 1.6720, cell area 3.7689 for total 36077 placed and application fixed cells
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 256 total shapes.
Layer M2: cached 132 shapes out of 132 total shapes.
Cached 21120 vias out of 39424 total vias.

Legalizing Top Level Design MYTOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0697 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 62 ref cells (3 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      181977        36077        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (16 sec)
Legalization complete (23 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  36077
number of references:                62
number of site rows:                255
number of locations attempted:  1873204
number of locations failed:      944861  (50.4%)

Legality of references at locations:
59 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  5208     156170     97770 ( 62.6%)     143959     91270 ( 63.4%)  AOI222X1_LVT
  6124     157035     78048 ( 49.7%)     129100     68033 ( 52.7%)  OAI21X1_LVT
  5226     124339     73162 ( 58.8%)     105652     63969 ( 60.5%)  FADDX1_LVT
  5835     136449     60057 ( 44.0%)     109333     47910 ( 43.8%)  XOR2X1_LVT
  2179      78656     50136 ( 63.7%)      70448     46562 ( 66.1%)  DFFARX1_LVT
  1200      41536     17764 ( 42.8%)      33192     16179 ( 48.7%)  NOR2X0_LVT
  2220      66770     16820 ( 25.2%)      40574     14730 ( 36.3%)  NAND2X0_LVT
   572      24560     14782 ( 60.2%)      21272     14150 ( 66.5%)  MUX21X1_LVT
   741      30740     14848 ( 48.3%)      25712     13592 ( 52.9%)  AOI21X1_LVT
  1739      53034     14058 ( 26.5%)      32509     12251 ( 37.7%)  INVX0_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        22 ( 91.7%)         24        19 ( 79.2%)  DFFARX2_LVT
  2179      78656     50136 ( 63.7%)      70448     46562 ( 66.1%)  DFFARX1_LVT
   572      24560     14782 ( 60.2%)      21272     14150 ( 66.5%)  MUX21X1_LVT
  5208     156170     97770 ( 62.6%)     143959     91270 ( 63.4%)  AOI222X1_LVT
   112       3079      1819 ( 59.1%)       2759      1703 ( 61.7%)  FADDX2_LVT
  5226     124339     73162 ( 58.8%)     105652     63969 ( 60.5%)  FADDX1_LVT
   232       7686      3977 ( 51.7%)       6398      3685 ( 57.6%)  HADDX1_LVT
   236       6370      3280 ( 51.5%)       4954      2627 ( 53.0%)  OAI21X2_LVT
    13        664       324 ( 48.8%)        552       310 ( 56.2%)  OA21X2_LVT
     8        320       166 ( 51.9%)        296       151 ( 51.0%)  HADDX2_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       36077 (535017 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.761 um ( 0.46 row height)
rms weighted cell displacement:   0.761 um ( 0.46 row height)
max cell displacement:            3.385 um ( 2.02 row height)
avg cell displacement:            0.651 um ( 0.39 row height)
avg weighted cell displacement:   0.651 um ( 0.39 row height)
number of cells moved:            36077
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U9/HFSINV_725_2537 (INVX4_LVT)
  Input location: (213.458,153.665)
  Legal location: (214.408,150.416)
  Displacement:   3.385 um ( 2.02 row height)
Cell: HFSINV_4524_357 (INVX4_LVT)
  Input location: (227.284,91.7928)
  Legal location: (224.136,91.896)
  Displacement:   3.149 um ( 1.88 row height)
Cell: U0/U7083 (NAND2X0_LVT)
  Input location: (146.333,396.786)
  Legal location: (147.832,399.544)
  Displacement:   3.139 um ( 1.88 row height)
Cell: U6/U4794 (AOI222X1_LVT)
  Input location: (397.678,153.522)
  Legal location: (400.76,153.76)
  Displacement:   3.092 um ( 1.85 row height)
Cell: U9/HFSBUF_395_2978 (NBUFFX4_LVT)
  Input location: (104.837,90.4869)
  Legal location: (104.816,93.568)
  Displacement:   3.081 um ( 1.84 row height)
Cell: U6/U6150 (AOI222X1_LVT)
  Input location: (342.34,155.074)
  Legal location: (343,152.088)
  Displacement:   3.058 um ( 1.83 row height)
Cell: U6/HFSINV_1299_2679 (INVX2_LVT)
  Input location: (256.466,176.873)
  Legal location: (256.512,173.824)
  Displacement:   3.050 um ( 1.82 row height)
Cell: U2220 (INVX0_LVT)
  Input location: (246.561,20.299)
  Legal location: (246.632,23.344)
  Displacement:   3.046 um ( 1.82 row height)
Cell: U6/U1427 (NAND2X0_LVT)
  Input location: (319.127,20.341)
  Legal location: (318.832,23.344)
  Displacement:   3.017 um ( 1.80 row height)
Cell: U0/U6389 (OAI21X1_LVT)
  Input location: (112.419,396.529)
  Legal location: (112.416,399.544)
  Displacement:   3.015 um ( 1.80 row height)

Completed Legalization, Elapsed time =   0: 0:25 
Moved 36077 out of 36077 cells, ratio = 1.000000
Total displacement = 29443.117188(um)
Max displacement = 4.257100(um), U0/U7083 (146.332703, 396.786194, 0) => (147.832001, 399.544006, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.24(um)
  0 ~  20% cells displacement <=      0.39(um)
  0 ~  30% cells displacement <=      0.51(um)
  0 ~  40% cells displacement <=      0.63(um)
  0 ~  50% cells displacement <=      0.74(um)
  0 ~  60% cells displacement <=      0.85(um)
  0 ~  70% cells displacement <=      0.99(um)
  0 ~  80% cells displacement <=      1.17(um)
  0 ~  90% cells displacement <=      1.48(um)
  0 ~ 100% cells displacement <=      4.26(um)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/floorplan.design'. (TIM-125)
Information: Design Average RC for design MYTOP  (NEX-011)
Information: r = 1.791009 ohm/um, via_r = 0.506254 ohm/cut, c = 0.083028 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.625776 ohm/cut, c = 0.095945 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'MYTOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41790, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 41789, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2024-09-09 12:03:11 / Session: 0.09 hr / Command: 0.05 hr / Memory: 1115 MB (FLW-8100)


Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2024-09-09 12:03:11 / Session: 0.09 hr / Command: 0.05 hr / Memory: 1115 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2024-09-09 12:03:11 / Session: 0.09 hr / Command: 0.05 hr / Memory: 1115 MB (FLW-8100)

Place-opt optimization Phase 31 Iter  1         0.10        0.10      0.00        74     135971.36  43070488576.00       36077              0.09      1115
Information: The net parasitics of block MYTOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/floorplan.design'. (TIM-125)
Information: Design Average RC for design MYTOP  (NEX-011)
Information: r = 1.791009 ohm/um, via_r = 0.506254 ohm/cut, c = 0.083028 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.625776 ohm/cut, c = 0.095945 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (4468160 4463600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'MYTOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41790, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 41789, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2024-09-09 12:03:13 / Session: 0.09 hr / Command: 0.05 hr / Memory: 1115 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
WARNING: Net clk is a high-fanout net with 2180 sinks; skipping this net during optimization. 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0697 seconds to build cellmap data
Total 0.6890 seconds to load 36077 cell instances into cellmap
Moveable cells: 36077; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2541, cell height 1.6720, cell area 3.7689 for total 36077 placed and application fixed cells
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0680 seconds to build cellmap data
Total 0.7136 seconds to load 36077 cell instances into cellmap
Moveable cells: 36077; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2541, cell height 1.6720, cell area 3.7689 for total 36077 placed and application fixed cells
Place-opt optimization Phase 34 Iter  1         0.10        0.10      0.00       278     135971.36  43070488576.00       36077              0.09      1115
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 35 Iter  1         0.10        0.10      0.00       278     135971.36  43070488576.00       36077              0.09      1115
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
Place-opt optimization Phase 35 Iter  2         0.10        0.10      0.00       278     135971.36  43070488576.00       36077              0.10      1115
Place-opt optimization Phase 35 Iter  3         0.10        0.10      0.00        13     136594.52  43533926400.00       36077              0.10      1115

CCL: Total Usage Adjustment : 1
INFO: Derive row count 69 from GR congestion map (279/4)
INFO: Derive col count 69 from GR congestion map (279/4)
Convert timing mode ...
Place-opt optimization Phase 36 Iter  1         0.10        0.10      0.00        12     136594.52  43533926400.00       36266              0.10      1115
Number of Site types in the design = 1
Information: CCD will use corner default for honoring max prepone/postpone limits
Uskew Characterizer: corner: default, scalingFactor: 1.000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
Number of Site types in the design = 1
Place-opt optimization Phase 36 Iter  2         0.10        0.10      0.00        12     136594.52  43533926400.00       36266              0.10      1115
Place-opt optimization Phase 36 Iter  3         0.10        0.10      0.00        12     136594.52  43533926400.00       36266              0.10      1115
Place-opt optimization Phase 36 Iter  4         0.10        0.10      0.00        12     136594.52  43533926400.00       36266              0.10      1115
Place-opt optimization Phase 36 Iter  5         0.10        0.10      0.00        12     136594.52  43533926400.00       36266              0.10      1115
Number of Site types in the design = 1
Information: CCD will use corner default for honoring max prepone/postpone limits
Uskew Characterizer: corner: default, scalingFactor: 1.000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
Number of Site types in the design = 1
Place-opt optimization Phase 36 Iter  6         0.10        0.10      0.00        12     136594.52  43533926400.00       36266              0.10      1115
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
Place-opt optimization Phase 36 Iter  7         0.10        0.10      0.00        12     136594.52  43533926400.00       36266              0.10      1115
Place-opt optimization Phase 36 Iter  8         0.10        0.10      0.00        12     136594.52  43533926400.00       36266              0.10      1115
Place-opt optimization Phase 36 Iter  9         0.10        0.10      0.00        12     136594.52  43533926400.00       36266              0.10      1115
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 36 Iter 10         0.10        0.10      0.00        12     136594.52  43533926400.00       36266              0.10      1115
Number of Site types in the design = 1
Information: CCD will use corner default for honoring max prepone/postpone limits
Uskew Characterizer: corner: default, scalingFactor: 1.000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
Number of Site types in the design = 1

Place-opt optimization Phase 37 Iter  1         0.00        0.00      0.00        12     136594.52  43533926400.00       36266              0.10      1115

CCL: Total Usage Adjustment : 1
INFO: Derive row count 69 from GR congestion map (279/4)
INFO: Derive col count 69 from GR congestion map (279/4)
Convert timing mode ...
Place-opt optimization Phase 38 Iter  1         0.00        0.00      0.00        12     135433.08  41810210816.00       36266              0.10      1115
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
Place-opt optimization Phase 38 Iter  2         0.00        0.00      0.00        12     135433.08  41810210816.00       36266              0.10      1115

Disable clock slack update for ideal clocks
Place-opt optimization Phase 39 Iter  1         0.00        0.00      0.00        12     135433.08  41810210816.00       36266              0.10      1115
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 40 Iter  1         0.00        0.00      0.00        12     135433.08  41810210816.00       36266              0.10      1115
CCL: Total Usage Adjustment : 1
INFO: Derive row count 69 from GR congestion map (279/4)
INFO: Derive col count 69 from GR congestion map (279/4)
Convert timing mode ...
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        224.6          0.0            41979            41979           0
M2                          226.5         22.5                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 41 Iter  1         0.00        0.00      0.00        12     135433.08  41810210816.00       36266              0.10      1115

Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00        12     134565.19  41388560384.00       36000              0.10      1115
Place-opt optimization Phase 42 Iter  2         0.00        0.00      0.00        12     133822.58  40352153600.00       36000              0.10      1115

Disable clock slack update for ideal clocks
Place-opt optimization Phase 43 Iter  1         0.00        0.00      0.00        12     133444.41  40224931840.00       36000              0.11      1115
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 44 Iter  1         0.00        0.00      0.00        12     133443.89  40223764480.00       36000              0.11      1115
Place-opt optimization Phase 44 Iter  2         0.00        0.00      0.00        12     133443.89  40223764480.00       36000              0.11      1115
Place-opt optimization Phase 44 Iter  3         0.00        0.00      0.00        12     133689.41  40547069952.00       36000              0.11      1115

Place-opt optimization Phase 45 Iter  1         0.00        0.00      0.00        12     133697.03  40556564480.00       36000              0.11      1115

Place-opt optimization Phase 46 Iter  1         0.00        0.00      0.00        12     133699.31  40559198208.00       36000              0.11      1115

Place-opt optimization Phase 47 Iter  1         0.00        0.00      0.00        12     133593.08  40514809856.00       35955              0.11      1115

Place-opt optimization Phase 48 Iter  1         0.00        0.00      0.00        12     133559.78  40460496896.00       35955              0.11      1115
Place-opt optimization Phase 48 Iter  2         0.00        0.00      0.00        12     133559.78  40460496896.00       35955              0.11      1115
Place-opt optimization Phase 48 Iter  3         0.00        0.00      0.00        12     133572.50  40474976256.00       35955              0.11      1115

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 7 ****
Place-opt optimization Phase 49 Iter  1         0.00        0.00      0.00        12     133572.50  40474955776.00       35955              0.11      1115
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 50 Iter  1         0.00        0.00      0.00        12     133572.50  40474955776.00       35955              0.11      1115
Place-opt optimization Phase 50 Iter  2         0.00        0.00      0.00        12     133572.50  40474624000.00       35955              0.11      1115

Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00        12     133572.50  40467275776.00       35955              0.11      1115
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 52 Iter  1         0.00        0.00      0.00        12     133572.50  40467275776.00       35955              0.11      1115

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2024-09-09 12:04:27 / Session: 0.11 hr / Command: 0.07 hr / Memory: 1115 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2024-09-09 12:04:27 / Session: 0.11 hr / Command: 0.07 hr / Memory: 1115 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    965 s ( 0.27 hr) ELAPSE :    413 s ( 0.11 hr) MEM-PEAK :  1115 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    965 s ( 0.27 hr) ELAPSE :    413 s ( 0.11 hr) MEM-PEAK :  1115 Mb
Place-opt optimization Phase 55 Iter  1         0.00        0.00      0.00        12     133572.50  40467275776.00       35955              0.11      1115
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 256 total shapes.
Layer M2: cached 132 shapes out of 132 total shapes.
Cached 21120 vias out of 39424 total vias.

Legalizing Top Level Design MYTOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0831 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 59 ref cells (3 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      181977        35955        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (7 sec)
Legalization complete (12 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  35955
number of references:                59
number of site rows:                255
number of locations attempted:  1052248
number of locations failed:      510876  (48.6%)

Legality of references at locations:
56 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  5208      95922     57510 ( 60.0%)      75708     43531 ( 57.5%)  AOI222X1_LVT
  6316     102486     51367 ( 50.1%)      73944     37115 ( 50.2%)  OAI21X1_LVT
  5268      83800     48736 ( 58.2%)      62217     36005 ( 57.9%)  FADDX1_LVT
  5990      95118     41969 ( 44.1%)      69367     29955 ( 43.2%)  XOR2X1_LVT
  2180      42648     26360 ( 61.8%)      35016     21604 ( 61.7%)  DFFARX1_LVT
   572      12600      7273 ( 57.7%)       9688      6183 ( 63.8%)  MUX21X1_LVT
  1108      19039      7509 ( 39.4%)      13615      5930 ( 43.6%)  NOR2X0_LVT
  2232      34833      7780 ( 22.3%)      20244      5504 ( 27.2%)  NAND2X0_LVT
  1857      29043      7450 ( 25.7%)      17698      5480 ( 31.0%)  INVX0_LVT
  1156      20368      6964 ( 34.2%)      13100      4589 ( 35.0%)  NBUFFX8_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2180      42648     26360 ( 61.8%)      35016     21604 ( 61.7%)  DFFARX1_LVT
    70       1352       803 ( 59.4%)       1080       687 ( 63.6%)  FADDX2_LVT
   572      12600      7273 ( 57.7%)       9688      6183 ( 63.8%)  MUX21X1_LVT
  5208      95922     57510 ( 60.0%)      75708     43531 ( 57.5%)  AOI222X1_LVT
  5268      83800     48736 ( 58.2%)      62217     36005 ( 57.9%)  FADDX1_LVT
    44        727       364 ( 50.1%)        471       252 ( 53.5%)  OAI21X2_LVT
   240       4578      2225 ( 48.6%)       3354      1824 ( 54.4%)  HADDX1_LVT
  6316     102486     51367 ( 50.1%)      73944     37115 ( 50.2%)  OAI21X1_LVT
     3         48        21 ( 43.8%)         24        14 ( 58.3%)  AO21X2_LVT
     4         64        24 ( 37.5%)         32        22 ( 68.8%)  AND2X4_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       35955 (525578 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.140 um ( 0.08 row height)
rms weighted cell displacement:   0.140 um ( 0.08 row height)
max cell displacement:            3.964 um ( 2.37 row height)
avg cell displacement:            0.017 um ( 0.01 row height)
avg weighted cell displacement:   0.017 um ( 0.01 row height)
number of cells moved:              947
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U0/U6827 (AOI21X1_LVT)
  Input location: (184.616,391.184)
  Legal location: (186.744,394.528)
  Displacement:   3.964 um ( 2.37 row height)
Cell: U0/U2370 (AOI222X1_LVT)
  Input location: (28.36,300.896)
  Legal location: (31.096,300.896)
  Displacement:   2.736 um ( 1.64 row height)
Cell: HFSBUF_209_2591 (NBUFFX4_LVT)
  Input location: (222.768,132.024)
  Legal location: (220.184,132.024)
  Displacement:   2.584 um ( 1.55 row height)
Cell: U2792 (MUX21X1_LVT)
  Input location: (252.408,95.24)
  Legal location: (254.84,95.24)
  Displacement:   2.432 um ( 1.45 row height)
Cell: ZBUF_24_inst_3302 (NBUFFX8_LVT)
  Input location: (138.408,334.336)
  Legal location: (140.08,336.008)
  Displacement:   2.365 um ( 1.41 row height)
Cell: U2299 (MUX21X1_LVT)
  Input location: (233.104,172.152)
  Legal location: (235.384,172.152)
  Displacement:   2.280 um ( 1.36 row height)
Cell: inD_reg_42_ (DFFARX1_LVT)
  Input location: (296.032,404.56)
  Legal location: (298.312,404.56)
  Displacement:   2.280 um ( 1.36 row height)
Cell: U2618 (MUX21X1_LVT)
  Input location: (213.648,305.912)
  Legal location: (215.928,305.912)
  Displacement:   2.280 um ( 1.36 row height)
Cell: U2857 (MUX21X1_LVT)
  Input location: (301.2,404.56)
  Legal location: (303.48,404.56)
  Displacement:   2.280 um ( 1.36 row height)
Cell: U9/ZBUF_39_inst_3229 (NBUFFX8_LVT)
  Input location: (184.92,160.448)
  Legal location: (182.64,160.448)
  Displacement:   2.280 um ( 1.36 row height)

Information: The net parasitics of block MYTOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/floorplan.design'. (TIM-125)
Information: Design Average RC for design MYTOP  (NEX-011)
Information: r = 1.791099 ohm/um, via_r = 0.506362 ohm/cut, c = 0.082983 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.625776 ohm/cut, c = 0.095914 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'MYTOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41668, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 41667, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2024-09-09 12:04:44 / Session: 0.12 hr / Command: 0.08 hr / Memory: 1115 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2024-09-09 12:04:44 / Session: 0.12 hr / Command: 0.08 hr / Memory: 1115 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0717 seconds to build cellmap data
Total 0.7119 seconds to load 35955 cell instances into cellmap
Moveable cells: 35955; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2219, cell height 1.6720, cell area 3.7150 for total 35955 placed and application fixed cells
Place-opt optimization Phase 58 Iter  1         0.01        0.01      0.00        28     133572.50  40467275776.00       35955              0.12      1115
CCL: Total Usage Adjustment : 1
INFO: Derive row count 69 from GR congestion map (279/4)
INFO: Derive col count 69 from GR congestion map (279/4)
Convert timing mode ...
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        224.6          0.0            41668            41668           0
M2                          226.5         22.5                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 59 Iter  1         0.01        0.01      0.00        27     133572.50  40467275776.00       35955              0.12      1115

CCL: Total Usage Adjustment : 1
INFO: Derive row count 69 from GR congestion map (279/4)
INFO: Derive col count 69 from GR congestion map (279/4)
Convert timing mode ...
Place-opt optimization Phase 60 Iter  1         0.01        0.01      0.00        27     133572.50  40467275776.00       35955              0.12      1115
Place-opt optimization Phase 60 Iter  2         0.01        0.01      0.00        27     133572.75  40467660800.00       35955              0.12      1115
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 60 Iter  3         0.01        0.01      0.00        27     133570.20  40467296256.00       35955              0.12      1115
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
Place-opt optimization Phase 60 Iter  4         0.01        0.01      0.00        27     133570.47  40467611648.00       35955              0.12      1115
Place-opt optimization Phase 60 Iter  5         0.01        0.01      0.00        27     133585.20  40488366080.00       35955              0.12      1115

Place-opt optimization Phase 61 Iter  1         0.01        0.01      0.00        27     133585.20  40488366080.00       35955              0.12      1115
Place-opt optimization Phase 61 Iter  2         0.01        0.01      0.00        27     133585.20  40488366080.00       35955              0.12      1115
Place-opt optimization Phase 61 Iter  3         0.01        0.01      0.00        25     133588.50  40492576768.00       35955              0.12      1115

Place-opt optimization Phase 62 Iter  1         0.01        0.01      0.00        25     133588.50  40492576768.00       35955              0.12      1115
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
Place-opt optimization Phase 62 Iter  2         0.01        0.01      0.00        25     133588.50  40492576768.00       35955              0.12      1115
Place-opt optimization Phase 62 Iter  3         0.01        0.01      0.00        20     133632.73  40519507968.00       35955              0.12      1115

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2024-09-09 12:04:58 / Session: 0.12 hr / Command: 0.08 hr / Memory: 1115 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2024-09-09 12:04:58 / Session: 0.12 hr / Command: 0.08 hr / Memory: 1115 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :   1040 s ( 0.29 hr) ELAPSE :    443 s ( 0.12 hr) MEM-PEAK :  1115 Mb
END_FUNC : legalize_placement_pre_run_core CPU :   1040 s ( 0.29 hr) ELAPSE :    443 s ( 0.12 hr) MEM-PEAK :  1115 Mb
Place-opt optimization Phase 65 Iter  1         0.00        0.00      0.00        19     133632.73  40519507968.00       35970              0.12      1115
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 256 total shapes.
Layer M2: cached 132 shapes out of 132 total shapes.
Cached 21120 vias out of 39424 total vias.

Legalizing Top Level Design MYTOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0716 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 59 ref cells (3 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      181977        35970        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (6 sec)
Legalization complete (11 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  35970
number of references:                59
number of site rows:                255
number of locations attempted:  1010948
number of locations failed:      489957  (48.5%)

Legality of references at locations:
56 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  5208      93978     56244 ( 59.8%)      73724     42241 ( 57.3%)  AOI222X1_LVT
  6303     100022     50173 ( 50.2%)      71722     35892 ( 50.0%)  OAI21X1_LVT
  5263      82384     47983 ( 58.2%)      60649     35092 ( 57.9%)  FADDX1_LVT
  5990      93096     41096 ( 44.1%)      67401     29092 ( 43.2%)  XOR2X1_LVT
  2180      39952     24718 ( 61.9%)      32472     19894 ( 61.3%)  DFFARX1_LVT
  2229      34019      7595 ( 22.3%)      19822      5316 ( 26.8%)  NAND2X0_LVT
  1108      18320      7148 ( 39.0%)      12944      5565 ( 43.0%)  NOR2X0_LVT
  1855      28068      7175 ( 25.6%)      17083      5216 ( 30.5%)  INVX0_LVT
   572      11112      6330 ( 57.0%)       8288      5223 ( 63.0%)  MUX21X1_LVT
  1155      18504      6297 ( 34.0%)      11412      3967 ( 34.8%)  NBUFFX8_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2180      39952     24718 ( 61.9%)      32472     19894 ( 61.3%)  DFFARX1_LVT
    75       1384       811 ( 58.6%)       1088       677 ( 62.2%)  FADDX2_LVT
   572      11112      6330 ( 57.0%)       8288      5223 ( 63.0%)  MUX21X1_LVT
  5208      93978     56244 ( 59.8%)      73724     42241 ( 57.3%)  AOI222X1_LVT
  5263      82384     47983 ( 58.2%)      60649     35092 ( 57.9%)  FADDX1_LVT
     4         64        31 ( 48.4%)         40        24 ( 60.0%)  OA21X1_LVT
    57        951       476 ( 50.1%)        647       347 ( 53.6%)  OAI21X2_LVT
   240       4370      2088 ( 47.8%)       3090      1659 ( 53.7%)  HADDX1_LVT
  6303     100022     50173 ( 50.2%)      71722     35892 ( 50.0%)  OAI21X1_LVT
     3         48        21 ( 43.8%)         24        14 ( 58.3%)  AO21X2_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       35970 (525815 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.035 um ( 0.02 row height)
rms weighted cell displacement:   0.035 um ( 0.02 row height)
max cell displacement:            2.067 um ( 1.24 row height)
avg cell displacement:            0.001 um ( 0.00 row height)
avg weighted cell displacement:   0.001 um ( 0.00 row height)
number of cells moved:               50
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U6/ZBUF_401_inst_3786 (NBUFFX4_LVT)
  Input location: (235.232,195.56)
  Legal location: (236.448,197.232)
  Displacement:   2.067 um ( 1.24 row height)
Cell: ZBUF_343_inst_3787 (NBUFFX8_LVT)
  Input location: (230.976,195.56)
  Legal location: (229.912,197.232)
  Displacement:   1.982 um ( 1.19 row height)
Cell: U6/ZBUF_601_inst_3785 (NBUFFX4_LVT)
  Input location: (239.792,192.216)
  Legal location: (238.88,193.888)
  Displacement:   1.905 um ( 1.14 row height)
Cell: ZBUF_2_inst_3778 (NBUFFX4_LVT)
  Input location: (300.288,402.888)
  Legal location: (301.048,401.216)
  Displacement:   1.837 um ( 1.10 row height)
Cell: U6/ZBUF_1014_inst_3789 (NBUFFX4_LVT)
  Input location: (246.632,190.544)
  Legal location: (247.392,188.872)
  Displacement:   1.837 um ( 1.10 row height)
Cell: U6/ZBUF_475_inst_3788 (NBUFFX4_LVT)
  Input location: (239.792,195.56)
  Legal location: (240.4,193.888)
  Displacement:   1.779 um ( 1.06 row height)
Cell: U6/ZBUF_1956_inst_3791 (NBUFFX4_LVT)
  Input location: (250.888,182.184)
  Legal location: (251.192,183.856)
  Displacement:   1.699 um ( 1.02 row height)
Cell: U6/ZBUF_1523_inst_3790 (NBUFFX4_LVT)
  Input location: (250.736,188.872)
  Legal location: (250.736,190.544)
  Displacement:   1.672 um ( 1.00 row height)
Cell: UA_temp_reg_125_ (DFFARX1_LVT)
  Input location: (227.328,197.232)
  Legal location: (225.656,197.232)
  Displacement:   1.672 um ( 1.00 row height)
Cell: U6/p1_reg_82_ (DFFARX1_LVT)
  Input location: (248.456,183.856)
  Legal location: (246.936,183.856)
  Displacement:   1.520 um ( 0.91 row height)

Information: The net parasitics of block MYTOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/floorplan.design'. (TIM-125)
Information: Design Average RC for design MYTOP  (NEX-011)
Information: r = 1.791099 ohm/um, via_r = 0.506362 ohm/cut, c = 0.082983 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.625776 ohm/cut, c = 0.095914 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'MYTOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41683, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 41682, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2024-09-09 12:05:13 / Session: 0.13 hr / Command: 0.08 hr / Memory: 1115 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0730 seconds to build cellmap data
Total 0.7186 seconds to load 35970 cell instances into cellmap
Moveable cells: 35970; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2220, cell height 1.6720, cell area 3.7151 for total 35970 placed and application fixed cells
Place-opt optimization Phase 67 Iter  1         0.00        0.00      0.00        21     133632.73  40519507968.00       35970              0.13      1115

Place-opt optimization Phase 68 Iter  1         0.00        0.00      0.00        21     133632.73  40519507968.00       35970              0.13      1115

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2024-09-09 12:05:16 / Session: 0.13 hr / Command: 0.08 hr / Memory: 1115 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (4468160 4463600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.00        0.00      0.00        20     133632.73  40519507968.00       35970              0.13      1115
Co-efficient Ratio Summary:
4.193421631079  6.578038398372  2.479639402819  7.744188040401  0.485050000353  3.179565833784  5.567214754587  2.894454187461  6.565921226221  9.017936605874  7631.883137533986  3.442276251607  8.126583085274  4.208542323831  8.115857107969
9.225026019160  4.623950289770  2.370221441570  7.184020119314  2.429406669096  8.752789964661  3.180723294414  6.578793024787  6.358918121677  1.135102796096  7261.354321870014  8.456558784045  0.067069375020  6.053360966345  8.842442821220
1.167950701881  8.473967901866  3.056717265870  7.977151503284  5.095897059611  1.512371470128  7.396892720513  5.512169627835  1.398268127730  5.190996433443  0935.457813360973  1.635484789438  5.367585981999  9.761950348734  7.087916410639
3.266767932809  3.326983229957  8.630187978010  7.928324407234  3.539122627003  7.326705045049  4.780240392817  3.631613085254  4.054410022060  6.110125071858  3921.861681265306  3.575001515710  0.785204725367  8.475114541826  3.540155992637
7.260982399807  4.062614327143  4.638167739577  9.918748602249  5.051365679662  1.502757061856  2.611981344610  3.618147331210  7.158167537531  6.748602882210  1204.504495175620  4.185299698439  2.119688733806  5.048932434594  7.245043440933
6.848439402076  9.711154929013  6.014924462275  0.010405469190  9.534590768921  9.704170951209  1.590006744354  6.609230842681  4.269005588346  0.719323022482  8732.771624135048  7.083032241754  1.604885571734  3.371920799395  6.270080736178
5.277268392095  7.263765238644  6.953270762244  4.665626530909  7.940979555807  2.613699311313  9.776351007217  0.962525475159  4.741769006493  2.220934610170  7490.753526515196  6.639445392235  8.337840193832  9.243671862169  1.831949521424
2.252773124195  8.210408252146  4.162803588667  8.669380520195  6.928426031325  8.584450248025  5.136313593595  2.135354075634  5.120128041234  7.751819153000  9516.406345003135  3.321825859587  8.167082277371  8.848552431125  4.829511410550
3.386714954870  2.542123070111  1.090076299756  1.233081371784  5.256074711099  8.585147436404  2.327646769794  3.493242169387  7.015511999899  9.723002582026  6893.948028701791  9.627701241899  7.816630114183  3.553820256509  4.379241336029
1.367026438087  0.202092001694  9.784714978122  4.674577640473  1.712747214219  8.159207400444  3.314146371380  4.135249843613  3.099101986197  4.527989561031  3314.671413695623  4.085082502196  3.633683663367  4.031106547093  6.415300427411
3.361564779572  2.469766522284  5.659210891857  1.896473123894  4.014638324531  6.104193421605  1.556578038173  7.302479639287  2.777744187540  4.010482550000  7829.571733233784  5.570701889414  2.897051087461  6.565090917863  9.017180905874
3.104670804295  9.863439519133  6.078123974367  2.744208741123  8.318115604907  9.699225026083  2.464623950064  1.382370721226  9.387184028938  3.142446706669  4265.790536564661  3.193210329341  6.571390924787  6.358087812219  1.135356096096
3.734141098532  0.148443891666  0.450064450657  0.206053569766  3.458842299621  2.201167950775  9.678473967786  2.243056217040  2.387977159322  2.845012197059  0418.550128070128  7.309389855440  5.515766527835  1.398337818372  5.190140733443
6.408244580022  9.731622727661  4.385364976263  9.999761159148  7.347087763210  6.393266767907  8.063326983131  4.288630687880  5.817928322326  2.343556422627  4334.364552645049  4.793737427744  3.634210685254  4.054589721006  6.110370871858
9.655457078927  3.063562497162  8.820782695007  3.678475313341  8.263540902792  6.377260982365  2.834062614253  8.674638667665  2.919918746721  2.495078665679  0928.540504661856  2.624478479547  3.611744931210  7.158236236577  6.748857582210
7.958456240237  6.204172748093  9.392116096015  8.065048268234  5.947245890240  9.336848439499  4.489711154902  0.686014424445  2.200010404488  1.909551890768  3516.742927551209  1.503593879281  6.602837542681  4.269174288346  0.719579922482
4.446379458936  0.487070548026  8.271601281781  7.343371051099  3.956270837336  1.785277268389  4.677263765211  6.996953270745  2.994665626230  9.097941279555  2325.905239311313  9.789900458779  0.965141075159  4.741857606493  2.220180510170
3.104351358115  1.966626958267  3.088334243493  8.329243502162  1.691831796121  4.242252773111  5.678210408235  1.914162803561  6.128669380220  1.956929726031  7501.876090248025  5.149962944057  2.138970675634  5.120216641234  7.751065053000
5.220004177603  1.353318338724  6.508164485577  3.718848483731  1.254829368010  5.503386714941  2.422542123053  1.661092276272  7.011233349114  7.845268974711  4079.506128036404  2.330189066507  3.496868769387  7.015609599899  9.723258482026
2.507546850301  7.919614214116  9.627813033414  1.833553751556  5.094379098936  0.291367026425  4.590202092084  6.499786914951  1.774674835483  4.731724647214  6279.170288000444  3.327689678193  4.138865443613  3.099299586197  4.527135461031
9.028279245295  6.234072595477  2.693630086963  3.674031037847  0.936415157027  4.113361564766  9.442469766505  2.395651410874  8.021896731966  8.944026538324  9497.125174021605  1.569011335986  7.305095239287  2.777832787540  4.010638450000
3.533179565833  7.845567214754  5.872894454387  4.616565921217  8.639017937505  8.743104670800  9.339863439509  8.516070323964  0.852744566484  1.238320015604  3150.610206626083  2.477166257877  1.385996821226  9.387272629619  3.142672806669
0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.963734141094  2.700148443881  3.840450964440  3.750206164624  7.663461842299  0340.057195350775  9.681829475436  2.246656717040  2.387049350003  2.845248097059
6.111512371472  1.287396892722  5.135512169829  8.351398368118  3.725190997333  4.436408244586  7.609731622717  3.894386364966  9.819999876229  1.487354687763  6128.786340767907  8.076660323756  4.281230187880  5.817090523007  2.343782322627
0.037326705047  0.494780240394  8.173631613987  2.544054510021  0.066110127471  8.589655457074  6.653063562487  8.808821782685  7.253678580483  3.418270140902  1948.643608982365  2.847306993215  8.677238167665  2.919080947402  2.495204565679
6.621502757065  8.562611981340  6.103618147237  2.107158367536  5.776748604182  2.107958456246  9.756204172738  7.119392116086  7.338065048868  2.345949545890  6454.982286439499  4.492070857027  0.689614924445  2.200182605169  1.909787790768
9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.460719326522  4.824446379456  7.350487070545  1.168271601288  8.717343371851  0.993958570837  7316.694097068389  4.680522696461  6.999553270745  2.994737826230  9.097193179555
8.072613699311  3.139776351007  2.170962525475  1.594741769006  4.932220937110  1.703104351358  1.151966626958  2.673088334243  4.938329243502  1.621693131796  5265.622137373111  5.681569705048  1.917657303561  6.128726080220  1.956171626031
3.258584450248  0.255136313593  5.952135354075  6.345120128041  2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311258829368  4141.542965314941  2.435897091178  1.664585576272  7.011390781071  7.845409274711
0.998585147436  4.042327646769  7.943493242169  3.877015511999  8.999723005082  0.262507546850  3.017919614214  1.169627813033  4.141833553751  5.565096579098  3307.688982626425  4.503559242084  6.492279214951  1.774731277340  4.731965947214
2.198159207400  4.443314146371  3.804135249843  6.133099101986  1.974527982061  0.319028279245  2.956234072595  4.772693630086  9.633674031037  8.470938615157  4211.508838164766  9.455716916505  2.398144710874  8.021953173823  8.944267838324
5.316104193421  6.051556578038  1.737302479639  2.872777744187  5.404010485050  0.003533179565  8.337845567214  7.545872894454  3.874616565921  2.178631217937  9094.460671270800  9.342110689509  8.519563623964  0.852801908341  1.238561315604
9.079699225026  0.832464623950  0.641382370221  2.269387184029  6.193142429406  6.690968752789  9.646613180723  2.944146578793  2.247876358918  1.122193335103  0906.680201741094  2.713495693881  3.843945564440  3.750363753169  7.663601042299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183727390997  7370.153975844586  7.612088872717  3.897870864966  9.819056461759  1.487590287763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928173631613  9.852544054410  0.210068310127  8754.206122057074  6.666310712487  8.801315282685  7.253735175913  3.418416740902
7.926377260982  3.652834062614  2.538674638167  6.652919918747  4.022495051365  6.796621502757  0.618562611981  3.446103618147  2.312107158167  5.365778948604  5868.824425056246  9.769551322738  7.112887616086  7.338122748868  2.345190445890
2.409336849843  4.994489712527  9.020686015397  4.452200210405  1.691909534590  7.689219704170  9.512091590006  7.443546609230  8.426814269005  5.883462519326  9260.541913979456  7.363734220545  1.161766101288  8.717400071851  0.993109470837
3.361785278672  3.894677264138  2.116996954643  7.452994865626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  0.064934020937  5147.420671951358  1.164213876958  2.676573834243  4.938486943502  1.621844031796
1.214242253187  1.115678211871  2.351914163276  5.616128869380  2.201956928426  0.313258584450  2.480255136313  5.935952135354  0.756345120128  0.412349551812  0576.722797604177  6.044600568338  7.249093664485  5.773875548483  7.311407029368
0.105503387128  9.412422543596  0.531661091449  2.727011433081  0.717845256074  7.110998585147  4.364042327646  7.697943493242  1.693877015511  9.998991523005  4866.989074146850  3.020266864214  1.162112313033  4.141990253751  5.565247579098
9.360291368430  4.254590203465  0.846499785187  9.511774874577  3.404731712747  2.142198159207  4.004443314146  3.713804135249  8.436133099101  9.861976327982  4656.036595879245  2.969581222595  4.775188130086  9.633731731037  8.470189615157
0.274113361564  7.669442469766  5.052395659210  8.748021896473  8.238944014638  3.245316104193  4.216051556578  0.381737302479  6.392872777744  1.875406810485  4548.839131179565  8.340193087527  7.548367394454  3.874773265921  2.178882217937
5.058743104670  8.009339863439  5.098516078123  9.640852744208  3.411238318115  6.049079699225  0.260832464623  9.500641382370  2.212269387184  0.296195642429  8005.847534552789  9.659961930723  2.947631078793  2.247933058918  1.122344335103
6.960963734141  0.942700148443  8.813840450064  4.403750206053  1.697663458842  2.996212201167  9.507759678473  9.677862243056  7.170402387977  1.500034845095  2921.446807312371  4.714540569229  7.208622512169  8.278410598268  1.183978390997
3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230074343539  5277.120723126705  0.463757953677  3.921660631613  9.852603254410  0.210219310127
4.718589655457  0.746653063562  4.878808820782  6.857253678475  9.133418263540  9.027926377260  9.823652834062  6.142538674638  1.676652919918  7.474024495051  7607.646317302757  0.621825884318  3.449690618147  2.312266358167  5.365929948604
1.822107958505  2.469756204221  7.387119392265  0.867338165048  8.682345947245  8.902409336848  4.394994489711  1.549020686014  9.244452200010  4.051693009534  9958.539905504170  9.525354763433  7.446033609230  8.426973469005  5.883613919326
5.224824446428  4.567350487129  5.451168271750  2.888717443371  8.510993956270  8.373361785277  2.683894677263  7.652116996953  2.707452994665  6.262301197940  3746.408768413699  3.126492949788  0.075667962525  4.751653941769  0.064185420937
1.101703104400  3.581151966775  9.582673088483  2.434938429243  5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802203056928  8211.263944384450  2.493518309740  5.938449135354  0.756404320128  0.412590951812
6.530005220153  1.776031353467  3.387246508213  4.855773818848  4.837311254829  3.680105503386  7.149412422542  1.230531661090  0.762727011233  0.810719945256  4798.060684385147  4.377305590073  7.690430493242  1.693936215511  9.998142923005
0.820262507695  8.503017919763  2.141169627962  0.334141933553  7.515565094379  0.989360291367  0.264254590202  0.920846499784  7.149511774674  5.773406831712  1423.092884959207  4.017706587573  3.716391135249  8.436292299101  9.861127727982

Place-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0016     0.0016      1   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0016     0.0016   0.0016      1   0.0000     0.0000      0        0     0.0000       21 40519507968
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0016     0.0016   0.0016      1   0.0000     0.0000      0        0     0.0000       21 40519507968    133632.73      35970       1692       2532
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0016     0.0016   0.0016      1   0.0000     0.0000      0        0       21 40519507968    133632.73      35970

Place-opt command complete                CPU:  1070 s (  0.30 hr )  ELAPSE:   462 s (  0.13 hr )  MEM-PEAK:  1115 MB
Place-opt command statistics  CPU=773 sec (0.21 hr) ELAPSED=238 sec (0.07 hr) MEM-PEAK=1.089 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2024-09-09 12:05:17 / Session: 0.13 hr / Command: 0.08 hr / Memory: 1115 MB (FLW-8100)
1
# Do a series of checkings
check_legality

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 256 total shapes.
Layer M2: cached 132 shapes out of 132 total shapes.
Cached 21120 vias out of 39424 total vias.

check_legality for block design MYTOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0704 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 59 ref cells (3 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design MYTOP succeeded!


check_legality succeeded.

**************************

1
check_mv_design
****************************************
Report : check_mv_design
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:05:20 2024
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
check_pg_drc
Command check_pg_drc started  at Mon Sep  9 12:05:21 2024
Command check_pg_drc finished at Mon Sep  9 12:05:25 2024
CPU usage for check_pg_drc: 30.02 seconds ( 0.01 hours)
Elapsed time for check_pg_drc: 4.04 seconds ( 0.00 hours)
No errors found.
check_pg_connectivity
Loading cell instances...
Number of Standard Cells: 35970
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 226
Number of VDD Vias: 13376
Number of VDD Terminals: 196
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 270
Number of VSS Vias: 26048
Number of VSS Terminals: 284
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 1 seconds.
check_placement_constraints
--------------
running check_placement_constraints
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
ORB: Nominal = 0.0353099  Design MT = inf  Target = 0.1379206 (3.906 nominal)  MaxRC = 0.096226
1
check_physical_constraints
****************************************
Report : check_physical_constraints
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:05:27 2024
****************************************
Warning: The spacing of layer 'NWELL' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'DNW' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'DIFF' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'PIMP' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'NIMP' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'DIFF_18' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'PAD' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'SBLK' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'PO' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'VIA1' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'VIA2' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'VIA3' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'VIA4' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'VIA5' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'VIA6' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'VIA7' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'VIA8' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'CO' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'HVTIMP' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'LVTIMP' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'M1PIN' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'M2PIN' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'M3PIN' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'M4PIN' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'M5PIN' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'M6PIN' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'M7PIN' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'M8PIN' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'M9PIN' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'VIARDL' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'MRDL9PIN' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'prBoundary' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'LOGO' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'IP' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'DM1EXCL' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'DM2EXCL' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'DM3EXCL' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'DM4EXCL' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'DM5EXCL' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'DM6EXCL' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'DM7EXCL' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'DM8EXCL' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'DM9EXCL' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Warning: The spacing of layer 'DIFF_25' is greater than the difference of the pitch and width of the layer. (DCHK-105)
Information: The layer 'M3' does not contain any PG shapes. (DCHK-104)
Information: The layer 'M4' does not contain any PG shapes. (DCHK-104)
Information: The layer 'M5' does not contain any PG shapes. (DCHK-104)
Information: The layer 'M6' does not contain any PG shapes. (DCHK-104)
Information: The layer 'M9' does not contain any PG shapes. (DCHK-104)
Information: The layer 'MRDL' does not contain any PG shapes. (DCHK-104)
1
redirect -tee -file ../reports/icc2/clock_qor_placement.rpt {report_clock_qor}
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type summary
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:05:27 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

==============================================
==== Summary Reporting for Corner default ====
==============================================

================================================= Summary Table for Corner default =================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: default, Scenario: default
clk                                     M,D      2180      1        0   0.00000   0.00000   0.10000   0.10000         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                       2180      1        0   0.00000   0.00000   0.10000   0.10000         0         0


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
1
redirect -tee -file ../reports/icc2/qor_placement.rpt {report_qor}
****************************************
Report : qor
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:05:28 2024
****************************************


Scenario           'default'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:           0.63903
Critical Path Slack:            4.12665
Critical Path Clk Period:       5.00000
Total Negative Slack:           0.00000
No. of Violating Paths:               0
----------------------------------------

Scenario           'default'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:           0.22522
Critical Path Slack:            4.37478
Critical Path Clk Period:       5.00000
Total Negative Slack:           0.00000
No. of Violating Paths:               0
----------------------------------------

Scenario           'default'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                     60
Critical Path Length:           4.83530
Critical Path Slack:           -0.00159
Critical Path Clk Period:       5.00000
Total Negative Slack:          -0.00159
No. of Violating Paths:               1
Worst Hold Violation:          -0.06764
Total Hold Violation:         -32.89490
No. of Hold Violations:             990
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              4
Hierarchical Port Count:           1372
Leaf Cell Count:                  35970
Buf/Inv Cell Count:                4224
Buf Cell Count:                    1692
Inv Cell Count:                    2532
CT Buf/Inv Cell Count:                0
Combinational Cell Count:         33790
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:             2180
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       2180
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:          118119.77760
Noncombinational Area:       15512.94976
Buf/Inv Area:                10481.66099
Total Buffer Area:           6175.95334
Total Inverter Area:         4305.70765
Macro/Black Box Area:           0.00000
Net Area:                             0
Net XLength:                 504449.93800
Net YLength:                 377273.61300
----------------------------------------
Cell Area (netlist):                        133632.72736
Cell Area (netlist and physical only):      133632.72700
Net Length:                  881723.55100


Design Rules
----------------------------------------
Total Number of Nets:             41685
Nets with Violations:                21
Max Trans Violations:                 0
Max Cap Violations:                  21
----------------------------------------

1
redirect -tee -file ../reports/icc2/qor_summary_placement.rpt {report_qor -summary}
****************************************
Report : qor
        -summary
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:05:29 2024
****************************************

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
Design             (Setup)         -0.00159       -0.00159              1

Design             (Hold)          -0.06764      -32.89490            990
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                        133632.72736
Cell Area (netlist and physical only):      133632.72700
Nets with DRC Violations:       21
1
redirect -tee -file ../reports/icc2/timing_setup_placement.rpt {report_timing -delay_type max}
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:05:29 2024
****************************************

  Startpoint: U5_tmp_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U9/p1_reg_127_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                             Incr         Path  
  ------------------------------------------------------------------------------
  clock clk (rise edge)                            0.00000      0.00000
  clock network delay (ideal)                      0.10000      0.10000

  U5_tmp_reg_16_/CLK (DFFARX1_LVT)                 0.00000      0.10000 r
  U5_tmp_reg_16_/Q (DFFARX1_LVT)                   0.13617      0.23617 f
  HFSBUF_1134_2913/Y (NBUFFX8_LVT)                 0.06983      0.30599 f
  U9/HFSBUF_366_2909/Y (NBUFFX8_LVT)               0.08192      0.38791 f
  U9/U801/Y (NAND2X1_LVT)                          0.10736      0.49528 r
  U9/U893/Y (NAND2X0_LVT)                          0.04110      0.53638 f
  U9/U965/Y (AOI21X1_LVT)                          0.09533      0.63171 r
  U9/U1163/Y (OAI21X1_LVT)                         0.09079      0.72250 f
  U9/U1624/Y (AOI21X1_LVT)                         0.08385      0.80635 r
  U9/U1625/Y (OA21X2_LVT)                          0.06630      0.87265 r
  U9/HFSBUF_621_1713/Y (NBUFFX32_LVT)              0.05394      0.92659 r
  U9/U1632/Y (XNOR2X1_LVT)                         0.08123      1.00782 f
  U9/HFSBUF_710_1011/Y (NBUFFX8_LVT)               0.07034      1.07816 f
  U9/U5076/Y (OAI21X1_LVT)                         0.10548      1.18364 r
  U9/U5077/Y (XOR2X1_LVT)                          0.10798      1.29162 f
  U9/U5142/S (FADDX1_LVT)                          0.12243      1.41405 r
  U9/U5116/S (FADDX1_LVT)                          0.13247      1.54651 f
  U9/U5113/CO (FADDX1_LVT)                         0.07711      1.62363 f
  U9/U5186/S (FADDX1_LVT)                          0.11524      1.73887 r
  U9/U5260/CO (FADDX1_LVT)                         0.07450      1.81337 r
  U9/U5319/S (FADDX1_LVT)                          0.11377      1.92714 f
  U9/U5299/S (FADDX1_LVT)                          0.11913      2.04628 r
  U9/U5263/Y (NAND2X0_LVT)                         0.05325      2.09953 f
  U9/U5380/Y (OAI21X1_LVT)                         0.11242      2.21195 r
  U9/U5535/Y (AOI21X1_LVT)                         0.07072      2.28267 f
  U9/U5825/Y (OA21X2_LVT)                          0.06958      2.35225 f
  U9/HFSINV_134_516/Y (INVX4_LVT)                  0.02953      2.38178 r
  U9/U6334/Y (AOI21X1_LVT)                         0.08297      2.46475 f
  U9/U7547/Y (OAI21X2_LVT)                         0.08266      2.54741 r
  U9/U7548/Y (AO21X1_LVT)                          0.04663      2.59405 r
  U9/U7584/CO (FADDX1_LVT)                         0.07414      2.66819 r
  U9/U7583/CO (FADDX1_LVT)                         0.07313      2.74132 r
  U9/U7582/CO (FADDX1_LVT)                         0.07389      2.81521 r
  U9/U7581/CO (FADDX1_LVT)                         0.07435      2.88955 r
  U9/U7580/CO (FADDX1_LVT)                         0.07450      2.96406 r
  U9/U7579/CO (FADDX1_LVT)                         0.07235      3.03640 r
  U9/U7578/CO (FADDX1_LVT)                         0.07332      3.10972 r
  U9/U7577/CO (FADDX1_LVT)                         0.07465      3.18437 r
  U9/U7576/CO (FADDX1_LVT)                         0.07420      3.25857 r
  U9/U7575/CO (FADDX1_LVT)                         0.07380      3.33236 r
  U9/U7574/CO (FADDX1_LVT)                         0.07299      3.40536 r
  U9/U7573/CO (FADDX1_LVT)                         0.07317      3.47852 r
  U9/U7572/CO (FADDX1_LVT)                         0.07267      3.55119 r
  U9/U7571/CO (FADDX1_LVT)                         0.07246      3.62365 r
  U9/U7570/CO (FADDX1_LVT)                         0.07429      3.69795 r
  U9/U7569/CO (FADDX1_LVT)                         0.07658      3.77453 r
  U9/U7568/CO (FADDX1_LVT)                         0.07353      3.84805 r
  U9/U7567/CO (FADDX1_LVT)                         0.07416      3.92221 r
  U9/U7566/CO (FADDX1_LVT)                         0.07301      3.99523 r
  U9/U7565/CO (FADDX1_LVT)                         0.07620      4.07142 r
  U9/U7564/CO (FADDX1_LVT)                         0.07168      4.14310 r
  U9/U7563/CO (FADDX1_LVT)                         0.07057      4.21367 r
  U9/U7562/CO (FADDX1_LVT)                         0.07439      4.28806 r
  U9/U7561/CO (FADDX1_LVT)                         0.07662      4.36468 r
  U9/U7560/CO (FADDX1_LVT)                         0.07202      4.43670 r
  U9/U7559/CO (FADDX1_LVT)                         0.07118      4.50788 r
  U9/U7558/CO (FADDX1_LVT)                         0.07168      4.57956 r
  U9/U7557/CO (FADDX1_LVT)                         0.07221      4.65177 r
  U9/U7556/CO (FADDX1_LVT)                         0.07177      4.72355 r
  U9/U7555/CO (FADDX1_LVT)                         0.07416      4.79770 r
  U9/U7554/CO (FADDX1_LVT)                         0.07120      4.86891 r
  U9/U7552/Y (XOR2X2_LVT)                          0.06639      4.93530 f
  U9/p1_reg_127_/D (DFFARX1_LVT)                   0.00000      4.93530 f
  data arrival time                                             4.93530

  clock clk (rise edge)                            5.00000      5.00000
  clock network delay (ideal)                      0.06000      5.06000
  U9/p1_reg_127_/CLK (DFFARX1_LVT)                 0.00000      5.06000 r
  clock uncertainty                               -0.10000      4.96000
  library setup time                              -0.02628      4.93372
  data required time                                            4.93371
  ------------------------------------------------------------------------------
  data required time                                            4.93371
  data arrival time                                            -4.93530
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.00159


1
redirect -tee -file ../reports/icc2/timing_hold_placement.rpt {report_timing -delay_type min}
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:05:29 2024
****************************************

  Startpoint: U0/p2_reg_51_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U0/c_reg_51_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                             Incr         Path  
  ------------------------------------------------------------------------------
  clock clk (rise edge)                            0.00000      0.00000
  clock network delay (ideal)                      0.00000      0.00000

  U0/p2_reg_51_/CLK (DFFARX1_LVT)                  0.00000      0.00000 r
  U0/p2_reg_51_/Q (DFFARX1_LVT)                    0.12749      0.12749 f
  U0/c_reg_51_/D (DFFARX1_LVT)                     0.00000      0.12749 f
  data arrival time                                             0.12749

  clock clk (rise edge)                            0.00000      0.00000
  clock network delay (ideal)                      0.10000      0.10000
  U0/c_reg_51_/CLK (DFFARX1_LVT)                   0.00000      0.10000 r
  clock uncertainty                                0.10000      0.20000
  library hold time                               -0.00488      0.19512
  data required time                                            0.19512
  ------------------------------------------------------------------------------
  data required time                                            0.19512
  data arrival time                                            -0.12749
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.06764


1
redirect -tee -file ../reports/icc2/constraint_placement.rpt {report_constraints}
****************************************
Report : constraint
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:05:29 2024
****************************************

                                                   Weighted
    Group (min_delay/hold)       Cost     Weight     Cost     Scenario
    --------------------------------------------------------------------
    **default**               0.00000   1.00000   0.00000     default
    **async_default**         0.00000   1.00000   0.00000     default
    **clock_gating_default**  0.00000   1.00000   0.00000     default
    **in2reg_default**        0.00000   0.10000   0.00000     default
    **reg2out_default**       0.00000   0.10000   0.00000     default
    **in2out_default**        0.00000   0.10000   0.00000     default
    clk                       0.06764   1.00000   0.06764     default
    --------------------------------------------------------------------
    min_delay/hold                                0.06764

                                                   Weighted
    Group (max_delay/setup)      Cost     Weight     Cost     Scenario
    --------------------------------------------------------------------
    **default**               0.00000   1.00000   0.00000     default
    **async_default**         0.00000   1.00000   0.00000     default
    **clock_gating_default**  0.00000   1.00000   0.00000     default
    **in2reg_default**        0.00000   0.10000   0.00000     default
    **reg2out_default**       0.00000   0.10000   0.00000     default
    **in2out_default**        0.00000   0.10000   0.00000     default
    clk                       0.00159   1.00000   0.00159     default
    --------------------------------------------------------------------
    max_delay/setup                               0.00159

    Constraint                                       Cost
    -----------------------------------------------------
    min_delay/hold                                0.06764  (VIOLATED)
    max_delay/setup                               0.00159  (VIOLATED)
    max_transition                                0.00000  (MET)
    max_capacitance                               0.84615  (VIOLATED)
    min_capacitance                               0.00000  (MET)
1
redirect -tee -file ../reports/icc2/constraint_DRC_placement.rpt {report_constraints -all_violators -min_capacitance -max_capacitance -max_transition}
****************************************
Report : constraint
        -all_violators
        -max_transition
        -max_capacitance
        -min_capacitance
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:05:29 2024
****************************************



   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: default Corner: default
   Scenario: default
   max_capacitance                                                             
                             Required        Actual                            
   Net                      Capacitance    Capacitance       Slack  Violation  
  ---------------------------------------------------------------------------
   U1/n7064                  8.00000        8.09179       -0.09179  (VIOLATED) 
     PIN : U1/U6239/Y        8.00000        8.09179       -0.09179  (VIOLATED) 

   U0/HFSNET_399            64.00000       64.08448       -0.08447  (VIOLATED) 
     PIN : U0/HFSBUF_440_2071/Y
                            64.00000       64.08448       -0.08447  (VIOLATED) 

   inA[10]                   8.00000        8.07658       -0.07658  (VIOLATED) 
     PIN : inA_reg_10_/Q     8.00000        8.07658       -0.07658  (VIOLATED) 

   U1/n5298                  8.00000        8.06322       -0.06322  (VIOLATED) 
     PIN : U1/U4737/CO       8.00000        8.06322       -0.06322  (VIOLATED) 

   U6/n2465                  8.00000        8.05744       -0.05744  (VIOLATED) 
     PIN : U6/U2586/S        8.00000        8.05744       -0.05744  (VIOLATED) 

   U9/n5461                  8.00000        8.05712       -0.05712  (VIOLATED) 
     PIN : U9/U5057/CO       8.00000        8.05712       -0.05712  (VIOLATED) 

   U1/n5774                 16.00000       16.05447       -0.05447  (VIOLATED) 
     PIN : U1/U155/Y        16.00000       16.05447       -0.05447  (VIOLATED) 

   inA[48]                   8.00000        8.05313       -0.05313  (VIOLATED) 
     PIN : inA_reg_48_/Q     8.00000        8.05313       -0.05313  (VIOLATED) 

   U0/n3217                  8.00000        8.04639       -0.04639  (VIOLATED) 
     PIN : U0/U3095/Y        8.00000        8.04639       -0.04639  (VIOLATED) 

   inA[2]                    8.00000        8.04207       -0.04207  (VIOLATED) 
     PIN : inA_reg_2_/Q      8.00000        8.04207       -0.04207  (VIOLATED) 

   tmp_mult5[32]             8.00000        8.03626       -0.03626  (VIOLATED) 
     PIN : U7_tmp_reg_32_/Q  8.00000        8.03626       -0.03626  (VIOLATED) 

   U9/HFSNET_28             16.00000       16.03330       -0.03330  (VIOLATED) 
     PIN : U9/HFSINV_4_269/Y
                            16.00000       16.03330       -0.03330  (VIOLATED) 

   U0/n6223                  8.00000        8.02951       -0.02951  (VIOLATED) 
     PIN : U0/U2125/Y        8.00000        8.02951       -0.02951  (VIOLATED) 

   U6/n6794                  8.00000        8.02205       -0.02205  (VIOLATED) 
     PIN : U6/U100/Y         8.00000        8.02205       -0.02205  (VIOLATED) 

   U9/n5596                  8.00000        8.02111       -0.02111  (VIOLATED) 
     PIN : U9/U5131/Y        8.00000        8.02111       -0.02111  (VIOLATED) 

   U6/n8578                 16.00000       16.02036       -0.02036  (VIOLATED) 
     PIN : U6/U280/Y        16.00000       16.02036       -0.02036  (VIOLATED) 

   inC[1]                    8.00000        8.01831       -0.01831  (VIOLATED) 
     PIN : inC_reg_1_/Q      8.00000        8.01831       -0.01831  (VIOLATED) 

   U9/n5243                  8.00000        8.01630       -0.01630  (VIOLATED) 
     PIN : U9/U4926/Y        8.00000        8.01630       -0.01630  (VIOLATED) 

   U1/HFSNET_593            32.00000       32.01590       -0.01590  (VIOLATED) 
     PIN : U1/HFSINV_1740_2564/Y
                            32.00000       32.01590       -0.01590  (VIOLATED) 

   U9/n6342                  8.00000        8.00334       -0.00334  (VIOLATED) 
     PIN : U9/U1762/Y        8.00000        8.00334       -0.00334  (VIOLATED) 

   U0/n2535                  8.00000        8.00306       -0.00306  (VIOLATED) 
     PIN : U0/U1960/Y        8.00000        8.00306       -0.00306  (VIOLATED) 

  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 21

   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 21
1
redirect -tee -file ../reports/icc2/design_physical_placement.rpt {report_design -physical}
Warning: The option '-physical' has been deprecated and is scheduled to be removed in a future release. Please use report_design -help to see the latest supported options of command report_design. (NDMUI-332)
****************************************
Report : design
        -physical
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:05:29 2024
****************************************

Physical Information:
  Total moveable cell area: 133632.727
  Total fixed cell area: 0.000
  Total physical cell area: 133632.727
  Core area: {20 20} {446.816 446.36}
                                  Count                           Area
  TOTAL LEAF CELLS                35970                     133632.727
1
redirect -tee -file ../reports/icc2/design_physical_placement.rpt {report_design}
****************************************
Report : design
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:05:29 2024
****************************************

Total number of std cells in library : 291
Total number of dont_use lib cells   : 12
Total number of dont_touch lib cells : 12
Total number of buffers              : 11
Total number of inverters            : 15
Total number of flip-flops           : 102
Total number of latches              : 12
Total number of ICGs                 : 12

Cell Instance Type  Count         Area
--------------------------------------
TOTAL LEAF CELLS    35970 133632.72736
Standard cells      35970 133632.72736
Hard macro cells        0      0.00000
Soft macro cells        0      0.00000
Always on cells         0      0.00000
Physical only           0      0.00000
Fixed cells             0      0.00000
Moveable cells      35970 133632.72736
Sequential           2180  15512.94976
Buffer/inverter      4224  10481.66099
ICG cells               0      0.00000

Logic Hierarchies                    : 4
Design Masters count                 : 56
Total Flat nets count                : 41685
Total FloatingNets count             : 0
Total no of Ports                    : 139
Number of Master Clocks in design    : 1
Number of Generated Clocks in design : 0
Number of Path Groups in design      : 7 (1 of them Non Default)
Number of Scan Chains in design      : 0
List of Modes                        : default
List of Corners                      : default
List of Scenarios                    : default

Core Area                            : 181977.26976
Chip Area                            : 217704.30976
Total Site Row Area                  : 181977.270
Number of Blockages                  : 0
Total area of Blockages              : 0.000
Number of Power Domains              : 1
Number of Voltage Areas              : 1
Number of Group Bounds               : 0
Number of Exclusive MoveBounds       : 0
Number of Hard or Soft MoveBounds    : 0
Number of Multibit Registers         : 0
Number of Multibit LS/ISO Cells      : 0
Number of Top Level RP Groups        : 0
Number of Tech Layers                : 71 (61 of them have unknown routing dir.)

Total wire length                    : 0.00000 micron
Total number of wires                : 0
Total number of contacts             : 39424
1
redirect -tee -file ../reports/icc2/congestion_placement.rpt {report_congestion}
Warning: The congestion map is out dated. Specify -rerun_global_router option to regenerate one.

****************************************
Report : congestion
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:05:30 2024
****************************************

Layer     |    overflow     |                 # GRCs has
Name      |  total  |  max  | overflow (%)         | max overflow
---------------------------------------------------------------
Both Dirs |    1400 |     5 |    1167  ( 0.74960%) |       2
H routing |    1180 |     5 |     996  ( 1.27953%) |       1
V routing |     220 |     5 |     171  ( 0.21968%) |       1

1
rename_block -to_block MYTOP/place_opt
{MYLIB:MYTOP/place_opt.design}
save_block
Information: Saving block 'MYLIB:MYTOP/place_opt.design'
1
######################################################
#			Clock Tree Synthesis Optimization        #
######################################################
# Perform CTS (2% of clock period)
# Applicable for MCMM design, however this design is single scenario ONLY
set_max_transition 0.10 -clock_path [get_clocks] -corners [all_corners]
1
# Clock optimization
set CTS_CELLS [get_lib_cells "*/NBUFF*LVT */INVX*_LVT */CGL* */*DFF*"]
{saed32lvt_c/NBUFFX16_LVT saed32lvt_c/NBUFFX2_LVT saed32lvt_c/NBUFFX32_LVT saed32lvt_c/NBUFFX4_LVT saed32lvt_c/NBUFFX8_LVT saed32lvt_c/INVX0_LVT saed32lvt_c/INVX16_LVT saed32lvt_c/INVX1_LVT saed32lvt_c/INVX2_LVT saed32lvt_c/INVX32_LVT saed32lvt_c/INVX4_LVT saed32lvt_c/INVX8_LVT saed32lvt_c/CGLNPRX2_LVT saed32lvt_c/CGLNPRX8_LVT saed32lvt_c/CGLNPSX16_LVT saed32lvt_c/CGLNPSX2_LVT saed32lvt_c/CGLNPSX4_LVT saed32lvt_c/CGLNPSX8_LVT saed32lvt_c/CGLPPRX2_LVT saed32lvt_c/CGLPPRX8_LVT saed32lvt_c/CGLPPSX16_LVT saed32lvt_c/CGLPPSX2_LVT saed32lvt_c/CGLPPSX4_LVT saed32lvt_c/CGLPPSX8_LVT saed32lvt_c/AODFFARX1_LVT saed32lvt_c/AODFFARX2_LVT saed32lvt_c/AODFFNARX1_LVT saed32lvt_c/AODFFNARX2_LVT saed32lvt_c/DFFARX1_LVT saed32lvt_c/DFFARX2_LVT saed32lvt_c/DFFASRX1_LVT saed32lvt_c/DFFASRX2_LVT saed32lvt_c/DFFASX1_LVT saed32lvt_c/DFFASX2_LVT saed32lvt_c/DFFNARX1_LVT saed32lvt_c/DFFNARX2_LVT saed32lvt_c/DFFNASRNX1_LVT saed32lvt_c/DFFNASRNX2_LVT saed32lvt_c/DFFNASRQX1_LVT saed32lvt_c/DFFNASRQX2_LVT saed32lvt_c/DFFNASRX1_LVT saed32lvt_c/DFFNASRX2_LVT saed32lvt_c/DFFNASX1_LVT saed32lvt_c/DFFNASX2_LVT saed32lvt_c/DFFNX1_LVT saed32lvt_c/DFFNX2_LVT saed32lvt_c/DFFSSRX1_LVT saed32lvt_c/DFFSSRX2_LVT saed32lvt_c/DFFX1_LVT saed32lvt_c/DFFX2_LVT saed32lvt_c/RDFFARX1_LVT saed32lvt_c/RDFFARX2_LVT saed32lvt_c/RDFFNARX1_LVT saed32lvt_c/RDFFNARX2_LVT saed32lvt_c/RDFFNSRARX1_LVT saed32lvt_c/RDFFNSRARX2_LVT saed32lvt_c/RDFFNSRASRNX1_LVT saed32lvt_c/RDFFNSRASRNX2_LVT saed32lvt_c/RDFFNSRASRQX1_LVT saed32lvt_c/RDFFNSRASRQX2_LVT saed32lvt_c/RDFFNSRASRX1_LVT saed32lvt_c/RDFFNSRASRX2_LVT saed32lvt_c/RDFFNSRASX1_LVT saed32lvt_c/RDFFNSRASX2_LVT saed32lvt_c/RDFFNSRX1_LVT saed32lvt_c/RDFFNSRX2_LVT saed32lvt_c/RDFFNX1_LVT saed32lvt_c/RDFFNX2_LVT saed32lvt_c/RDFFSRARX1_LVT saed32lvt_c/RDFFSRARX2_LVT saed32lvt_c/RDFFSRASRX1_LVT saed32lvt_c/RDFFSRASRX2_LVT saed32lvt_c/RDFFSRASX1_LVT saed32lvt_c/RDFFSRASX2_LVT saed32lvt_c/RDFFSRSSRX1_LVT saed32lvt_c/RDFFSRSSRX2_LVT saed32lvt_c/RDFFSRX1_LVT saed32lvt_c/RDFFSRX2_LVT saed32lvt_c/RDFFX1_LVT saed32lvt_c/RDFFX2_LVT saed32lvt_c/RSDFFARX1_LVT saed32lvt_c/RSDFFARX2_LVT saed32lvt_c/RSDFFNARX1_LVT saed32lvt_c/RSDFFNARX2_LVT saed32lvt_c/RSDFFNSRARX1_LVT saed32lvt_c/RSDFFNSRARX2_LVT saed32lvt_c/RSDFFNSRASRNX1_LVT saed32lvt_c/RSDFFNSRASRNX2_LVT saed32lvt_c/RSDFFNSRASRQX1_LVT saed32lvt_c/RSDFFNSRASRQX2_LVT saed32lvt_c/RSDFFNSRASRX1_LVT saed32lvt_c/RSDFFNSRASRX2_LVT saed32lvt_c/RSDFFNSRASX1_LVT saed32lvt_c/RSDFFNSRASX2_LVT saed32lvt_c/RSDFFNSRX1_LVT saed32lvt_c/RSDFFNSRX2_LVT saed32lvt_c/RSDFFNX1_LVT saed32lvt_c/RSDFFNX2_LVT saed32lvt_c/RSDFFSRARX1_LVT saed32lvt_c/RSDFFSRARX2_LVT ...}
set_dont_touch $CTS_CELLS false
1
set_lib_cell_purpose -exclude cts [get_lib_cells]
1
set_lib_cell_purpose -include cts $CTS_CELLS
1
set_app_options -list {time.remove_clock_reconvergence_pessimism true}
time.remove_clock_reconvergence_pessimism true
set_app_options -name cts.compile.enable_global_route -value true		
cts.compile.enable_global_route true
set_app_options -name clock_opt.flow.enable_ccd -value false		 	; # disable CCD
clock_opt.flow.enable_ccd false
set_app_options -name cts.compile.enable_local_skew -value true			; # enable clock skew CTS
cts.compile.enable_local_skew true
set_app_options -name cts.optimize.enable_local_skew -value true
cts.optimize.enable_local_skew true
# To improve the slack performance in setup and hold timing
remove_clock_uncertainty [get_clocks clk]
1
#clock_opt
clock_opt -to route_clock
Information: Starting 'clock_opt -to route_clock' (FLW-8000)
Information: Time: 2024-09-09 12:05:31 / Session: 0.13 hr / Command: 0.00 hr / Memory: 1115 MB (FLW-8100)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: Dynamic Scenario ASR Mode:  2
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (4468160 4463600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: CCD will use corner default for honoring max prepone/postpone limits
Information: Useful skew copied/scaled 0 balance points and 0 clock latencies. (CCD-103)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2024-09-09 12:05:33 / Session: 0.13 hr / Command: 0.00 hr / Memory: 1115 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2024-09-09 12:05:33 / Session: 0.13 hr / Command: 0.00 hr / Memory: 1115 MB (FLW-8100)
Running clock synthesis step.
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2024-09-09 12:05:33 / Session: 0.13 hr / Command: 0.00 hr / Memory: 1115 MB (FLW-8100)

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2024-09-09 12:05:33 / Session: 0.13 hr / Command: 0.00 hr / Memory: 1115 MB (FLW-8100)
Analyzing timing for OCV-aware CTS
Information: CCD will use corner default for honoring max prepone/postpone limits
Information: Useful skew copied/scaled 0 balance points and 0 clock latencies. (CCD-103)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   default	(Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32lvt_c/NBUFFX16_LVT
   saed32lvt_c/NBUFFX2_LVT
   saed32lvt_c/NBUFFX32_LVT
   saed32lvt_c/NBUFFX4_LVT
   saed32lvt_c/NBUFFX8_LVT
   saed32lvt_c/INVX0_LVT
   saed32lvt_c/INVX16_LVT
   saed32lvt_c/INVX1_LVT
   saed32lvt_c/INVX2_LVT
   saed32lvt_c/INVX32_LVT
   saed32lvt_c/INVX4_LVT
   saed32lvt_c/INVX8_LVT

ICG reference list:
   saed32lvt_c/CGLNPRX2_LVT
   saed32lvt_c/CGLNPRX8_LVT
   saed32lvt_c/CGLNPSX16_LVT
   saed32lvt_c/CGLNPSX2_LVT
   saed32lvt_c/CGLNPSX4_LVT
   saed32lvt_c/CGLNPSX8_LVT
   saed32lvt_c/CGLPPRX2_LVT
   saed32lvt_c/CGLPPRX8_LVT
   saed32lvt_c/CGLPPSX16_LVT
   saed32lvt_c/CGLPPSX2_LVT
   saed32lvt_c/CGLPPSX4_LVT
   saed32lvt_c/CGLPPSX8_LVT

Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (4468160 4463600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 1.11 sec, cpu time is 0 hr : 0 min : 1.76 sec. (CTS-104)
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 256 total shapes.
Layer M2: cached 132 shapes out of 132 total shapes.
Cached 21120 vias out of 39424 total vias.
Total 0.3307 seconds to build cellmap data
Total 1.0796 seconds to load 35970 cell instances into cellmap
Moveable cells: 35970; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.2220, cell height 1.6720, cell area 3.7151 for total 35970 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41683, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
 Creating timing abstraction of clock tree(s)
For clock 'clk' @ corner 'default': latency = 0.292
 Abstraction finished successfully
OCV derate values 1.000 (early) and 1.000 (late)
Information: The net parasitics of block MYTOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Information: Design Average RC for design MYTOP  (NEX-011)
Information: r = 1.791099 ohm/um, via_r = 0.506362 ohm/cut, c = 0.082983 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.625776 ohm/cut, c = 0.095914 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Information: The RC mode used is VR for design 'MYTOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41683, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:default          Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.2923  0.2923  0.2923  0.2923   default

Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Information: The RC mode used is VR for design 'MYTOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41683, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 41682, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: The net parasitics of block MYTOP are cleared. (TIM-123)
Setting the local skew CTS slack threshold value to 0.050000
Using threshold of 0.050000 to filter timing paths
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
Setting target skew for clock: clk (mode default corner default) as 0.150000
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 8
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Information: Design Average RC for design MYTOP  (NEX-011)
Information: r = 1.791099 ohm/um, via_r = 0.506362 ohm/cut, c = 0.082983 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.625776 ohm/cut, c = 0.095914 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'MYTOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41683, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Warning: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Global route buffer aware mode is ON.
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = clk
 Clocks:
     clk (default)
 Design rule constraints:
     max transition  = 0.100000
     max capacitance = 600.000000
 Number of load sinks = 2180
 Number of ignore points = 0
Information: Design Average RC for design MYTOP  (NEX-011)
Information: r = 1.791099 ohm/um, via_r = 0.506362 ohm/cut, c = 0.082983 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.625776 ohm/cut, c = 0.095914 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
 Number of gates with existing phase delay = 512
    1. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_95_/CLK
    2. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_96_/CLK
    3. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_93_/CLK
    4. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_102_/CLK
    5. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_106_/CLK
    6. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_92_/CLK
    7. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_93_/CLK
    8. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_94_/CLK
    9. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_96_/CLK
   10. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_101_/CLK
   11. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_98_/CLK
   12. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_104_/CLK
   13. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_91_/CLK
   14. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_103_/CLK
   15. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_99_/CLK
   16. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_102_/CLK
   17. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_91_/CLK
   18. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_105_/CLK
   19. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_90_/CLK
   20. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_105_/CLK
   21. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_101_/CLK
   22. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_89_/CLK
   23. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_94_/CLK
   24. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_106_/CLK
   25. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_107_/CLK
   26. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_99_/CLK
   27. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_97_/CLK
   28. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_100_/CLK
   29. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_89_/CLK
   30. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_97_/CLK
   31. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_103_/CLK
   32. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_100_/CLK
   33. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_95_/CLK
   34. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_108_/CLK
   35. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_107_/CLK
   36. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_92_/CLK
   37. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_108_/CLK
   38. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_109_/CLK
   39. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_104_/CLK
   40. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_90_/CLK
   41. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_98_/CLK
   42. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_88_/CLK
   43. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_110_/CLK
   44. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_87_/CLK
   45. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_109_/CLK
   46. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_88_/CLK
   47. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_110_/CLK
   48. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_112_/CLK
   49. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_86_/CLK
   50. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_111_/CLK
   51. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_87_/CLK
   52. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_111_/CLK
   53. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_113_/CLK
   54. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_85_/CLK
   55. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_112_/CLK
   56. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_86_/CLK
   57. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_83_/CLK
   58. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_114_/CLK
   59. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_85_/CLK
   60. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_113_/CLK
   61. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_84_/CLK
   62. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_84_/CLK
   63. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_115_/CLK
   64. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_114_/CLK
   65. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_116_/CLK
   66. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_82_/CLK
   67. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_81_/CLK
   68. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_115_/CLK
   69. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_118_/CLK
   70. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_117_/CLK
   71. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_116_/CLK
   72. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_83_/CLK
   73. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_120_/CLK
   74. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_119_/CLK
   75. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_117_/CLK
   76. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_82_/CLK
   77. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_81_/CLK
   78. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_118_/CLK
   79. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_121_/CLK
   80. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_74_/CLK
   81. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_75_/CLK
   82. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_120_/CLK
   83. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_122_/CLK
   84. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_123_/CLK
   85. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_119_/CLK
   86. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_125_/CLK
   87. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_126_/CLK
   88. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_76_/CLK
   89. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_124_/CLK
   90. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_73_/CLK
   91. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_72_/CLK
   92. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_80_/CLK
   93. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_121_/CLK
   94. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_122_/CLK
   95. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_127_/CLK
   96. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_71_/CLK
   97. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_74_/CLK
   98. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_75_/CLK
   99. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_77_/CLK
  100. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_72_/CLK
  101. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_124_/CLK
  102. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_80_/CLK
  103. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_123_/CLK
  104. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_125_/CLK
  105. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_70_/CLK
  106. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_76_/CLK
  107. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_71_/CLK
  108. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_79_/CLK
  109. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_126_/CLK
  110. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_73_/CLK
  111. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_78_/CLK
  112. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_70_/CLK
  113. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_127_/CLK
  114. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_69_/CLK
  115. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_79_/CLK
  116. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_68_/CLK
  117. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_66_/CLK
  118. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_68_/CLK
  119. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_77_/CLK
  120. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_69_/CLK
  121. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_67_/CLK
  122. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_78_/CLK
  123. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_65_/CLK
  124. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_67_/CLK
  125. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_66_/CLK
  126. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_65_/CLK
  127. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_64_/CLK
  128. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_63_/CLK
  129. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_58_/CLK
  130. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_62_/CLK
  131. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_64_/CLK
  132. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_59_/CLK
  133. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_61_/CLK
  134. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_62_/CLK
  135. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_60_/CLK
  136. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_60_/CLK
  137. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_63_/CLK
  138. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_61_/CLK
  139. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_57_/CLK
  140. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_56_/CLK
  141. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_57_/CLK
  142. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_59_/CLK
  143. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_58_/CLK
  144. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_55_/CLK
  145. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_56_/CLK
  146. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_54_/CLK
  147. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_52_/CLK
  148. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_53_/CLK
  149. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_54_/CLK
  150. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_53_/CLK
  151. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_55_/CLK
  152. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_51_/CLK
  153. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_50_/CLK
  154. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_50_/CLK
  155. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_52_/CLK
  156. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_51_/CLK
  157. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_49_/CLK
  158. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_0_/CLK
  159. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_49_/CLK
  160. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_48_/CLK
  161. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_1_/CLK
  162. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_2_/CLK
  163. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_0_/CLK
  164. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_47_/CLK
  165. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_48_/CLK
  166. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_3_/CLK
  167. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_4_/CLK
  168. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_47_/CLK
  169. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_2_/CLK
  170. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_3_/CLK
  171. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_5_/CLK
  172. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_1_/CLK
  173. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_29_/CLK
  174. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_4_/CLK
  175. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_5_/CLK
  176. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_6_/CLK
  177. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_28_/CLK
  178. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_7_/CLK
  179. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_26_/CLK
  180. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_46_/CLK
  181. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_33_/CLK
  182. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_27_/CLK
  183. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_45_/CLK
  184. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_30_/CLK
  185. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_108_/CLK
  186. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_25_/CLK
  187. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_109_/CLK
  188. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_9_/CLK
  189. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_7_/CLK
  190. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_6_/CLK
  191. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_104_/CLK
  192. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_95_/CLK
  193. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_8_/CLK
  194. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_38_/CLK
  195. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_23_/CLK
  196. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_32_/CLK
  197. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_46_/CLK
  198. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_24_/CLK
  199. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_22_/CLK
  200. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_42_/CLK
  201. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_44_/CLK
  202. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_45_/CLK
  203. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_44_/CLK
  204. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_34_/CLK
  205. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_8_/CLK
  206. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_43_/CLK
  207. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_21_/CLK
  208. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_110_/CLK
  209. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_42_/CLK
  210. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_107_/CLK
  211. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_20_/CLK
  212. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_12_/CLK
  213. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_43_/CLK
  214. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_111_/CLK
  215. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_41_/CLK
  216. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_11_/CLK
  217. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_102_/CLK
  218. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_19_/CLK
  219. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_97_/CLK
  220. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_10_/CLK
  221. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_93_/CLK
  222. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_37_/CLK
  223. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_103_/CLK
  224. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_23_/CLK
  225. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_31_/CLK
  226. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_22_/CLK
  227. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_20_/CLK
  228. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_24_/CLK
  229. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_13_/CLK
  230. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_40_/CLK
  231. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_18_/CLK
  232. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_16_/CLK
  233. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_9_/CLK
  234. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_21_/CLK
  235. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_14_/CLK
  236. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_112_/CLK
  237. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_33_/CLK
  238. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_35_/CLK
  239. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_19_/CLK
  240. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_113_/CLK
  241. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_25_/CLK
  242. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_38_/CLK
  243. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_26_/CLK
  244. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_10_/CLK
  245. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_15_/CLK
  246. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_40_/CLK
  247. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_99_/CLK
  248. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_17_/CLK
  249. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_12_/CLK
  250. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_39_/CLK
  251. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_11_/CLK
  252. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_36_/CLK
  253. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_18_/CLK
  254. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_41_/CLK
  255. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_15_/CLK
  256. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_114_/CLK
  257. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_32_/CLK
  258. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_14_/CLK
  259. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_94_/CLK
  260. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_13_/CLK
  261. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_37_/CLK
  262. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_16_/CLK
  263. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_106_/CLK
  264. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_98_/CLK
  265. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_17_/CLK
  266. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_39_/CLK
  267. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_28_/CLK
  268. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_35_/CLK
  269. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_96_/CLK
  270. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_27_/CLK
  271. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_105_/CLK
  272. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_90_/CLK
  273. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_30_/CLK
  274. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_91_/CLK
  275. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_29_/CLK
  276. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_115_/CLK
  277. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_36_/CLK
  278. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_31_/CLK
  279. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_92_/CLK
  280. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_34_/CLK
  281. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_116_/CLK
  282. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_101_/CLK
  283. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_89_/CLK
  284. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_100_/CLK
  285. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_88_/CLK
  286. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_118_/CLK
  287. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_117_/CLK
  288. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_120_/CLK
  289. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_87_/CLK
  290. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_90_/CLK
  291. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_119_/CLK
  292. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_117_/CLK
  293. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_92_/CLK
  294. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_115_/CLK
  295. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_114_/CLK
  296. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_91_/CLK
  297. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_119_/CLK
  298. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_93_/CLK
  299. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_121_/CLK
  300. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_86_/CLK
  301. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_94_/CLK
  302. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_116_/CLK
  303. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_95_/CLK
  304. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_86_/CLK
  305. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_84_/CLK
  306. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_89_/CLK
  307. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_122_/CLK
  308. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_87_/CLK
  309. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_123_/CLK
  310. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_118_/CLK
  311. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_88_/CLK
  312. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_85_/CLK
  313. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_85_/CLK
  314. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_120_/CLK
  315. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_125_/CLK
  316. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_122_/CLK
  317. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_124_/CLK
  318. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_110_/CLK
  319. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_111_/CLK
  320. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_97_/CLK
  321. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_113_/CLK
  322. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_112_/CLK
  323. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_126_/CLK
  324. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_123_/CLK
  325. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_121_/CLK
  326. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_127_/CLK
  327. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_107_/CLK
  328. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_127_/CLK
  329. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_96_/CLK
  330. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_109_/CLK
  331. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_124_/CLK
  332. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_126_/CLK
  333. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_125_/CLK
  334. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_108_/CLK
  335. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_100_/CLK
  336. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_99_/CLK
  337. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_98_/CLK
  338. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_106_/CLK
  339. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_75_/CLK
  340. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_74_/CLK
  341. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_76_/CLK
  342. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_103_/CLK
  343. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_77_/CLK
  344. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_105_/CLK
  345. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_81_/CLK
  346. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_102_/CLK
  347. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_104_/CLK
  348. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_101_/CLK
  349. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_82_/CLK
  350. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_82_/CLK
  351. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_77_/CLK
  352. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_75_/CLK
  353. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_84_/CLK
  354. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_81_/CLK
  355. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_83_/CLK
  356. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_73_/CLK
  357. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_73_/CLK
  358. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_80_/CLK
  359. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_83_/CLK
  360. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_80_/CLK
  361. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_74_/CLK
  362. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_78_/CLK
  363. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_76_/CLK
  364. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_79_/CLK
  365. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_78_/CLK
  366. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_72_/CLK
  367. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_79_/CLK
  368. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_71_/CLK
  369. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_70_/CLK
  370. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_69_/CLK
  371. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_68_/CLK
  372. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_66_/CLK
  373. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_67_/CLK
  374. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_72_/CLK
  375. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_71_/CLK
  376. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_68_/CLK
  377. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_69_/CLK
  378. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_65_/CLK
  379. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_70_/CLK
  380. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_62_/CLK
  381. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_63_/CLK
  382. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_65_/CLK
  383. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_64_/CLK
  384. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_67_/CLK
  385. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_58_/CLK
  386. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_64_/CLK
  387. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_66_/CLK
  388. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_59_/CLK
  389. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_61_/CLK
  390. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_59_/CLK
  391. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_60_/CLK
  392. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_57_/CLK
  393. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_58_/CLK
  394. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_60_/CLK
  395. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_61_/CLK
  396. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_57_/CLK
  397. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_55_/CLK
  398. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_56_/CLK
  399. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_63_/CLK
  400. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_62_/CLK
  401. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_54_/CLK
  402. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_56_/CLK
  403. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_54_/CLK
  404. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_53_/CLK
  405. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_55_/CLK
  406. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_51_/CLK
  407. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_53_/CLK
  408. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_52_/CLK
  409. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_52_/CLK
  410. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_51_/CLK
  411. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_50_/CLK
  412. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_50_/CLK
  413. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_49_/CLK
  414. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_47_/CLK
  415. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_48_/CLK
  416. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_49_/CLK
  417. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_47_/CLK
  418. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_48_/CLK
  419. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_0_/CLK
  420. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_46_/CLK
  421. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_43_/CLK
  422. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_0_/CLK
  423. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_44_/CLK
  424. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_1_/CLK
  425. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_45_/CLK
  426. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_3_/CLK
  427. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_8_/CLK
  428. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_42_/CLK
  429. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_41_/CLK
  430. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_16_/CLK
  431. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_2_/CLK
  432. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_7_/CLK
  433. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_37_/CLK
  434. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_4_/CLK
  435. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_29_/CLK
  436. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_40_/CLK
  437. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_38_/CLK
  438. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_35_/CLK
  439. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_6_/CLK
  440. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_21_/CLK
  441. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_5_/CLK
  442. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_11_/CLK
  443. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_23_/CLK
  444. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_26_/CLK
  445. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_36_/CLK
  446. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_33_/CLK
  447. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_39_/CLK
  448. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_10_/CLK
  449. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_33_/CLK
  450. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_1_/CLK
  451. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_32_/CLK
  452. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_29_/CLK
  453. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_2_/CLK
  454. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_25_/CLK
  455. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_42_/CLK
  456. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_24_/CLK
  457. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_19_/CLK
  458. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_39_/CLK
  459. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_34_/CLK
  460. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_27_/CLK
  461. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_12_/CLK
  462. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_17_/CLK
  463. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_25_/CLK
  464. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_3_/CLK
  465. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_21_/CLK
  466. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_45_/CLK
  467. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_28_/CLK
  468. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_22_/CLK
  469. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_18_/CLK
  470. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_15_/CLK
  471. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_38_/CLK
  472. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_35_/CLK
  473. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_9_/CLK
  474. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_26_/CLK
  475. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_15_/CLK
  476. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_12_/CLK
  477. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_44_/CLK
  478. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_14_/CLK
  479. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_37_/CLK
  480. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_18_/CLK
  481. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_20_/CLK
  482. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_30_/CLK
  483. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_7_/CLK
  484. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_27_/CLK
  485. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_19_/CLK
  486. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_14_/CLK
  487. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_11_/CLK
  488. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_34_/CLK
  489. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_13_/CLK
  490. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_5_/CLK
  491. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_10_/CLK
  492. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_40_/CLK
  493. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_16_/CLK
  494. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_43_/CLK
  495. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_32_/CLK
  496. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_17_/CLK
  497. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_9_/CLK
  498. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_4_/CLK
  499. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_13_/CLK
  500. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_24_/CLK
  501. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_46_/CLK
  502. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_8_/CLK
  503. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_23_/CLK
  504. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_41_/CLK
  505. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_36_/CLK
  506. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_28_/CLK
  507. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_31_/CLK
  508. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_6_/CLK
  509. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_20_/CLK
  510. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_30_/CLK
  511. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_31_/CLK
  512. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_22_/CLK
Creating OCV partitions
 Added 20 Repeaters. Built 4 Repeater Levels
Information: The RC mode used is CTO for design 'MYTOP'. (NEX-022)
 Phase delay: clk : (0.128 0.063) : skew = 0.065
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 38.21 sec, cpu time is 0 hr : 0 min : 56.29 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************

No latency bottleneck found > 0.500
Information: The run time for Latency bottleneck reporting is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
There are 0 buffers and 20 inverters added (total area 175.87) by Clock Tree Synthesis.
Turning off global route buffer aware mode.
Information: 0 out of 20 clock cells have been moved due to NDR or via ladder related legalization rules.
Information: The run time for snapping registers is 0 hr : 0 min : 0.43 sec, cpu time is 0 hr : 0 min : 0.43 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
Information: The net parasitics of block MYTOP are cleared. (TIM-123)
Total number of global routed clock nets: 21
Information: The run time for clock net global routing is 0 hr : 0 min : 0.47 sec, cpu time is 0 hr : 0 min : 0.54 sec. (CTS-104)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Information: Design MYTOP has 41705 nets, 21 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'MYTOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41703, routed nets = 21, across physical hierarchy nets = 0, parasitics cached nets = 21, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
 Clock cells info: buffer count: 20, buffer area: 175.87, cell count: 0, cell area: 0.00
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
Started Initial DRC Fixing at Mon Sep  9 12:06:23 2024
Scenario default:default
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.1282       0.0652            1       0.0000       0.0012           20     175.8676     175.8676   11260.3900
                                                                                                                                         
-------------------------------------------------------------
Fixing clock: clk mode: default root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0652; ID = 0.1282; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/1.2251; ClockBufCount = 20; ClockBufArea = 175.8676; ClockCellArea = 175.8676; ClockWireLen = 11260.3900; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 1 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 1 repeater gate(s)
Ran incremental ZGR 1 time(s) for 3 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0726; ID = 0.1356; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 21; ClockBufArea = 185.0168; ClockCellArea = 185.0168; ClockWireLen = 11331.2760; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.14 sec, cpu time is 0 hr : 0 min : 0.25 sec.
Finished Initial DRC Fixing at Mon Sep  9 12:06:23 2024 (elapsed: 0:00:00)
Scenario default:default
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.1356       0.0726            0       0.0000       0.0000           21     185.0168     185.0168   11331.2760
                          +0.0074      +0.0074           -1      +0.0000      -0.0012           +1      +9.1492      +9.1492     +70.8860
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.18 sec, cpu time is 0 hr : 0 min : 0.32 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
Started Optimization at Mon Sep  9 12:06:23 2024
Scenario default:default
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.1356       0.0726            0       0.0000       0.0000           21     185.0168     185.0168   11331.2760
                                                                                                                                         
-------------------------------------------------------------
Optimizing clock tree
clock: clk mode: default root: clk
Clock QoR Before Optimization:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0726; ID = 0.1356; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 21; ClockBufArea = 185.0168; ClockCellArea = 185.0168; ClockWireLen = 11331.2760; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 0 successful improvements out of 0 iterations
Resized 0, relocated 0, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 0.08 sec, cpu time is 0 hr : 0 min : 0.11 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Network Flow Optimization:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0726; ID = 0.1356; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 21; ClockBufArea = 185.0168; ClockCellArea = 185.0168; ClockWireLen = 11331.2760; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0011		0.0000		cts_inv_23336209/A
  (1) 0.0182		0.0170		cts_inv_23336209/Y
  (2) 0.0282		0.0101		cts_inv_23196195/A
  (3) 0.0730		0.0448		cts_inv_23196195/Y
  (4) 0.0758		0.0027		cts_inv_22436119/A
  (5) 0.1031		0.0273		cts_inv_22436119/Y
  (6) 0.1355		0.0325		cts_inv_22366112/A
  (7) 0.1870		0.0515		cts_inv_22366112/Y
  (8) 0.1956		0.0086		U0/p1_reg_95_/CLK
  (9) 0.1356		-0.0600		U0/p1_reg_95_/CLK
Shortest path:
  (0) 0.0011		0.0000		cts_inv_23336209/A
  (1) 0.0182		0.0170		cts_inv_23336209/Y
  (2) 0.0214		0.0033		cts_inv_23206196/A
  (3) 0.0627		0.0413		cts_inv_23206196/Y
  (4) 0.0630		0.0004		UA_temp_reg_34_/CLK

Begin Layer Optimization:

Beginning layer optimization ...
Clock clk: 21 nets have their layers changed
All clocks: total net count: 21
All clocks: total committed/restored net count: 21/0
All clocks: total count of nets with two layers: 0 (skipped)
All clocks: total count of nets with unchanged layers: 0

Ending layer optimization ...

The elapsed time for layer optimization is 0 hr : 0 min : 1.06 sec, cpu time is 0 hr : 0 min : 2.32 sec.
Ran incremental ZGR 15 time(s) for 15 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Layer Optimization:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0725; ID = 0.1356; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 21; ClockBufArea = 185.0168; ClockCellArea = 185.0168; ClockWireLen = 11331.4060; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)

Begin Area Recovery Buffer Removal:
AR: deleted 0 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Removal:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0725; ID = 0.1356; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 21; ClockBufArea = 185.0168; ClockCellArea = 185.0168; ClockWireLen = 11331.4060; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 0 out of 21 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Resizing:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0725; ID = 0.1356; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 21; ClockBufArea = 185.0168; ClockCellArea = 185.0168; ClockWireLen = 11331.4060; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 0.29 sec, cpu time is 0 hr : 0 min : 1.12 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 1.51 sec, cpu time is 0 hr : 0 min : 3.77 sec.
Finished Optimization at Mon Sep  9 12:06:24 2024 (elapsed: 0:00:01)
Scenario default:default
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.1356       0.0725            0       0.0000       0.0000           21     185.0168     185.0168   11331.4060
                          -0.0001      -0.0001           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.1300
Information: The run time for skew latency optimization and Area Recovery is 0 hr : 0 min : 1.56 sec, cpu time is 0 hr : 0 min : 3.93 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41704, routed nets = 22, across physical hierarchy nets = 0, parasitics cached nets = 22, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:default          Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.0760  0.0760  0.0966  0.0966   default

Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Information: Design Average RC for design MYTOP  (NEX-011)
Information: r = 1.791099 ohm/um, via_r = 0.506362 ohm/cut, c = 0.083198 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.625776 ohm/cut, c = 0.096003 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41704, routed nets = 22, across physical hierarchy nets = 0, parasitics cached nets = 41704, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41704, routed nets = 22, across physical hierarchy nets = 0, parasitics cached nets = 22, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Started Local Skew Optimization at Mon Sep  9 12:06:29 2024
Scenario default:default
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                           n/a          n/a            0       0.0000       0.0000           21     185.0168     185.0168   11331.4060
                                                                                                                                         
-------------------------------------------------------------
Optimizing clock tree local skew
clock: clk mode: default root: clk
Clock QoR Before Optimization:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = 0.0725; ID = 0.1356; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 21; ClockBufArea = 185.0168; ClockCellArea = 185.0168; ClockWireLen = 11331.4060; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)

Begin Network Flow Based Optimization:
Total trial resizing 0 time(s) accepted 0 time(s)
AR: local skew for area recovery by removal and sizing
AR: deleted 0 cell(s)
AR: resized 0 out of 21 cell(s)
Info: scanning clock net routing for possible rerouting/topology_adjustments
Info: done scanning clock net routing_topologies, 2 adjustments
Network Flow Optimization cpu time 00:00:03.97u 00:00:00.08s 00:00:01.93e: 
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 15 time(s) for 15 net(s)
Clock Qor After Optimization:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = 0.0725; ID = 0.1356; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 21; ClockBufArea = 185.0168; ClockCellArea = 185.0168; ClockWireLen = 11083.7780; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 1.98 sec, cpu time is 0 hr : 0 min : 4.21 sec.
Finished Local Skew Optimization at Mon Sep  9 12:06:31 2024 (elapsed: 0:00:01)
Scenario default:default
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                           n/a          n/a            0       0.0000       0.0000           21     185.0168     185.0168   11083.7780
                              n/a          n/a           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000    -247.6280
Information: The run time for local skew optimization is 0 hr : 0 min : 6.62 sec, cpu time is 0 hr : 0 min : 21.48 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
Started Final DRC Fixing at Mon Sep  9 12:06:31 2024
Scenario default:default
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.1356       0.0725            0       0.0000       0.0000           21     185.0168     185.0168   11083.7780
                                                                                                                                         
-------------------------------------------------------------
Fixing clock: clk mode: default root: clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0725; ID = 0.1356; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 21; ClockBufArea = 185.0168; ClockCellArea = 185.0168; ClockWireLen = 11083.7780; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.05 sec.
Finished Final DRC Fixing at Mon Sep  9 12:06:31 2024 (elapsed: 0:00:00)
Scenario default:default
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.1356       0.0725            0       0.0000       0.0000           21     185.0168     185.0168   11083.7780
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.21 sec. (CTS-104)
All together, ran incremental ZGR 16 time(s) for 18 net(s) and restoring ZGR invoked 15 time(s) for 15 net(s)
There are 0 buffers added and 1 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 1104 total shapes.
Layer M2: cached 132 shapes out of 144 total shapes.
Cached 21120 vias out of 46218 total vias.

Legalizing Top Level Design MYTOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0701 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 59 ref cells (3 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      181977        35991        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (5 sec)
Legalization complete (10 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  35991
number of references:                59
number of site rows:                255
number of locations attempted:   912870
number of locations failed:      435233  (47.7%)

Legality of references at locations:
55 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  5208      90747     54535 ( 60.1%)      71735     41310 ( 57.6%)  AOI222X1_LVT
  6303      97728     48925 ( 50.1%)      69962     35155 ( 50.2%)  OAI21X1_LVT
  5263      80316     46773 ( 58.2%)      59617     34546 ( 57.9%)  FADDX1_LVT
  5990      91823     40557 ( 44.2%)      66464     28708 ( 43.2%)  XOR2X1_LVT
  1108      17895      7215 ( 40.3%)      13151      5910 ( 44.9%)  NOR2X0_LVT
  1855      27439      7129 ( 26.0%)      16828      5371 ( 31.9%)  INVX0_LVT
  2229      32511      7267 ( 22.4%)      18861      5157 ( 27.3%)  NAND2X0_LVT
   754      12789      5786 ( 45.2%)       9271      4373 ( 47.2%)  AOI21X1_LVT
  1155      17827      6111 ( 34.3%)      11520      4029 ( 35.0%)  NBUFFX8_LVT
   572       8859      5074 ( 57.3%)       6895      4382 ( 63.6%)  MUX21X1_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   572       8859      5074 ( 57.3%)       6895      4382 ( 63.6%)  MUX21X1_LVT
  5208      90747     54535 ( 60.1%)      71735     41310 ( 57.6%)  AOI222X1_LVT
    75       1352       773 ( 57.2%)       1040       628 ( 60.4%)  FADDX2_LVT
  5263      80316     46773 ( 58.2%)      59617     34546 ( 57.9%)  FADDX1_LVT
     3         54        26 ( 48.1%)         46        28 ( 60.9%)  AO21X2_LVT
    57        879       441 ( 50.2%)        591       306 ( 51.8%)  OAI21X2_LVT
  6303      97728     48925 ( 50.1%)      69962     35155 ( 50.2%)  OAI21X1_LVT
     4         56        22 ( 39.3%)         32        22 ( 68.8%)  AND2X4_LVT
   240       4244      2008 ( 47.3%)       3084      1626 ( 52.7%)  HADDX1_LVT
    29        464       230 ( 49.6%)        280       138 ( 49.3%)  NOR2X4_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       33790 (464775 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.091 um ( 0.05 row height)
rms weighted cell displacement:   0.091 um ( 0.05 row height)
max cell displacement:            5.000 um ( 2.99 row height)
avg cell displacement:            0.004 um ( 0.00 row height)
avg weighted cell displacement:   0.004 um ( 0.00 row height)
number of cells moved:              141
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U1517 (NAND2X0_LVT)
  Input location: (229.152,287.52)
  Legal location: (224.44,289.192)
  Displacement:   5.000 um ( 2.99 row height)
Cell: U823 (MUX21X1_LVT)
  Input location: (235.84,185.528)
  Legal location: (231.584,187.2)
  Displacement:   4.573 um ( 2.73 row height)
Cell: ZBUF_299_f_inst_3132 (NBUFFX4_LVT)
  Input location: (237.36,188.872)
  Legal location: (234.624,192.216)
  Displacement:   4.321 um ( 2.58 row height)
Cell: U807 (MUX21X1_LVT)
  Input location: (252.56,71.832)
  Legal location: (248.76,71.832)
  Displacement:   3.800 um ( 2.27 row height)
Cell: HFSINV_2605_366 (INVX0_LVT)
  Input location: (246.48,75.176)
  Legal location: (245.264,71.832)
  Displacement:   3.558 um ( 2.13 row height)
Cell: U2394 (INVX0_LVT)
  Input location: (230.216,285.848)
  Legal location: (230.216,282.504)
  Displacement:   3.344 um ( 2.00 row height)
Cell: U0/HFSBUF_578_2052 (NBUFFX8_LVT)
  Input location: (207.264,369.448)
  Legal location: (204.832,371.12)
  Displacement:   2.951 um ( 1.77 row height)
Cell: ZBUF_67_inst_3293 (NBUFFX16_LVT)
  Input location: (259.248,376.136)
  Legal location: (257.12,377.808)
  Displacement:   2.706 um ( 1.62 row height)
Cell: U2222 (XNOR2X1_LVT)
  Input location: (245.264,25.016)
  Legal location: (247.088,26.688)
  Displacement:   2.474 um ( 1.48 row height)
Cell: U1/U409 (INVX0_LVT)
  Input location: (262.288,285.848)
  Legal location: (260.008,285.848)
  Displacement:   2.280 um ( 1.36 row height)

 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 12.12 sec, cpu time is 0 hr : 0 min : 12.12 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 22 flat clock tree nets.
There are 21 non-sink instances (total area 185.02) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 21 inverters (total area 185.02).
 Compilation of clock trees finished successfully
 Run time for cts 00:01:54.39u 00:00:03.16s 00:01:08.10e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
1

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (4468160 4463600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0759 seconds to build cellmap data
Total 0.7220 seconds to load 35991 cell instances into cellmap
Moveable cells: 35970; Application fixed cells: 21; Macro cells: 0; User fixed cells: 0
Average cell width 2.2237, cell height 1.6720, cell area 3.7181 for total 35991 placed and application fixed cells
Information: Current block utilization is '0.73540', effective utilization is '0.73535'. (OPT-055)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41704, routed nets = 22, across physical hierarchy nets = 0, parasitics cached nets = 41704, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:09:12     0.000     0.000 1.338e+05     0.000     1.573      1692      2553         0     0.000      1198 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2024-09-09 12:06:46 / Session: 0.15 hr / Command: 0.02 hr / Memory: 1198 MB (FLW-8100)


Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2024-09-09 12:06:46 / Session: 0.15 hr / Command: 0.02 hr / Memory: 1198 MB (FLW-8100)

Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2024-09-09 12:06:46 / Session: 0.15 hr / Command: 0.02 hr / Memory: 1198 MB (FLW-8100)

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2024-09-09 12:06:46 / Session: 0.15 hr / Command: 0.02 hr / Memory: 1198 MB (FLW-8100)
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Warning: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   62  Alloctr   64  Proc 5325 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.deterministic                                    :	 off                 
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,466.82,466.36)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   68  Alloctr   69  Proc 5325 
Net statistics:
Total number of nets     = 41706
Number of nets to route  = 22
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-low = 1
24 nets are fully connected,
 of which 2 are detail routed and 22 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   18  Alloctr   18  Proc    0 
[End of Build All Nets] Total (MB): Used   86  Alloctr   88  Proc 5325 
Average gCell capacity  3.27	 on layer (1)	 M1
Average gCell capacity  9.27	 on layer (2)	 M2
Average gCell capacity  5.23	 on layer (3)	 M3
Average gCell capacity  5.41	 on layer (4)	 M4
Average gCell capacity  2.64	 on layer (5)	 M5
Average gCell capacity  2.69	 on layer (6)	 M6
Average gCell capacity  1.11	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 11.00	 on layer (1)	 M1
Average number of tracks per gCell 11.01	 on layer (2)	 M2
Average number of tracks per gCell 5.50	 on layer (3)	 M3
Average number of tracks per gCell 5.51	 on layer (4)	 M4
Average number of tracks per gCell 2.75	 on layer (5)	 M5
Average number of tracks per gCell 2.76	 on layer (6)	 M6
Average number of tracks per gCell 1.38	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.70	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 MRDL
Number of gCells = 778410
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:01 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion map] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build Congestion map] Total (MB): Used   97  Alloctr  100  Proc 5325 
Net Count 22, Total HPWL 4241 microns
HPWL   0 ~  100 microns: Net Count        1	Total HPWL         37 microns
HPWL 100 ~  200 microns: Net Count       12	Total HPWL       1908 microns
HPWL 200 ~  300 microns: Net Count        8	Total HPWL       1901 microns
HPWL 300 ~  400 microns: Net Count        1	Total HPWL        393 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   31  Alloctr   32  Proc    0 
[End of Build Data] Total (MB): Used   97  Alloctr  100  Proc 5325 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   97  Alloctr  100  Proc 5325 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc   64 
[End of Initial Routing] Total (MB): Used  273  Alloctr  276  Proc 5389 
Initial. Routing result:
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =    52 (0.03%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs = 52) GRCs =    52 (0.07%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     1 Max = 1 (GRCs = 52) GRCs =    52 (0.07%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 10567.74
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 19.72
Initial. Layer M3 wire length = 4647.32
Initial. Layer M4 wire length = 5842.47
Initial. Layer M5 wire length = 58.22
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 6794
Initial. Via VIA12SQ_C count = 2177
Initial. Via VIA23SQ_C count = 2181
Initial. Via VIA34SQ_C count = 2414
Initial. Via VIA45SQ_C count = 22
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  273  Alloctr  276  Proc 5389 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     5 (0.00%)
phase1. H routing: Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.01%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 1 (GRCs =  4) GRCs =     4 (0.01%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 10592.71
phase1. Layer M1 wire length = 1.58
phase1. Layer M2 wire length = 129.58
phase1. Layer M3 wire length = 4605.07
phase1. Layer M4 wire length = 5798.26
phase1. Layer M5 wire length = 58.22
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 6739
phase1. Via VIA12SQ_C count = 2180
phase1. Via VIA23SQ_C count = 2167
phase1. Via VIA34SQ_C count = 2370
phase1. Via VIA45SQ_C count = 22
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  273  Alloctr  276  Proc 5389 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.00%)
phase2. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 10589.15
phase2. Layer M1 wire length = 1.58
phase2. Layer M2 wire length = 129.92
phase2. Layer M3 wire length = 4601.16
phase2. Layer M4 wire length = 5798.26
phase2. Layer M5 wire length = 58.22
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 6738
phase2. Via VIA12SQ_C count = 2180
phase2. Via VIA23SQ_C count = 2167
phase2. Via VIA34SQ_C count = 2369
phase2. Via VIA45SQ_C count = 22
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
Total number of nets with coarse-to-detailed routing failures: 0
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used  207  Alloctr  208  Proc   64 
[End of Whole Chip Routing] Total (MB): Used  273  Alloctr  276  Proc 5389 

Congestion utilization per direction:
Average vertical track utilization   =  0.47 %
Peak    vertical track utilization   = 26.67 %
Average horizontal track utilization =  0.47 %
Peak    horizontal track utilization = 50.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -9  Alloctr   -9  Proc    0 
[GR: Done] Total (MB): Used  264  Alloctr  267  Proc 5389 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used  202  Alloctr  203  Proc   64 
[GR: Done] Total (MB): Used  264  Alloctr  267  Proc 5389 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc   64 
[End of Global Routing] Total (MB): Used   94  Alloctr   96  Proc 5389 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.track.*'
track.timing_driven                                     :	 false               

Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Track Assign: Read routes] Total (MB): Used   67  Alloctr   69  Proc 5389 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 719 of 7367


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    9  Alloctr   10  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   68  Alloctr   70  Proc 5389 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    9  Alloctr   10  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   68  Alloctr   70  Proc 5389 

Number of wires with overlap after iteration 1 = 39 of 6708


Wire length and via report:
---------------------------
Number of M1 wires: 22 		  : 0
Number of M2 wires: 2303 		 VIA12SQ_C: 2248
Number of M3 wires: 2885 		 VIA23SQ_C: 2265
Number of M4 wires: 1485 		 VIA34SQ_C: 2203
Number of M5 wires: 13 		 VIA45SQ_C: 23
Number of M6 wires: 0 		 VIA56SQ_C: 0
Number of M7 wires: 0 		 VIA67SQ_C: 0
Number of M8 wires: 0 		 VIA78SQ_C: 0
Number of M9 wires: 0 		 VIA89_C: 0
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 6708 		 vias: 6739

Total M1 wire length: 2.4
Total M2 wire length: 558.4
Total M3 wire length: 4890.3
Total M4 wire length: 5579.8
Total M5 wire length: 59.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 11089.9

Longest M1 wire length: 0.2
Longest M2 wire length: 10.0
Longest M3 wire length: 50.2
Longest M4 wire length: 183.9
Longest M5 wire length: 7.9
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Done] Total (MB): Used   62  Alloctr   65  Proc 5389 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :	 false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   74  Alloctr   76  Proc 5389 
Total number of nets = 41706, of which 0 are not extracted
Total number of open nets = 41682, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	556/784 Partitions, Violations =	0
Routed	557/784 Partitions, Violations =	0
Routed	558/784 Partitions, Violations =	0
Routed	559/784 Partitions, Violations =	0
Routed	560/784 Partitions, Violations =	2
Routed	561/784 Partitions, Violations =	2
Routed	562/784 Partitions, Violations =	2
Routed	563/784 Partitions, Violations =	2
Routed	564/784 Partitions, Violations =	0
Routed	565/784 Partitions, Violations =	0
Routed	566/784 Partitions, Violations =	0
Routed	567/784 Partitions, Violations =	0
Routed	568/784 Partitions, Violations =	1
Routed	569/784 Partitions, Violations =	1
Routed	570/784 Partitions, Violations =	1
Routed	571/784 Partitions, Violations =	1
Routed	572/784 Partitions, Violations =	1
Routed	573/784 Partitions, Violations =	1
Routed	574/784 Partitions, Violations =	1
Routed	575/784 Partitions, Violations =	1
Routed	576/784 Partitions, Violations =	1
Routed	577/784 Partitions, Violations =	1
Routed	578/784 Partitions, Violations =	1
Routed	579/784 Partitions, Violations =	3
Routed	580/784 Partitions, Violations =	3
Routed	581/784 Partitions, Violations =	4
Routed	582/784 Partitions, Violations =	4
Routed	583/784 Partitions, Violations =	4
Routed	584/784 Partitions, Violations =	4
Routed	585/784 Partitions, Violations =	4
Routed	586/784 Partitions, Violations =	5
Routed	587/784 Partitions, Violations =	3
Routed	588/784 Partitions, Violations =	3
Routed	589/784 Partitions, Violations =	3
Routed	590/784 Partitions, Violations =	3
Routed	591/784 Partitions, Violations =	2
Routed	592/784 Partitions, Violations =	2
Routed	593/784 Partitions, Violations =	2
Routed	594/784 Partitions, Violations =	2
Routed	595/784 Partitions, Violations =	2
Routed	596/784 Partitions, Violations =	2
Routed	597/784 Partitions, Violations =	3
Routed	598/784 Partitions, Violations =	3
Routed	599/784 Partitions, Violations =	3
Routed	600/784 Partitions, Violations =	6
Routed	601/784 Partitions, Violations =	6
Routed	602/784 Partitions, Violations =	6
Routed	603/784 Partitions, Violations =	6
Routed	604/784 Partitions, Violations =	6
Routed	605/784 Partitions, Violations =	6
Routed	606/784 Partitions, Violations =	6
Routed	607/784 Partitions, Violations =	6
Routed	608/784 Partitions, Violations =	6
Routed	609/784 Partitions, Violations =	6
Routed	610/784 Partitions, Violations =	6
Routed	611/784 Partitions, Violations =	8
Routed	612/784 Partitions, Violations =	7
Routed	613/784 Partitions, Violations =	8
Routed	614/784 Partitions, Violations =	8
Routed	615/784 Partitions, Violations =	9
Routed	616/784 Partitions, Violations =	9
Routed	617/784 Partitions, Violations =	9
Routed	618/784 Partitions, Violations =	9
Routed	619/784 Partitions, Violations =	9
Routed	620/784 Partitions, Violations =	9
Routed	621/784 Partitions, Violations =	9
Routed	622/784 Partitions, Violations =	9
Routed	623/784 Partitions, Violations =	10
Routed	624/784 Partitions, Violations =	10
Routed	625/784 Partitions, Violations =	12
Routed	626/784 Partitions, Violations =	12
Routed	627/784 Partitions, Violations =	11
Routed	628/784 Partitions, Violations =	11
Routed	629/784 Partitions, Violations =	11
Routed	630/784 Partitions, Violations =	15
Routed	631/784 Partitions, Violations =	15
Routed	632/784 Partitions, Violations =	15
Routed	633/784 Partitions, Violations =	15
Routed	634/784 Partitions, Violations =	15
Routed	635/784 Partitions, Violations =	15
Routed	636/784 Partitions, Violations =	15
Routed	637/784 Partitions, Violations =	13
Routed	638/784 Partitions, Violations =	13
Routed	639/784 Partitions, Violations =	13
Routed	640/784 Partitions, Violations =	13
Routed	641/784 Partitions, Violations =	13
Routed	642/784 Partitions, Violations =	13
Routed	643/784 Partitions, Violations =	13
Routed	644/784 Partitions, Violations =	10
Routed	645/784 Partitions, Violations =	10
Routed	646/784 Partitions, Violations =	10
Routed	647/784 Partitions, Violations =	10
Routed	648/784 Partitions, Violations =	11
Routed	649/784 Partitions, Violations =	11
Routed	650/784 Partitions, Violations =	11
Routed	651/784 Partitions, Violations =	11
Routed	652/784 Partitions, Violations =	11
Routed	653/784 Partitions, Violations =	11
Routed	654/784 Partitions, Violations =	11
Routed	655/784 Partitions, Violations =	11
Routed	656/784 Partitions, Violations =	11
Routed	657/784 Partitions, Violations =	11
Routed	658/784 Partitions, Violations =	11
Routed	659/784 Partitions, Violations =	11
Routed	660/784 Partitions, Violations =	11
Routed	661/784 Partitions, Violations =	11
Routed	662/784 Partitions, Violations =	12
Routed	663/784 Partitions, Violations =	12
Routed	664/784 Partitions, Violations =	12
Routed	665/784 Partitions, Violations =	12
Routed	666/784 Partitions, Violations =	12
Routed	667/784 Partitions, Violations =	12
Routed	668/784 Partitions, Violations =	12
Routed	669/784 Partitions, Violations =	12
Routed	670/784 Partitions, Violations =	12
Routed	671/784 Partitions, Violations =	12
Routed	672/784 Partitions, Violations =	12
Routed	673/784 Partitions, Violations =	12
Routed	674/784 Partitions, Violations =	12
Routed	675/784 Partitions, Violations =	12
Routed	676/784 Partitions, Violations =	12
Routed	677/784 Partitions, Violations =	23
Routed	678/784 Partitions, Violations =	22
Routed	679/784 Partitions, Violations =	22
Routed	680/784 Partitions, Violations =	24
Routed	681/784 Partitions, Violations =	24
Routed	682/784 Partitions, Violations =	24
Routed	683/784 Partitions, Violations =	24
Routed	684/784 Partitions, Violations =	24
Routed	685/784 Partitions, Violations =	24
Routed	686/784 Partitions, Violations =	24
Routed	687/784 Partitions, Violations =	24
Routed	688/784 Partitions, Violations =	24
Routed	689/784 Partitions, Violations =	22
Routed	690/784 Partitions, Violations =	22
Routed	691/784 Partitions, Violations =	23
Routed	692/784 Partitions, Violations =	12
Routed	693/784 Partitions, Violations =	12
Routed	694/784 Partitions, Violations =	12
Routed	695/784 Partitions, Violations =	12
Routed	696/784 Partitions, Violations =	12
Routed	697/784 Partitions, Violations =	12
Routed	698/784 Partitions, Violations =	12
Routed	699/784 Partitions, Violations =	12
Routed	700/784 Partitions, Violations =	12
Routed	701/784 Partitions, Violations =	12
Routed	702/784 Partitions, Violations =	15
Routed	703/784 Partitions, Violations =	15
Routed	704/784 Partitions, Violations =	14
Routed	705/784 Partitions, Violations =	14
Routed	706/784 Partitions, Violations =	14
Routed	707/784 Partitions, Violations =	14
Routed	708/784 Partitions, Violations =	14
Routed	709/784 Partitions, Violations =	14
Routed	710/784 Partitions, Violations =	14
Routed	711/784 Partitions, Violations =	14
Routed	712/784 Partitions, Violations =	14
Routed	713/784 Partitions, Violations =	14
Routed	714/784 Partitions, Violations =	10
Routed	715/784 Partitions, Violations =	10
Routed	716/784 Partitions, Violations =	10
Routed	717/784 Partitions, Violations =	10
Routed	718/784 Partitions, Violations =	10
Routed	719/784 Partitions, Violations =	10
Routed	720/784 Partitions, Violations =	10
Routed	721/784 Partitions, Violations =	10
Routed	722/784 Partitions, Violations =	10
Routed	723/784 Partitions, Violations =	10
Routed	724/784 Partitions, Violations =	10
Routed	725/784 Partitions, Violations =	10
Routed	726/784 Partitions, Violations =	10
Routed	727/784 Partitions, Violations =	12
Routed	728/784 Partitions, Violations =	12
Routed	729/784 Partitions, Violations =	12
Routed	730/784 Partitions, Violations =	10
Routed	731/784 Partitions, Violations =	10
Routed	732/784 Partitions, Violations =	10
Routed	733/784 Partitions, Violations =	10
Routed	734/784 Partitions, Violations =	10
Routed	735/784 Partitions, Violations =	10
Routed	736/784 Partitions, Violations =	10
Routed	737/784 Partitions, Violations =	10
Routed	738/784 Partitions, Violations =	10
Routed	739/784 Partitions, Violations =	10
Routed	740/784 Partitions, Violations =	10
Routed	741/784 Partitions, Violations =	10
Routed	742/784 Partitions, Violations =	10
Routed	743/784 Partitions, Violations =	10
Routed	744/784 Partitions, Violations =	10
Routed	745/784 Partitions, Violations =	10
Routed	746/784 Partitions, Violations =	12
Routed	747/784 Partitions, Violations =	12
Routed	748/784 Partitions, Violations =	12
Routed	749/784 Partitions, Violations =	12
Routed	750/784 Partitions, Violations =	12
Routed	751/784 Partitions, Violations =	12
Routed	752/784 Partitions, Violations =	12
Routed	753/784 Partitions, Violations =	12
Routed	754/784 Partitions, Violations =	12
Routed	755/784 Partitions, Violations =	12
Routed	756/784 Partitions, Violations =	12
Routed	757/784 Partitions, Violations =	12
Routed	758/784 Partitions, Violations =	10
Routed	759/784 Partitions, Violations =	3
Routed	760/784 Partitions, Violations =	3
Routed	761/784 Partitions, Violations =	3
Routed	762/784 Partitions, Violations =	3
Routed	763/784 Partitions, Violations =	3
Routed	764/784 Partitions, Violations =	4
Routed	765/784 Partitions, Violations =	4
Routed	766/784 Partitions, Violations =	4
Routed	767/784 Partitions, Violations =	4
Routed	768/784 Partitions, Violations =	4
Routed	769/784 Partitions, Violations =	4
Routed	770/784 Partitions, Violations =	4
Routed	771/784 Partitions, Violations =	4
Routed	772/784 Partitions, Violations =	4
Routed	773/784 Partitions, Violations =	4
Routed	774/784 Partitions, Violations =	4
Routed	775/784 Partitions, Violations =	4
Routed	776/784 Partitions, Violations =	4
Routed	777/784 Partitions, Violations =	4
Routed	778/784 Partitions, Violations =	4
Routed	779/784 Partitions, Violations =	4
Routed	780/784 Partitions, Violations =	3
Routed	781/784 Partitions, Violations =	3
Routed	782/784 Partitions, Violations =	3
Routed	783/784 Partitions, Violations =	0
Routed	784/784 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 0] Elapsed real time: 0:00:03 
[Iter 0] Elapsed cpu  time: sys=0:00:01 usr=0:00:11 total=0:00:12
[Iter 0] Stage (MB): Used   54  Alloctr   54  Proc  912 
[Iter 0] Total (MB): Used  117  Alloctr  119  Proc 6301 

End DR iteration 0 with 784 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:11 total=0:00:12
[DR] Stage (MB): Used    1  Alloctr    1  Proc  912 
[DR] Total (MB): Used   64  Alloctr   66  Proc 6301 
[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:11 total=0:00:12
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc  912 
[DR: Done] Total (MB): Used   64  Alloctr   66  Proc 6301 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    11049 micron
Total Number of Contacts =             6536
Total Number of Wires =                6609
Total Number of PtConns =              418
Total Number of Routed Wires =       6609
Total Routed Wire Length =           11003 micron
Total Number of Routed Contacts =       6536
	Layer               M1 :          2 micron
	Layer               M2 :        558 micron
	Layer               M3 :       4859 micron
	Layer               M4 :       5571 micron
	Layer               M5 :         59 micron
	Layer               M6 :          0 micron
	Layer               M7 :          0 micron
	Layer               M8 :          0 micron
	Layer               M9 :          0 micron
	Layer             MRDL :          0 micron
	Via     VIA45SQ_C(rot) :         23
	Via          VIA34SQ_C :       2073
	Via     VIA23SQ_C(rot) :       2214
	Via   VIA23SQ(rot)_1x2 :          4
	Via          VIA12SQ_C :         24
	Via         VIA12BAR_C :          3
	Via      VIA12SQ_C_2x1 :        234
	Via        VIA12SQ_2x1 :       1961

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 33.64% (2199 / 6536 vias)
 
    Layer VIA1       = 98.78% (2195   / 2222    vias)
        Weight 1     = 98.78% (2195    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.22% (27      vias)
    Layer VIA2       =  0.18% (4      / 2218    vias)
        Weight 1     =  0.18% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.82% (2214    vias)
    Layer VIA3       =  0.00% (0      / 2073    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2073    vias)
    Layer VIA4       =  0.00% (0      / 23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (23      vias)
 
  Total double via conversion rate    = 33.64% (2199 / 6536 vias)
 
    Layer VIA1       = 98.78% (2195   / 2222    vias)
    Layer VIA2       =  0.18% (4      / 2218    vias)
    Layer VIA3       =  0.00% (0      / 2073    vias)
    Layer VIA4       =  0.00% (0      / 23      vias)
 
  The optimized via conversion rate based on total routed via count = 33.64% (2199 / 6536 vias)
 
    Layer VIA1       = 98.78% (2195   / 2222    vias)
        Weight 1     = 98.78% (2195    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.22% (27      vias)
    Layer VIA2       =  0.18% (4      / 2218    vias)
        Weight 1     =  0.18% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.82% (2214    vias)
    Layer VIA3       =  0.00% (0      / 2073    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2073    vias)
    Layer VIA4       =  0.00% (0      / 23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (23      vias)
 

Total number of nets = 41706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block MYTOP are cleared. (TIM-123)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
route.global.global_route_topology_style 0
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Information: Design MYTOP has 41706 nets, 0 global routed, 22 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Information: The RC mode used is CTO for design 'MYTOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41704, routed nets = 22, across physical hierarchy nets = 0, parasitics cached nets = 22, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:default          Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.0769  0.0769  0.0979  0.0979   default

Information: Ending clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2024-09-09 12:06:54 / Session: 0.16 hr / Command: 0.02 hr / Memory: 2175 MB (FLW-8100)


Information: Ending clock_opt / route_clock (FLW-8001)
Information: Time: 2024-09-09 12:06:54 / Session: 0.16 hr / Command: 0.02 hr / Memory: 2175 MB (FLW-8100)
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt -to route_clock' (FLW-8001)
Information: Time: 2024-09-09 12:06:55 / Session: 0.16 hr / Command: 0.02 hr / Memory: 2175 MB (FLW-8100)
1
redirect -tee -file ../reports/icc2/clock_qor_pre_cts.rpt {report_clock_qor}
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Information: Design Average RC for design MYTOP  (NEX-011)
Information: r = 1.791099 ohm/um, via_r = 0.506362 ohm/cut, c = 0.083198 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.625776 ohm/cut, c = 0.096003 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41704, routed nets = 22, across physical hierarchy nets = 0, parasitics cached nets = 41704, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
****************************************
Report : clock qor
        -type summary
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:06:56 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

==============================================
==== Summary Reporting for Corner default ====
==============================================

================================================= Summary Table for Corner default =================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: default, Scenario: default
clk                                     M,D      2180      5       21  185.01683 185.01683  0.13693   0.07330         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                       2180      5       21  185.01683 185.01683  0.13693   0.07330         0         0


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
1
redirect -tee -file ../reports/icc2/qor_pre_cts.rpt {report_qor -summary}
****************************************
Report : qor
        -summary
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:06:57 2024
****************************************
Information: Timer using 'CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
Design             (Setup)          0.18523        0.00000              0

Design             (Hold)           0.09909        0.00000              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                        133817.74419
Cell Area (netlist and physical only):      133817.74400
Nets with DRC Violations:       26
1
#report_timing
clock_opt -to final_opto
Information: Starting 'clock_opt -to final_opto' (FLW-8000)
Information: Time: 2024-09-09 12:06:58 / Session: 0.16 hr / Command: 0.00 hr / Memory: 2175 MB (FLW-8100)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: Dynamic Scenario ASR Mode:  2
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (4468160 4463600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: CCD will use corner default for honoring max prepone/postpone limits
Information: Useful skew copied/scaled 0 balance points and 0 clock latencies. (CCD-103)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2024-09-09 12:06:59 / Session: 0.16 hr / Command: 0.00 hr / Memory: 2175 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2024-09-09 12:06:59 / Session: 0.16 hr / Command: 0.00 hr / Memory: 2175 MB (FLW-8100)
Running clock synthesis step.
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2024-09-09 12:06:59 / Session: 0.16 hr / Command: 0.00 hr / Memory: 2175 MB (FLW-8100)

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2024-09-09 12:06:59 / Session: 0.16 hr / Command: 0.00 hr / Memory: 2175 MB (FLW-8100)
Analyzing timing for OCV-aware CTS
Information: CCD will use corner default for honoring max prepone/postpone limits
Information: Useful skew copied/scaled 0 balance points and 0 clock latencies. (CCD-103)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   default	(Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32lvt_c/NBUFFX16_LVT
   saed32lvt_c/NBUFFX2_LVT
   saed32lvt_c/NBUFFX32_LVT
   saed32lvt_c/NBUFFX4_LVT
   saed32lvt_c/NBUFFX8_LVT
   saed32lvt_c/INVX0_LVT
   saed32lvt_c/INVX16_LVT
   saed32lvt_c/INVX1_LVT
   saed32lvt_c/INVX2_LVT
   saed32lvt_c/INVX32_LVT
   saed32lvt_c/INVX4_LVT
   saed32lvt_c/INVX8_LVT

ICG reference list:
   saed32lvt_c/CGLNPRX2_LVT
   saed32lvt_c/CGLNPRX8_LVT
   saed32lvt_c/CGLNPSX16_LVT
   saed32lvt_c/CGLNPSX2_LVT
   saed32lvt_c/CGLNPSX4_LVT
   saed32lvt_c/CGLNPSX8_LVT
   saed32lvt_c/CGLPPRX2_LVT
   saed32lvt_c/CGLPPRX8_LVT
   saed32lvt_c/CGLPPSX16_LVT
   saed32lvt_c/CGLPPSX2_LVT
   saed32lvt_c/CGLPPSX4_LVT
   saed32lvt_c/CGLPPSX8_LVT

Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (4468160 4463600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.32 sec, cpu time is 0 hr : 0 min : 0.32 sec. (CTS-104)
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 274 total shapes.
Layer M2: cached 132 shapes out of 2425 total shapes.
Cached 21120 vias out of 45960 total vias.
Total 0.3369 seconds to build cellmap data
Total 1.1114 seconds to load 35991 cell instances into cellmap
Moveable cells: 35970; Application fixed cells: 21; Macro cells: 0; User fixed cells: 0
0 out of 41682 data nets is detail routed, 22 out of 22 clock nets are detail routed and total 41704 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.2237, cell height 1.6720, cell area 3.7181 for total 35991 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41704, routed nets = 22, across physical hierarchy nets = 0, parasitics cached nets = 22, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
 Creating timing abstraction of clock tree(s)
For clock 'clk' @ corner 'default': latency = 0.339
 Abstraction finished successfully
OCV derate values 1.000 (early) and 1.000 (late)
Information: The net parasitics of block MYTOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Information: Design MYTOP has 41706 nets, 0 global routed, 22 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Information: The RC mode used is CTO for design 'MYTOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41704, routed nets = 22, across physical hierarchy nets = 0, parasitics cached nets = 22, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:default          Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.3392  0.3392  0.3392  0.3392   default

Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Information: Design Average RC for design MYTOP  (NEX-011)
Information: r = 1.791099 ohm/um, via_r = 0.506362 ohm/cut, c = 0.083198 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.625776 ohm/cut, c = 0.096003 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41704, routed nets = 22, across physical hierarchy nets = 0, parasitics cached nets = 41704, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: The net parasitics of block MYTOP are cleared. (TIM-123)
Setting the local skew CTS slack threshold value to 0.050000
Using threshold of 0.050000 to filter timing paths
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

A total of 0 buffer(s) and 21 inverter(s) have been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.14 sec, cpu time is 0 hr : 0 min : 0.19 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.06 sec. (CTS-104)
Setting target skew for clock: clk (mode default corner default) as 0.150000
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 8
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Information: Design Average RC for design MYTOP  (NEX-011)
Information: r = 1.791099 ohm/um, via_r = 0.506362 ohm/cut, c = 0.082983 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.625776 ohm/cut, c = 0.095914 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'MYTOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41683, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Warning: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Global route buffer aware mode is ON.
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = clk
 Clocks:
     clk (default)
 Design rule constraints:
     max transition  = 0.100000
     max capacitance = 600.000000
 Number of load sinks = 2180
 Number of ignore points = 0
Information: Design Average RC for design MYTOP  (NEX-011)
Information: r = 1.791099 ohm/um, via_r = 0.506362 ohm/cut, c = 0.082983 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.625776 ohm/cut, c = 0.095914 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
 Number of gates with existing phase delay = 512
    1. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_95_/CLK
    2. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_96_/CLK
    3. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_93_/CLK
    4. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_102_/CLK
    5. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_106_/CLK
    6. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_92_/CLK
    7. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_93_/CLK
    8. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_94_/CLK
    9. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_96_/CLK
   10. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_101_/CLK
   11. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_98_/CLK
   12. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_104_/CLK
   13. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_91_/CLK
   14. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_103_/CLK
   15. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_99_/CLK
   16. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_102_/CLK
   17. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_91_/CLK
   18. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_105_/CLK
   19. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_90_/CLK
   20. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_101_/CLK
   21. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_105_/CLK
   22. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_89_/CLK
   23. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_94_/CLK
   24. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_106_/CLK
   25. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_97_/CLK
   26. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_89_/CLK
   27. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_100_/CLK
   28. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_107_/CLK
   29. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_99_/CLK
   30. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_97_/CLK
   31. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_103_/CLK
   32. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_100_/CLK
   33. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_108_/CLK
   34. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_107_/CLK
   35. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_95_/CLK
   36. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_92_/CLK
   37. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_108_/CLK
   38. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_109_/CLK
   39. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_104_/CLK
   40. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_98_/CLK
   41. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_88_/CLK
   42. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_110_/CLK
   43. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_90_/CLK
   44. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_87_/CLK
   45. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_109_/CLK
   46. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_88_/CLK
   47. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_110_/CLK
   48. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_112_/CLK
   49. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_86_/CLK
   50. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_111_/CLK
   51. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_87_/CLK
   52. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_111_/CLK
   53. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_85_/CLK
   54. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_86_/CLK
   55. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_112_/CLK
   56. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_83_/CLK
   57. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_113_/CLK
   58. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_85_/CLK
   59. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_114_/CLK
   60. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_113_/CLK
   61. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_84_/CLK
   62. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_115_/CLK
   63. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_84_/CLK
   64. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_114_/CLK
   65. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_116_/CLK
   66. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_82_/CLK
   67. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_81_/CLK
   68. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_115_/CLK
   69. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_118_/CLK
   70. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_117_/CLK
   71. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_116_/CLK
   72. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_120_/CLK
   73. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_119_/CLK
   74. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_83_/CLK
   75. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_117_/CLK
   76. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_82_/CLK
   77. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_81_/CLK
   78. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_118_/CLK
   79. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_121_/CLK
   80. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_74_/CLK
   81. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_75_/CLK
   82. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_120_/CLK
   83. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_122_/CLK
   84. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_123_/CLK
   85. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_119_/CLK
   86. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_125_/CLK
   87. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_126_/CLK
   88. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_124_/CLK
   89. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_73_/CLK
   90. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_72_/CLK
   91. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_80_/CLK
   92. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_121_/CLK
   93. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_122_/CLK
   94. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_76_/CLK
   95. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_74_/CLK
   96. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_75_/CLK
   97. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_127_/CLK
   98. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_77_/CLK
   99. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_72_/CLK
  100. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_124_/CLK
  101. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_71_/CLK
  102. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_80_/CLK
  103. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_123_/CLK
  104. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_125_/CLK
  105. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_70_/CLK
  106. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_76_/CLK
  107. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_71_/CLK
  108. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_126_/CLK
  109. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_73_/CLK
  110. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_78_/CLK
  111. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_79_/CLK
  112. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_70_/CLK
  113. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_127_/CLK
  114. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_69_/CLK
  115. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_79_/CLK
  116. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_68_/CLK
  117. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_66_/CLK
  118. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_68_/CLK
  119. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_77_/CLK
  120. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_69_/CLK
  121. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_67_/CLK
  122. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_78_/CLK
  123. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_65_/CLK
  124. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_67_/CLK
  125. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_66_/CLK
  126. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_65_/CLK
  127. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_64_/CLK
  128. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_63_/CLK
  129. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_58_/CLK
  130. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_62_/CLK
  131. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_64_/CLK
  132. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_59_/CLK
  133. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_61_/CLK
  134. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_62_/CLK
  135. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_60_/CLK
  136. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_60_/CLK
  137. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_63_/CLK
  138. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_61_/CLK
  139. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_57_/CLK
  140. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_57_/CLK
  141. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_56_/CLK
  142. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_59_/CLK
  143. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_58_/CLK
  144. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_55_/CLK
  145. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_56_/CLK
  146. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_54_/CLK
  147. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_52_/CLK
  148. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_53_/CLK
  149. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_54_/CLK
  150. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_53_/CLK
  151. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_55_/CLK
  152. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_51_/CLK
  153. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_50_/CLK
  154. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_50_/CLK
  155. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_52_/CLK
  156. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_51_/CLK
  157. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_49_/CLK
  158. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_0_/CLK
  159. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_49_/CLK
  160. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_48_/CLK
  161. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_1_/CLK
  162. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_0_/CLK
  163. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_2_/CLK
  164. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_47_/CLK
  165. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_48_/CLK
  166. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_3_/CLK
  167. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_4_/CLK
  168. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_47_/CLK
  169. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_2_/CLK
  170. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_3_/CLK
  171. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_5_/CLK
  172. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_1_/CLK
  173. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_29_/CLK
  174. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_4_/CLK
  175. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_5_/CLK
  176. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_6_/CLK
  177. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_28_/CLK
  178. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_7_/CLK
  179. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_26_/CLK
  180. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_46_/CLK
  181. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_33_/CLK
  182. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_27_/CLK
  183. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_45_/CLK
  184. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_30_/CLK
  185. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_108_/CLK
  186. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_25_/CLK
  187. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_109_/CLK
  188. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_9_/CLK
  189. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_7_/CLK
  190. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_6_/CLK
  191. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_104_/CLK
  192. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_95_/CLK
  193. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_8_/CLK
  194. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_38_/CLK
  195. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_23_/CLK
  196. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_46_/CLK
  197. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_32_/CLK
  198. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_24_/CLK
  199. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_44_/CLK
  200. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_22_/CLK
  201. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_42_/CLK
  202. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_45_/CLK
  203. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_44_/CLK
  204. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_34_/CLK
  205. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_8_/CLK
  206. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_43_/CLK
  207. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_21_/CLK
  208. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_110_/CLK
  209. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_107_/CLK
  210. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_12_/CLK
  211. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_20_/CLK
  212. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_43_/CLK
  213. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_111_/CLK
  214. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_41_/CLK
  215. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_11_/CLK
  216. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_102_/CLK
  217. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_19_/CLK
  218. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_97_/CLK
  219. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_10_/CLK
  220. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_93_/CLK
  221. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_37_/CLK
  222. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_103_/CLK
  223. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_23_/CLK
  224. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_31_/CLK
  225. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_42_/CLK
  226. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_22_/CLK
  227. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_20_/CLK
  228. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_24_/CLK
  229. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_13_/CLK
  230. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_40_/CLK
  231. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_18_/CLK
  232. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_16_/CLK
  233. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_9_/CLK
  234. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_21_/CLK
  235. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_14_/CLK
  236. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_112_/CLK
  237. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_35_/CLK
  238. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_19_/CLK
  239. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_113_/CLK
  240. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_10_/CLK
  241. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_15_/CLK
  242. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_40_/CLK
  243. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_99_/CLK
  244. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_17_/CLK
  245. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_33_/CLK
  246. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_12_/CLK
  247. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_39_/CLK
  248. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_25_/CLK
  249. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_26_/CLK
  250. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_38_/CLK
  251. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_11_/CLK
  252. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_36_/CLK
  253. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_18_/CLK
  254. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_41_/CLK
  255. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_15_/CLK
  256. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_114_/CLK
  257. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_14_/CLK
  258. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_94_/CLK
  259. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U0/p1_reg_13_/CLK
  260. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_37_/CLK
  261. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_16_/CLK
  262. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_106_/CLK
  263. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_98_/CLK
  264. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_17_/CLK
  265. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_32_/CLK
  266. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_39_/CLK
  267. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_28_/CLK
  268. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_35_/CLK
  269. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_96_/CLK
  270. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_27_/CLK
  271. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_105_/CLK
  272. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_90_/CLK
  273. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_30_/CLK
  274. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_91_/CLK
  275. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_29_/CLK
  276. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_115_/CLK
  277. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_36_/CLK
  278. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_31_/CLK
  279. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_92_/CLK
  280. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U1/p1_reg_34_/CLK
  281. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_116_/CLK
  282. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_101_/CLK
  283. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_89_/CLK
  284. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_100_/CLK
  285. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_88_/CLK
  286. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_118_/CLK
  287. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_117_/CLK
  288. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_120_/CLK
  289. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_87_/CLK
  290. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_90_/CLK
  291. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_119_/CLK
  292. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_117_/CLK
  293. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_92_/CLK
  294. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_115_/CLK
  295. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_114_/CLK
  296. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_91_/CLK
  297. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_93_/CLK
  298. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_121_/CLK
  299. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_86_/CLK
  300. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_119_/CLK
  301. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_94_/CLK
  302. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_116_/CLK
  303. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_95_/CLK
  304. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_86_/CLK
  305. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_84_/CLK
  306. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_89_/CLK
  307. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_122_/CLK
  308. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_87_/CLK
  309. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_123_/CLK
  310. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_118_/CLK
  311. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_88_/CLK
  312. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_85_/CLK
  313. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_85_/CLK
  314. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_125_/CLK
  315. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_120_/CLK
  316. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_122_/CLK
  317. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_124_/CLK
  318. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_110_/CLK
  319. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_111_/CLK
  320. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_113_/CLK
  321. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_112_/CLK
  322. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_97_/CLK
  323. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_126_/CLK
  324. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_121_/CLK
  325. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_127_/CLK
  326. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_107_/CLK
  327. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_127_/CLK
  328. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_123_/CLK
  329. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_96_/CLK
  330. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_109_/CLK
  331. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_124_/CLK
  332. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_126_/CLK
  333. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_125_/CLK
  334. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_108_/CLK
  335. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_100_/CLK
  336. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_99_/CLK
  337. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_98_/CLK
  338. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_106_/CLK
  339. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_75_/CLK
  340. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_74_/CLK
  341. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_76_/CLK
  342. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_103_/CLK
  343. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_77_/CLK
  344. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_105_/CLK
  345. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_81_/CLK
  346. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_102_/CLK
  347. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_104_/CLK
  348. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_101_/CLK
  349. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_82_/CLK
  350. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_77_/CLK
  351. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_75_/CLK
  352. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_84_/CLK
  353. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_82_/CLK
  354. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_81_/CLK
  355. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_83_/CLK
  356. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_73_/CLK
  357. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_73_/CLK
  358. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_80_/CLK
  359. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_83_/CLK
  360. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_80_/CLK
  361. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_74_/CLK
  362. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_78_/CLK
  363. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_76_/CLK
  364. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_79_/CLK
  365. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_78_/CLK
  366. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_72_/CLK
  367. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_79_/CLK
  368. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_71_/CLK
  369. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_70_/CLK
  370. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_69_/CLK
  371. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_68_/CLK
  372. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_66_/CLK
  373. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_67_/CLK
  374. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_72_/CLK
  375. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_71_/CLK
  376. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_65_/CLK
  377. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_70_/CLK
  378. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_68_/CLK
  379. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_62_/CLK
  380. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_63_/CLK
  381. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_69_/CLK
  382. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_65_/CLK
  383. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_64_/CLK
  384. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_67_/CLK
  385. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_58_/CLK
  386. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_66_/CLK
  387. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_59_/CLK
  388. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_61_/CLK
  389. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_59_/CLK
  390. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_64_/CLK
  391. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_60_/CLK
  392. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_57_/CLK
  393. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_58_/CLK
  394. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_60_/CLK
  395. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_57_/CLK
  396. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_55_/CLK
  397. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_56_/CLK
  398. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_63_/CLK
  399. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_62_/CLK
  400. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_54_/CLK
  401. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_56_/CLK
  402. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_61_/CLK
  403. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_54_/CLK
  404. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_53_/CLK
  405. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_55_/CLK
  406. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_51_/CLK
  407. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_53_/CLK
  408. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_52_/CLK
  409. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_51_/CLK
  410. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_52_/CLK
  411. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_50_/CLK
  412. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_50_/CLK
  413. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_49_/CLK
  414. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_47_/CLK
  415. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_48_/CLK
  416. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_49_/CLK
  417. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_48_/CLK
  418. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_47_/CLK
  419. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_0_/CLK
  420. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_46_/CLK
  421. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_43_/CLK
  422. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_0_/CLK
  423. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_1_/CLK
  424. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_44_/CLK
  425. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_45_/CLK
  426. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_3_/CLK
  427. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_8_/CLK
  428. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_42_/CLK
  429. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_16_/CLK
  430. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_2_/CLK
  431. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_41_/CLK
  432. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_7_/CLK
  433. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_37_/CLK
  434. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_4_/CLK
  435. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_29_/CLK
  436. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_38_/CLK
  437. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_35_/CLK
  438. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_6_/CLK
  439. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_5_/CLK
  440. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_11_/CLK
  441. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_26_/CLK
  442. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_36_/CLK
  443. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_40_/CLK
  444. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_33_/CLK
  445. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_39_/CLK
  446. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_10_/CLK
  447. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_21_/CLK
  448. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_33_/CLK
  449. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_1_/CLK
  450. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_32_/CLK
  451. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_29_/CLK
  452. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_2_/CLK
  453. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_23_/CLK
  454. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_25_/CLK
  455. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_42_/CLK
  456. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_24_/CLK
  457. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_19_/CLK
  458. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_39_/CLK
  459. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_27_/CLK
  460. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_12_/CLK
  461. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_17_/CLK
  462. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_25_/CLK
  463. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_3_/CLK
  464. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_21_/CLK
  465. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_45_/CLK
  466. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_28_/CLK
  467. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_34_/CLK
  468. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_22_/CLK
  469. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_18_/CLK
  470. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_15_/CLK
  471. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_38_/CLK
  472. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_35_/CLK
  473. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_9_/CLK
  474. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_26_/CLK
  475. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_15_/CLK
  476. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_12_/CLK
  477. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_44_/CLK
  478. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_14_/CLK
  479. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_37_/CLK
  480. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_18_/CLK
  481. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_20_/CLK
  482. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_30_/CLK
  483. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_7_/CLK
  484. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_27_/CLK
  485. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_19_/CLK
  486. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_14_/CLK
  487. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_11_/CLK
  488. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_34_/CLK
  489. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_13_/CLK
  490. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_5_/CLK
  491. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_10_/CLK
  492. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_40_/CLK
  493. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_16_/CLK
  494. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_43_/CLK
  495. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_32_/CLK
  496. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_17_/CLK
  497. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_9_/CLK
  498. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_4_/CLK
  499. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_13_/CLK
  500. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_24_/CLK
  501. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_46_/CLK
  502. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_8_/CLK
  503. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_23_/CLK
  504. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_41_/CLK
  505. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_36_/CLK
  506. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_28_/CLK
  507. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_31_/CLK
  508. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_6_/CLK
  509. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_20_/CLK
  510. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_30_/CLK
  511. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U9/p1_reg_31_/CLK
  512. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : U6/p1_reg_22_/CLK
Loading parastics information to the router ...
parastics information loaded to the router.
Creating OCV partitions
 Added 20 Repeaters. Built 4 Repeater Levels
Information: The RC mode used is CTO for design 'MYTOP'. (NEX-022)
 Phase delay: clk : (0.124 0.063) : skew = 0.061
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 38.16 sec, cpu time is 0 hr : 0 min : 59.03 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************

No latency bottleneck found > 0.500
Information: The run time for Latency bottleneck reporting is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
There are 0 buffers and 20 inverters added (total area 175.36) by Clock Tree Synthesis.
Turning off global route buffer aware mode.
Information: 0 out of 20 clock cells have been moved due to NDR or via ladder related legalization rules.
Information: The run time for snapping registers is 0 hr : 0 min : 0.44 sec, cpu time is 0 hr : 0 min : 0.44 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Information: The net parasitics of block MYTOP are cleared. (TIM-123)
Total number of global routed clock nets: 21
Information: The run time for clock net global routing is 0 hr : 0 min : 0.49 sec, cpu time is 0 hr : 0 min : 0.55 sec. (CTS-104)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Information: Design MYTOP has 41705 nets, 21 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'MYTOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41703, routed nets = 21, across physical hierarchy nets = 0, parasitics cached nets = 21, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
 Clock cells info: buffer count: 20, buffer area: 175.36, cell count: 0, cell area: 0.00
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
Started Initial DRC Fixing at Mon Sep  9 12:07:48 2024
Scenario default:default
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.1241       0.0608            2       0.0000       0.0266           20     175.3594     175.3594   11032.0440
                                                                                                                                         
-------------------------------------------------------------
Fixing clock: clk mode: default root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0608; ID = 0.1241; NetsWithDRC = 2; Worst Tran/Cap cost = 0.0000/26.5730; ClockBufCount = 20; ClockBufArea = 175.3594; ClockCellArea = 175.3594; ClockWireLen = 11032.0440; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 4 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 4 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 8 time(s) for 20 net(s) and restored ZGR 4 time(s) for 10 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0771; ID = 0.1471; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 218.0556; ClockCellArea = 218.0556; ClockWireLen = 11117.3060; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.68 sec, cpu time is 0 hr : 0 min : 1.55 sec.
Finished Initial DRC Fixing at Mon Sep  9 12:07:49 2024 (elapsed: 0:00:00)
Scenario default:default
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.1471       0.0771            0       0.0000       0.0000           24     218.0556     218.0556   11117.3060
                          +0.0229      +0.0163           -2      +0.0000      -0.0266           +4     +42.6962     +42.6962     +85.2620
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.72 sec, cpu time is 0 hr : 0 min : 1.62 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
Started Optimization at Mon Sep  9 12:07:49 2024
Scenario default:default
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.1471       0.0771            0       0.0000       0.0000           24     218.0556     218.0556   11117.3060
                                                                                                                                         
-------------------------------------------------------------
Optimizing clock tree
clock: clk mode: default root: clk
Clock QoR Before Optimization:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0771; ID = 0.1471; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 218.0556; ClockCellArea = 218.0556; ClockWireLen = 11117.3060; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 0 successful improvements out of 0 iterations
Resized 0, relocated 0, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 0.08 sec, cpu time is 0 hr : 0 min : 0.10 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Network Flow Optimization:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0771; ID = 0.1471; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 218.0556; ClockCellArea = 218.0556; ClockWireLen = 11117.3060; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0104		0.0000		cts_inv_23288681/A
  (1) 0.0298		0.0193		cts_inv_23288681/Y
  (2) 0.0584		0.0286		cts_inv_23058658/A
  (3) 0.0753		0.0169		cts_inv_23058658/Y
  (4) 0.0754		0.0001		cto_buf_drc_8730/A
  (5) 0.1341		0.0587		cto_buf_drc_8730/Y
  (6) 0.1471		0.0130		U0/p2_reg_105_/CLK
Shortest path:
  (0) 0.0015		0.0000		cts_inv_23298682/A
  (1) 0.0215		0.0200		cts_inv_23298682/Y
  (2) 0.0283		0.0068		cts_inv_23158668/A
  (3) 0.0700		0.0417		cts_inv_23158668/Y
  (4) 0.0700		0.0000		UA_temp_reg_41_/CLK

Begin Layer Optimization:

Beginning layer optimization ...
Clock clk: 24 nets have their layers changed
All clocks: total net count: 24
All clocks: total committed/restored net count: 24/0
All clocks: total count of nets with two layers: 0 (skipped)
All clocks: total count of nets with unchanged layers: 0

Ending layer optimization ...

The elapsed time for layer optimization is 0 hr : 0 min : 1.18 sec, cpu time is 0 hr : 0 min : 2.08 sec.
Ran incremental ZGR 19 time(s) for 19 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Layer Optimization:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0771; ID = 0.1470; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 218.0556; ClockCellArea = 218.0556; ClockWireLen = 11116.9320; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)

Begin Area Recovery Buffer Removal:
AR: deleted 1 cell(s)
Ran incremental ZGR 3 time(s) for 3 net(s) and restored ZGR 2 time(s) for 6 net(s)
Clock QoR After Area Recovery Removal:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0941; ID = 0.1471; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 23; ClockBufArea = 207.3815; ClockCellArea = 207.3815; ClockWireLen = 11105.9340; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 0 out of 23 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Resizing:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0941; ID = 0.1471; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 23; ClockBufArea = 207.3815; ClockCellArea = 207.3815; ClockWireLen = 11105.9340; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 0.60 sec, cpu time is 0 hr : 0 min : 2.08 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 1.95 sec, cpu time is 0 hr : 0 min : 4.50 sec.
Finished Optimization at Mon Sep  9 12:07:51 2024 (elapsed: 0:00:01)
Scenario default:default
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.1471       0.0941            0       0.0000       0.0000           23     207.3815     207.3815   11105.9340
                          +0.0000      +0.0170           +0      +0.0000      +0.0000           -1     -10.6740     -10.6740     -11.3720
Information: The run time for skew latency optimization and Area Recovery is 0 hr : 0 min : 2.01 sec, cpu time is 0 hr : 0 min : 4.69 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41706, routed nets = 24, across physical hierarchy nets = 0, parasitics cached nets = 24, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:default          Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.0750  0.0750  0.0957  0.0957   default

Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Information: Design Average RC for design MYTOP  (NEX-011)
Information: r = 1.791099 ohm/um, via_r = 0.506362 ohm/cut, c = 0.083198 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.625776 ohm/cut, c = 0.096003 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41706, routed nets = 24, across physical hierarchy nets = 0, parasitics cached nets = 41706, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41706, routed nets = 24, across physical hierarchy nets = 0, parasitics cached nets = 24, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Started Local Skew Optimization at Mon Sep  9 12:07:55 2024
Scenario default:default
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                           n/a          n/a            0       0.0000       0.0000           23     207.3815     207.3815   11105.9340
                                                                                                                                         
-------------------------------------------------------------
Optimizing clock tree local skew
clock: clk mode: default root: clk
Clock QoR Before Optimization:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = 0.0941; ID = 0.1471; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 23; ClockBufArea = 207.3815; ClockCellArea = 207.3815; ClockWireLen = 11105.9340; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)

Begin Network Flow Based Optimization:
Total trial resizing 0 time(s) accepted 0 time(s)
AR: local skew for area recovery by removal and sizing
AR: deleted 0 cell(s)
AR: resized 0 out of 23 cell(s)
Info: scanning clock net routing for possible rerouting/topology_adjustments
Info: done scanning clock net routing_topologies, 6 adjustments
Network Flow Optimization cpu time 00:00:05.91u 00:00:00.12s 00:00:02.52e: 
Ran incremental ZGR 2 time(s) for 2 net(s) and restored ZGR 15 time(s) for 19 net(s)
Clock Qor After Optimization:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = 0.0941; ID = 0.1471; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 23; ClockBufArea = 207.3815; ClockCellArea = 207.3815; ClockWireLen = 10754.4500; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 2.59 sec, cpu time is 0 hr : 0 min : 6.29 sec.
Finished Local Skew Optimization at Mon Sep  9 12:07:58 2024 (elapsed: 0:00:02)
Scenario default:default
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                           n/a          n/a            0       0.0000       0.0000           23     207.3815     207.3815   10754.4500
                              n/a          n/a           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000    -351.4840
Information: The run time for local skew optimization is 0 hr : 0 min : 7.20 sec, cpu time is 0 hr : 0 min : 23.13 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
Started Final DRC Fixing at Mon Sep  9 12:07:58 2024
Scenario default:default
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.1471       0.0941            0       0.0000       0.0000           23     207.3815     207.3815   10754.4500
                                                                                                                                         
-------------------------------------------------------------
Fixing clock: clk mode: default root: clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 1 time(s) for 1 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0941; ID = 0.1471; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 23; ClockBufArea = 207.3815; ClockCellArea = 207.3815; ClockWireLen = 10754.4500; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.05 sec.
Finished Final DRC Fixing at Mon Sep  9 12:07:58 2024 (elapsed: 0:00:00)
Scenario default:default
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.1471       0.0941            0       0.0000       0.0000           23     207.3815     207.3815   10754.4500
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.24 sec. (CTS-104)
All together, ran incremental ZGR 32 time(s) for 44 net(s) and restoring ZGR invoked 22 time(s) for 36 net(s)
There are 3 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 984 total shapes.
Layer M2: cached 132 shapes out of 144 total shapes.
Cached 21120 vias out of 46189 total vias.

Legalizing Top Level Design MYTOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0792 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 59 ref cells (3 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      181977        35993        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (5 sec)
Legalization complete (10 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  35993
number of references:                59
number of site rows:                255
number of locations attempted:   910038
number of locations failed:      433644  (47.7%)

Legality of references at locations:
55 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  5208      90747     54548 ( 60.1%)      71799     41367 ( 57.6%)  AOI222X1_LVT
  6303      97717     48895 ( 50.0%)      70028     35179 ( 50.2%)  OAI21X1_LVT
  5263      79941     46573 ( 58.3%)      59161     34289 ( 58.0%)  FADDX1_LVT
  5990      91705     40485 ( 44.1%)      66281     28642 ( 43.2%)  XOR2X1_LVT
  1108      17560      7048 ( 40.1%)      12741      5689 ( 44.7%)  NOR2X0_LVT
  1855      27238      7071 ( 26.0%)      16808      5332 ( 31.7%)  INVX0_LVT
  2229      32490      7256 ( 22.3%)      18768      5147 ( 27.4%)  NAND2X0_LVT
  1155      17805      6101 ( 34.3%)      11526      4006 ( 34.8%)  NBUFFX8_LVT
   754      12362      5568 ( 45.0%)       8882      4150 ( 46.7%)  AOI21X1_LVT
   572       8824      5097 ( 57.8%)       6911      4414 ( 63.9%)  MUX21X1_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   572       8824      5097 ( 57.8%)       6911      4414 ( 63.9%)  MUX21X1_LVT
  5208      90747     54548 ( 60.1%)      71799     41367 ( 57.6%)  AOI222X1_LVT
    75       1352       773 ( 57.2%)       1040       628 ( 60.4%)  FADDX2_LVT
  5263      79941     46573 ( 58.3%)      59161     34289 ( 58.0%)  FADDX1_LVT
    57        879       441 ( 50.2%)        591       306 ( 51.8%)  OAI21X2_LVT
  6303      97717     48895 ( 50.0%)      70028     35179 ( 50.2%)  OAI21X1_LVT
     4         56        22 ( 39.3%)         32        22 ( 68.8%)  AND2X4_LVT
   240       4244      2008 ( 47.3%)       3084      1626 ( 52.7%)  HADDX1_LVT
    29        464       230 ( 49.6%)        280       138 ( 49.3%)  NOR2X4_LVT
     3        134        57 ( 42.5%)        100        56 ( 56.0%)  AO21X2_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       33790 (464775 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.096 um ( 0.06 row height)
rms weighted cell displacement:   0.096 um ( 0.06 row height)
max cell displacement:            5.199 um ( 3.11 row height)
avg cell displacement:            0.005 um ( 0.00 row height)
avg weighted cell displacement:   0.005 um ( 0.00 row height)
number of cells moved:              162
number of large displacements:        1
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: HFSINV_2665_468 (INVX16_LVT)
  Input location: (224.896,287.52)
  Legal location: (223.528,282.504)
  Displacement:   5.199 um ( 3.11 row height)
Cell: U1703 (INVX0_LVT)
  Input location: (238.272,88.552)
  Legal location: (239.64,85.208)
  Displacement:   3.613 um ( 2.16 row height)
Cell: HFSINV_8624_436 (INVX4_LVT)
  Input location: (258.336,389.512)
  Legal location: (256.968,386.168)
  Displacement:   3.613 um ( 2.16 row height)
Cell: HFSBUF_417_2292 (NBUFFX8_LVT)
  Input location: (258.184,392.856)
  Legal location: (258.336,396.2)
  Displacement:   3.347 um ( 2.00 row height)
Cell: HFSBUF_18397_422 (NBUFFX8_LVT)
  Input location: (255.904,267.456)
  Legal location: (258.792,265.784)
  Displacement:   3.337 um ( 2.00 row height)
Cell: U1960 (INVX0_LVT)
  Input location: (237.208,88.552)
  Legal location: (234.32,86.88)
  Displacement:   3.337 um ( 2.00 row height)
Cell: U1651 (NAND2X0_LVT)
  Input location: (262.288,43.408)
  Legal location: (264.568,45.08)
  Displacement:   2.827 um ( 1.69 row height)
Cell: U1/U7427 (FADDX1_LVT)
  Input location: (256.512,391.184)
  Legal location: (258.336,389.512)
  Displacement:   2.474 um ( 1.48 row height)
Cell: HFSBUF_39_1937 (NBUFFX2_LVT)
  Input location: (221.704,387.84)
  Legal location: (219.88,386.168)
  Displacement:   2.474 um ( 1.48 row height)
Cell: U1928 (AOI21X1_LVT)
  Input location: (235.688,361.088)
  Legal location: (233.256,361.088)
  Displacement:   2.432 um ( 1.45 row height)

 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 12.00 sec, cpu time is 0 hr : 0 min : 12.00 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 24 flat clock tree nets.
There are 23 non-sink instances (total area 207.38) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 3 buffers and 20 inverters (total area 207.38).
 Compilation of clock trees finished successfully
 Run time for cts 00:01:59.79u 00:00:04.03s 00:01:09.28e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
1

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (4468160 4463600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0725 seconds to build cellmap data
Total 0.7258 seconds to load 35993 cell instances into cellmap
Moveable cells: 35970; Application fixed cells: 23; Macro cells: 0; User fixed cells: 0
Average cell width 2.2240, cell height 1.6720, cell area 3.7185 for total 35993 placed and application fixed cells
Information: Current block utilization is '0.73550', effective utilization is '0.73548'. (OPT-055)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41706, routed nets = 24, across physical hierarchy nets = 0, parasitics cached nets = 41706, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:10:39     0.000     0.000 1.338e+05     0.000     1.904      1695      2552         0     0.000      2174 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2024-09-09 12:08:13 / Session: 0.18 hr / Command: 0.02 hr / Memory: 2175 MB (FLW-8100)


Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2024-09-09 12:08:13 / Session: 0.18 hr / Command: 0.02 hr / Memory: 2175 MB (FLW-8100)

Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2024-09-09 12:08:13 / Session: 0.18 hr / Command: 0.02 hr / Memory: 2175 MB (FLW-8100)

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2024-09-09 12:08:13 / Session: 0.18 hr / Command: 0.02 hr / Memory: 2175 MB (FLW-8100)
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Warning: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   62  Alloctr   63  Proc 6301 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.deterministic                                    :	 off                 
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,466.82,466.36)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   68  Alloctr   69  Proc 6301 
Net statistics:
Total number of nets     = 41708
Number of nets to route  = 24
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-low = 1
26 nets are fully connected,
 of which 2 are detail routed and 24 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   18  Alloctr   18  Proc    0 
[End of Build All Nets] Total (MB): Used   86  Alloctr   88  Proc 6301 
Average gCell capacity  3.26	 on layer (1)	 M1
Average gCell capacity  9.27	 on layer (2)	 M2
Average gCell capacity  5.23	 on layer (3)	 M3
Average gCell capacity  5.41	 on layer (4)	 M4
Average gCell capacity  2.64	 on layer (5)	 M5
Average gCell capacity  2.69	 on layer (6)	 M6
Average gCell capacity  1.11	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 11.00	 on layer (1)	 M1
Average number of tracks per gCell 11.01	 on layer (2)	 M2
Average number of tracks per gCell 5.50	 on layer (3)	 M3
Average number of tracks per gCell 5.51	 on layer (4)	 M4
Average number of tracks per gCell 2.75	 on layer (5)	 M5
Average number of tracks per gCell 2.76	 on layer (6)	 M6
Average number of tracks per gCell 1.38	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.70	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 MRDL
Number of gCells = 778410
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:01 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion map] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build Congestion map] Total (MB): Used   97  Alloctr  100  Proc 6301 
Net Count 24, Total HPWL 4260 microns
HPWL   0 ~  100 microns: Net Count        5	Total HPWL        298 microns
HPWL 100 ~  200 microns: Net Count       10	Total HPWL       1604 microns
HPWL 200 ~  300 microns: Net Count        8	Total HPWL       1943 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        1	Total HPWL        413 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   31  Alloctr   32  Proc    0 
[End of Build Data] Total (MB): Used   97  Alloctr  100  Proc 6301 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   97  Alloctr  100  Proc 6301 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  273  Alloctr  276  Proc 6301 
Initial. Routing result:
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =    51 (0.03%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs = 51) GRCs =    51 (0.07%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     1 Max = 1 (GRCs = 51) GRCs =    51 (0.07%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 10293.19
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 16.72
Initial. Layer M3 wire length = 4645.43
Initial. Layer M4 wire length = 5362.19
Initial. Layer M5 wire length = 88.27
Initial. Layer M6 wire length = 180.58
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 6765
Initial. Via VIA12SQ_C count = 2185
Initial. Via VIA23SQ_C count = 2188
Initial. Via VIA34SQ_C count = 2358
Initial. Via VIA45SQ_C count = 32
Initial. Via VIA56SQ_C count = 2
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  273  Alloctr  276  Proc 6301 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.00%)
phase1. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 10301.37
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 116.32
phase1. Layer M3 wire length = 4600.35
phase1. Layer M4 wire length = 5315.85
phase1. Layer M5 wire length = 88.27
phase1. Layer M6 wire length = 180.58
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 6703
phase1. Via VIA12SQ_C count = 2187
phase1. Via VIA23SQ_C count = 2173
phase1. Via VIA34SQ_C count = 2309
phase1. Via VIA45SQ_C count = 32
phase1. Via VIA56SQ_C count = 2
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  273  Alloctr  276  Proc 6301 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 10303.88
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 118.66
phase2. Layer M3 wire length = 4600.52
phase2. Layer M4 wire length = 5315.85
phase2. Layer M5 wire length = 88.27
phase2. Layer M6 wire length = 180.58
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 6702
phase2. Via VIA12SQ_C count = 2186
phase2. Via VIA23SQ_C count = 2172
phase2. Via VIA34SQ_C count = 2310
phase2. Via VIA45SQ_C count = 32
phase2. Via VIA56SQ_C count = 2
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
Total number of nets with coarse-to-detailed routing failures: 0
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used  207  Alloctr  208  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  273  Alloctr  276  Proc 6301 

Congestion utilization per direction:
Average vertical track utilization   =  0.46 %
Peak    vertical track utilization   = 26.67 %
Average horizontal track utilization =  0.47 %
Peak    horizontal track utilization = 50.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -9  Alloctr   -9  Proc    0 
[GR: Done] Total (MB): Used  264  Alloctr  266  Proc 6301 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used  202  Alloctr  203  Proc    0 
[GR: Done] Total (MB): Used  264  Alloctr  266  Proc 6301 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used   94  Alloctr   96  Proc 6301 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.track.*'
track.timing_driven                                     :	 false               

Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Track Assign: Read routes] Total (MB): Used   67  Alloctr   69  Proc 6301 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 677 of 7365


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   68  Alloctr   70  Proc 6301 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    9  Alloctr   10  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   68  Alloctr   70  Proc 6301 

Number of wires with overlap after iteration 1 = 37 of 6674


Wire length and via report:
---------------------------
Number of M1 wires: 18 		  : 0
Number of M2 wires: 2306 		 VIA12SQ_C: 2253
Number of M3 wires: 2835 		 VIA23SQ_C: 2259
Number of M4 wires: 1492 		 VIA34SQ_C: 2154
Number of M5 wires: 22 		 VIA45SQ_C: 34
Number of M6 wires: 1 		 VIA56SQ_C: 2
Number of M7 wires: 0 		 VIA67SQ_C: 0
Number of M8 wires: 0 		 VIA78SQ_C: 0
Number of M9 wires: 0 		 VIA89_C: 0
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 6674 		 vias: 6702

Total M1 wire length: 1.9
Total M2 wire length: 542.0
Total M3 wire length: 4877.4
Total M4 wire length: 5163.1
Total M5 wire length: 88.8
Total M6 wire length: 180.6
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 10853.8

Longest M1 wire length: 0.2
Longest M2 wire length: 3.8
Longest M3 wire length: 50.8
Longest M4 wire length: 137.1
Longest M5 wire length: 12.5
Longest M6 wire length: 180.6
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Done] Total (MB): Used   62  Alloctr   65  Proc 6301 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :	 false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   74  Alloctr   76  Proc 6301 
Total number of nets = 41708, of which 0 are not extracted
Total number of open nets = 41682, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	552/784 Partitions, Violations =	0
Routed	553/784 Partitions, Violations =	0
Routed	554/784 Partitions, Violations =	0
Routed	555/784 Partitions, Violations =	0
Routed	556/784 Partitions, Violations =	0
Routed	557/784 Partitions, Violations =	2
Routed	558/784 Partitions, Violations =	2
Routed	559/784 Partitions, Violations =	0
Routed	560/784 Partitions, Violations =	0
Routed	561/784 Partitions, Violations =	0
Routed	562/784 Partitions, Violations =	0
Routed	563/784 Partitions, Violations =	0
Routed	564/784 Partitions, Violations =	0
Routed	565/784 Partitions, Violations =	0
Routed	566/784 Partitions, Violations =	0
Routed	567/784 Partitions, Violations =	0
Routed	568/784 Partitions, Violations =	0
Routed	569/784 Partitions, Violations =	0
Routed	570/784 Partitions, Violations =	0
Routed	571/784 Partitions, Violations =	0
Routed	572/784 Partitions, Violations =	1
Routed	573/784 Partitions, Violations =	1
Routed	574/784 Partitions, Violations =	1
Routed	575/784 Partitions, Violations =	1
Routed	576/784 Partitions, Violations =	1
Routed	577/784 Partitions, Violations =	1
Routed	578/784 Partitions, Violations =	3
Routed	579/784 Partitions, Violations =	3
Routed	580/784 Partitions, Violations =	3
Routed	581/784 Partitions, Violations =	3
Routed	582/784 Partitions, Violations =	3
Routed	583/784 Partitions, Violations =	3
Routed	584/784 Partitions, Violations =	3
Routed	585/784 Partitions, Violations =	3
Routed	586/784 Partitions, Violations =	3
Routed	587/784 Partitions, Violations =	3
Routed	588/784 Partitions, Violations =	3
Routed	589/784 Partitions, Violations =	3
Routed	590/784 Partitions, Violations =	3
Routed	591/784 Partitions, Violations =	3
Routed	592/784 Partitions, Violations =	3
Routed	593/784 Partitions, Violations =	6
Routed	594/784 Partitions, Violations =	6
Routed	595/784 Partitions, Violations =	4
Routed	596/784 Partitions, Violations =	3
Routed	597/784 Partitions, Violations =	6
Routed	598/784 Partitions, Violations =	6
Routed	599/784 Partitions, Violations =	6
Routed	600/784 Partitions, Violations =	6
Routed	601/784 Partitions, Violations =	6
Routed	602/784 Partitions, Violations =	6
Routed	603/784 Partitions, Violations =	6
Routed	604/784 Partitions, Violations =	6
Routed	605/784 Partitions, Violations =	6
Routed	606/784 Partitions, Violations =	7
Routed	607/784 Partitions, Violations =	7
Routed	608/784 Partitions, Violations =	7
Routed	609/784 Partitions, Violations =	7
Routed	610/784 Partitions, Violations =	7
Routed	611/784 Partitions, Violations =	7
Routed	612/784 Partitions, Violations =	7
Routed	613/784 Partitions, Violations =	7
Routed	614/784 Partitions, Violations =	7
Routed	615/784 Partitions, Violations =	7
Routed	616/784 Partitions, Violations =	7
Routed	617/784 Partitions, Violations =	8
Routed	618/784 Partitions, Violations =	8
Routed	619/784 Partitions, Violations =	8
Routed	620/784 Partitions, Violations =	8
Routed	621/784 Partitions, Violations =	7
Routed	622/784 Partitions, Violations =	7
Routed	623/784 Partitions, Violations =	7
Routed	624/784 Partitions, Violations =	7
Routed	625/784 Partitions, Violations =	7
Routed	626/784 Partitions, Violations =	7
Routed	627/784 Partitions, Violations =	7
Routed	628/784 Partitions, Violations =	7
Routed	629/784 Partitions, Violations =	7
Routed	630/784 Partitions, Violations =	7
Routed	631/784 Partitions, Violations =	7
Routed	632/784 Partitions, Violations =	7
Routed	633/784 Partitions, Violations =	7
Routed	634/784 Partitions, Violations =	7
Routed	635/784 Partitions, Violations =	7
Routed	636/784 Partitions, Violations =	9
Routed	637/784 Partitions, Violations =	9
Routed	638/784 Partitions, Violations =	9
Routed	639/784 Partitions, Violations =	9
Routed	640/784 Partitions, Violations =	9
Routed	641/784 Partitions, Violations =	10
Routed	642/784 Partitions, Violations =	10
Routed	643/784 Partitions, Violations =	10
Routed	644/784 Partitions, Violations =	10
Routed	645/784 Partitions, Violations =	10
Routed	646/784 Partitions, Violations =	10
Routed	647/784 Partitions, Violations =	9
Routed	648/784 Partitions, Violations =	9
Routed	649/784 Partitions, Violations =	9
Routed	650/784 Partitions, Violations =	9
Routed	651/784 Partitions, Violations =	9
Routed	652/784 Partitions, Violations =	9
Routed	653/784 Partitions, Violations =	9
Routed	654/784 Partitions, Violations =	12
Routed	655/784 Partitions, Violations =	14
Routed	656/784 Partitions, Violations =	14
Routed	657/784 Partitions, Violations =	14
Routed	658/784 Partitions, Violations =	14
Routed	659/784 Partitions, Violations =	14
Routed	660/784 Partitions, Violations =	14
Routed	661/784 Partitions, Violations =	14
Routed	662/784 Partitions, Violations =	14
Routed	663/784 Partitions, Violations =	14
Routed	664/784 Partitions, Violations =	14
Routed	665/784 Partitions, Violations =	12
Routed	666/784 Partitions, Violations =	12
Routed	667/784 Partitions, Violations =	12
Routed	668/784 Partitions, Violations =	15
Routed	669/784 Partitions, Violations =	15
Routed	670/784 Partitions, Violations =	15
Routed	671/784 Partitions, Violations =	15
Routed	672/784 Partitions, Violations =	15
Routed	673/784 Partitions, Violations =	19
Routed	674/784 Partitions, Violations =	19
Routed	675/784 Partitions, Violations =	19
Routed	676/784 Partitions, Violations =	19
Routed	677/784 Partitions, Violations =	19
Routed	678/784 Partitions, Violations =	19
Routed	679/784 Partitions, Violations =	19
Routed	680/784 Partitions, Violations =	19
Routed	681/784 Partitions, Violations =	16
Routed	682/784 Partitions, Violations =	16
Routed	683/784 Partitions, Violations =	16
Routed	684/784 Partitions, Violations =	17
Routed	685/784 Partitions, Violations =	17
Routed	686/784 Partitions, Violations =	17
Routed	687/784 Partitions, Violations =	17
Routed	688/784 Partitions, Violations =	10
Routed	689/784 Partitions, Violations =	10
Routed	690/784 Partitions, Violations =	10
Routed	691/784 Partitions, Violations =	10
Routed	692/784 Partitions, Violations =	10
Routed	693/784 Partitions, Violations =	10
Routed	694/784 Partitions, Violations =	10
Routed	695/784 Partitions, Violations =	10
Routed	696/784 Partitions, Violations =	11
Routed	697/784 Partitions, Violations =	11
Routed	698/784 Partitions, Violations =	11
Routed	699/784 Partitions, Violations =	6
Routed	700/784 Partitions, Violations =	6
Routed	701/784 Partitions, Violations =	8
Routed	702/784 Partitions, Violations =	8
Routed	703/784 Partitions, Violations =	8
Routed	704/784 Partitions, Violations =	8
Routed	705/784 Partitions, Violations =	8
Routed	706/784 Partitions, Violations =	8
Routed	707/784 Partitions, Violations =	10
Routed	708/784 Partitions, Violations =	9
Routed	709/784 Partitions, Violations =	9
Routed	710/784 Partitions, Violations =	9
Routed	711/784 Partitions, Violations =	9
Routed	712/784 Partitions, Violations =	9
Routed	713/784 Partitions, Violations =	9
Routed	714/784 Partitions, Violations =	9
Routed	715/784 Partitions, Violations =	11
Routed	716/784 Partitions, Violations =	11
Routed	717/784 Partitions, Violations =	11
Routed	718/784 Partitions, Violations =	11
Routed	719/784 Partitions, Violations =	11
Routed	720/784 Partitions, Violations =	11
Routed	721/784 Partitions, Violations =	11
Routed	722/784 Partitions, Violations =	10
Routed	723/784 Partitions, Violations =	10
Routed	724/784 Partitions, Violations =	10
Routed	725/784 Partitions, Violations =	10
Routed	726/784 Partitions, Violations =	10
Routed	727/784 Partitions, Violations =	10
Routed	728/784 Partitions, Violations =	10
Routed	729/784 Partitions, Violations =	10
Routed	730/784 Partitions, Violations =	10
Routed	731/784 Partitions, Violations =	10
Routed	732/784 Partitions, Violations =	10
Routed	733/784 Partitions, Violations =	10
Routed	734/784 Partitions, Violations =	8
Routed	735/784 Partitions, Violations =	8
Routed	736/784 Partitions, Violations =	8
Routed	737/784 Partitions, Violations =	8
Routed	738/784 Partitions, Violations =	9
Routed	739/784 Partitions, Violations =	9
Routed	740/784 Partitions, Violations =	9
Routed	741/784 Partitions, Violations =	9
Routed	742/784 Partitions, Violations =	9
Routed	743/784 Partitions, Violations =	9
Routed	744/784 Partitions, Violations =	9
Routed	745/784 Partitions, Violations =	9
Routed	746/784 Partitions, Violations =	9
Routed	747/784 Partitions, Violations =	9
Routed	748/784 Partitions, Violations =	9
Routed	749/784 Partitions, Violations =	9
Routed	750/784 Partitions, Violations =	9
Routed	751/784 Partitions, Violations =	9
Routed	752/784 Partitions, Violations =	7
Routed	753/784 Partitions, Violations =	6
Routed	754/784 Partitions, Violations =	6
Routed	755/784 Partitions, Violations =	6
Routed	756/784 Partitions, Violations =	6
Routed	757/784 Partitions, Violations =	6
Routed	758/784 Partitions, Violations =	6
Routed	759/784 Partitions, Violations =	6
Routed	760/784 Partitions, Violations =	6
Routed	761/784 Partitions, Violations =	6
Routed	762/784 Partitions, Violations =	6
Routed	763/784 Partitions, Violations =	6
Routed	764/784 Partitions, Violations =	6
Routed	765/784 Partitions, Violations =	6
Routed	766/784 Partitions, Violations =	6
Routed	767/784 Partitions, Violations =	6
Routed	768/784 Partitions, Violations =	6
Routed	769/784 Partitions, Violations =	6
Routed	770/784 Partitions, Violations =	6
Routed	771/784 Partitions, Violations =	6
Routed	772/784 Partitions, Violations =	4
Routed	773/784 Partitions, Violations =	4
Routed	774/784 Partitions, Violations =	4
Routed	775/784 Partitions, Violations =	4
Routed	776/784 Partitions, Violations =	4
Routed	777/784 Partitions, Violations =	4
Routed	778/784 Partitions, Violations =	2
Routed	779/784 Partitions, Violations =	2
Routed	780/784 Partitions, Violations =	2
Routed	781/784 Partitions, Violations =	2
Routed	782/784 Partitions, Violations =	2
Routed	783/784 Partitions, Violations =	2
Routed	784/784 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 0] Stage (MB): Used   54  Alloctr   54  Proc   37 
[Iter 0] Total (MB): Used  117  Alloctr  119  Proc 6339 

End DR iteration 0 with 784 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DR] Stage (MB): Used    1  Alloctr    1  Proc   37 
[DR] Total (MB): Used   64  Alloctr   66  Proc 6339 
[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc   37 
[DR: Done] Total (MB): Used   64  Alloctr   66  Proc 6339 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    10810 micron
Total Number of Contacts =             6491
Total Number of Wires =                6560
Total Number of PtConns =              445
Total Number of Routed Wires =       6560
Total Routed Wire Length =           10765 micron
Total Number of Routed Contacts =       6491
	Layer               M1 :          2 micron
	Layer               M2 :        539 micron
	Layer               M3 :       4846 micron
	Layer               M4 :       5154 micron
	Layer               M5 :         89 micron
	Layer               M6 :        181 micron
	Layer               M7 :          0 micron
	Layer               M8 :          0 micron
	Layer               M9 :          0 micron
	Layer             MRDL :          0 micron
	Via          VIA56SQ_C :          2
	Via     VIA45SQ_C(rot) :         34
	Via          VIA34SQ_C :       2019
	Via     VIA23SQ_C(rot) :       2201
	Via   VIA23SQ(rot)_1x2 :          9
	Via          VIA12SQ_C :         23
	Via      VIA12SQ_C_2x1 :        241
	Via        VIA12SQ_2x1 :       1962

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 34.08% (2212 / 6491 vias)
 
    Layer VIA1       = 98.97% (2203   / 2226    vias)
        Weight 1     = 98.97% (2203    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.03% (23      vias)
    Layer VIA2       =  0.41% (9      / 2210    vias)
        Weight 1     =  0.41% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.59% (2201    vias)
    Layer VIA3       =  0.00% (0      / 2019    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2019    vias)
    Layer VIA4       =  0.00% (0      / 34      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (34      vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    = 34.08% (2212 / 6491 vias)
 
    Layer VIA1       = 98.97% (2203   / 2226    vias)
    Layer VIA2       =  0.41% (9      / 2210    vias)
    Layer VIA3       =  0.00% (0      / 2019    vias)
    Layer VIA4       =  0.00% (0      / 34      vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count = 34.08% (2212 / 6491 vias)
 
    Layer VIA1       = 98.97% (2203   / 2226    vias)
        Weight 1     = 98.97% (2203    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.03% (23      vias)
    Layer VIA2       =  0.41% (9      / 2210    vias)
        Weight 1     =  0.41% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.59% (2201    vias)
    Layer VIA3       =  0.00% (0      / 2019    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2019    vias)
    Layer VIA4       =  0.00% (0      / 34      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (34      vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 41708
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block MYTOP are cleared. (TIM-123)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
route.global.global_route_topology_style 0
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Information: Design MYTOP has 41708 nets, 0 global routed, 24 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Information: The RC mode used is CTO for design 'MYTOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41706, routed nets = 24, across physical hierarchy nets = 0, parasitics cached nets = 24, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:default          Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.0754  0.0754  0.0962  0.0962   default

Information: Ending clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2024-09-09 12:08:21 / Session: 0.18 hr / Command: 0.02 hr / Memory: 2212 MB (FLW-8100)

Information: Ending clock_opt / route_clock (FLW-8001)
Information: Time: 2024-09-09 12:08:21 / Session: 0.18 hr / Command: 0.02 hr / Memory: 2212 MB (FLW-8100)

Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2024-09-09 12:08:21 / Session: 0.18 hr / Command: 0.02 hr / Memory: 2212 MB (FLW-8100)

Information: The net parasitics of block MYTOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Information: Design MYTOP has 41708 nets, 0 global routed, 24 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'MYTOP'. (NEX-022)
Information: Design Average RC for design MYTOP  (NEX-011)
Information: r = 1.791099 ohm/um, via_r = 0.506362 ohm/cut, c = 0.083198 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.625776 ohm/cut, c = 0.096003 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41706, routed nets = 24, across physical hierarchy nets = 0, parasitics cached nets = 41706, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:  1454 s (  0.40 hr )  ELAPSE:   649 s (  0.18 hr )  MEM-PEAK:  2212 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Removed total 0 routing shapes from 43042 signal nets.

Clock-opt timing update complete          CPU:  1455 s (  0.40 hr )  ELAPSE:   649 s (  0.18 hr )  MEM-PEAK:  2212 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 7 ****
INFO: Switching Activity propagation took     0.00003 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000       27 40681541632
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000       27 40681541632    133840.11      35993
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0       27 40681541632    133840.11      35993
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
Clock-opt initialization complete         CPU:  1495 s (  0.42 hr )  ELAPSE:   656 s (  0.18 hr )  MEM-PEAK:  2212 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (4468160 4463600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0696 seconds to build cellmap data
Total 0.7227 seconds to load 35993 cell instances into cellmap
Moveable cells: 35970; Application fixed cells: 23; Macro cells: 0; User fixed cells: 0
0 out of 41682 data nets is detail routed, 24 out of 24 clock nets are detail routed and total 41706 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.2240, cell height 1.6720, cell area 3.7185 for total 35993 placed and application fixed cells
Clock-opt optimization Phase 11 Iter  1         0.00        0.00      0.00        26     133840.11  40681541632.00       35993              0.18      2212
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (4468160 4463600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Clock-opt optimization Phase 12 Iter  1         0.00        0.00      0.00        26     133840.11  40681541632.00       35993              0.18      2212
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
Clock-opt optimization Phase 12 Iter  2         0.00        0.00      0.00        26     133840.11  40681541632.00       35993              0.18      2212
Clock-opt optimization Phase 12 Iter  3         0.00        0.00      0.00        26     133840.11  40681541632.00       35993              0.18      2212
Clock-opt optimization Phase 12 Iter  4         0.00        0.00      0.00        26     133840.11  40681541632.00       35993              0.18      2212

Clock-opt optimization Phase 13 Iter  1         0.00        0.00      0.00        24     133848.50  40686899200.00       35996              0.18      2212

CCL: Total Usage Adjustment : 1
INFO: Derive row count 69 from GR congestion map (279/4)
INFO: Derive col count 69 from GR congestion map (279/4)
Convert timing mode ...
Clock-opt optimization Phase 14 Iter  1         0.00        0.00      0.00        24     133534.88  40261705728.00       35996              0.18      2212
Clock-opt optimization Phase 14 Iter  2         0.00        0.00      0.00        24     133534.88  40261705728.00       35996              0.18      2212
Clock-opt optimization Phase 14 Iter  3         0.00        0.00      0.00        24     133534.88  40261705728.00       35996              0.18      2212
Clock-opt optimization Phase 14 Iter  4         0.00        0.00      0.00        24     133534.88  40261705728.00       35996              0.18      2212
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
Clock-opt optimization Phase 14 Iter  5         0.00        0.00      0.00        24     133534.88  40261705728.00       35996              0.18      2212
Clock-opt optimization Phase 14 Iter  6         0.00        0.00      0.00        24     133534.88  40261705728.00       35996              0.18      2212
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 14 Iter  7         0.00        0.00      0.00        24     133534.88  40261705728.00       35996              0.18      2212
Clock-opt optimization Phase 14 Iter  8         0.00        0.00      0.00        24     133534.88  40261705728.00       35996              0.18      2212
Clock-opt optimization Phase 14 Iter  9         0.00        0.00      0.00        24     133534.88  40261705728.00       35996              0.18      2212
Clock-opt optimization Phase 14 Iter 10         0.00        0.00      0.00        24     133534.88  40261705728.00       35996              0.18      2212
Clock-opt optimization Phase 14 Iter 11         0.00        0.00      0.00        24     133534.88  40261705728.00       35996              0.18      2212
Clock-opt optimization Phase 14 Iter 12         0.00        0.00      0.00        24     133534.88  40261705728.00       35996              0.18      2212
Clock-opt optimization Phase 14 Iter 13         0.00        0.00      0.00        24     133534.88  40261705728.00       35996              0.18      2212
Clock-opt optimization Phase 14 Iter 14         0.00        0.00      0.00        24     133534.88  40261705728.00       35996              0.18      2212
Clock-opt optimization Phase 14 Iter 15         0.00        0.00      0.00        24     133534.88  40261705728.00       35996              0.18      2212
Clock-opt optimization Phase 14 Iter 16         0.00        0.00      0.00        24     133534.88  40261705728.00       35996              0.18      2212
Clock-opt optimization Phase 14 Iter 17         0.00        0.00      0.00        24     133534.88  40261705728.00       35996              0.18      2212
Clock-opt optimization Phase 14 Iter 18         0.00        0.00      0.00        24     133534.88  40261705728.00       35996              0.18      2212
Clock-opt optimization Phase 14 Iter 19         0.00        0.00      0.00        24     133534.88  40261705728.00       35996              0.18      2212
Clock-opt optimization Phase 14 Iter 20         0.00        0.00      0.00        24     133534.88  40261705728.00       35996              0.18      2212
Clock-opt optimization Phase 14 Iter 21         0.00        0.00      0.00        24     133534.88  40261705728.00       35996              0.18      2212
Clock-opt optimization Phase 14 Iter 22         0.00        0.00      0.00        24     133534.88  40261705728.00       35996              0.18      2212
Clock-opt optimization Phase 14 Iter 23         0.00        0.00      0.00        24     133534.88  40261705728.00       35996              0.18      2212
Clock-opt optimization Phase 14 Iter 24         0.00        0.00      0.00        24     133534.88  40261705728.00       35996              0.18      2212
Clock-opt optimization Phase 14 Iter 25         0.00        0.00      0.00        24     133534.88  40261705728.00       35996              0.18      2212
Clock-opt optimization Phase 14 Iter 26         0.00        0.00      0.00        24     133534.88  40261705728.00       35996              0.18      2212
Clock-opt optimization Phase 14 Iter 27         0.00        0.00      0.00        24     133534.88  40261705728.00       35996              0.18      2212
Clock-opt optimization Phase 14 Iter 28         0.00        0.00      0.00        24     133534.88  40261705728.00       35996              0.18      2212

Clock-opt optimization Phase 15 Iter  1         0.00        0.00      0.00        24     133534.88  40261705728.00       35996              0.18      2212
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 16 Iter  1         0.00        0.00      0.00        24     136860.61  40408076288.00       49177              0.21      2212

Clock-opt optimization Phase 17 Iter  1         0.00        0.00      0.00        24     136768.86  40391053312.00       49135              0.22      2212
Clock-opt optimization Phase 17 Iter  2         0.00        0.00      0.00        24     136768.86  40391053312.00       49135              0.22      2212

Clock-opt optimization Phase 18 Iter  1         0.00        0.00      0.00        24     136645.34  39726723072.00       49135              0.23      2212
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
Clock-opt optimization Phase 18 Iter  2         0.00        0.00      0.00        24     136645.34  39726723072.00       49135              0.23      2212
Clock-opt optimization Phase 18 Iter  3         0.00        0.00      0.00        24     136645.34  39726723072.00       49135              0.23      2212
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 18 Iter  4         0.00        0.00      0.00        24     136645.34  39726723072.00       49135              0.23      2212

Clock-opt optimization Phase 19 Iter  1         0.00        0.00      0.00        24     137673.61  40376233984.00       49518              0.23      2212
Clock-opt optimization Phase 19 Iter  2         0.00        0.00      0.00        24     137673.61  40376233984.00       49518              0.23      2212
Clock-opt optimization Phase 19 Iter  3         0.00        0.00      0.00        24     137673.61  40376233984.00       49518              0.23      2212
Clock-opt optimization Phase 19 Iter  4         0.00        0.00      0.00        24     137673.61  40376233984.00       49518              0.23      2212

Clock-opt optimization Phase 20 Iter  1         0.00        0.00      0.00        24     137673.61  40376233984.00       49518              0.23      2212
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0992 seconds to build cellmap data
Total 1.0234 seconds to load 49518 cell instances into cellmap
Moveable cells: 49495; Application fixed cells: 23; Macro cells: 0; User fixed cells: 0
0 out of 62638 data nets is detail routed, 24 out of 24 clock nets are detail routed and total 62662 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.6628, cell height 1.6720, cell area 2.7803 for total 49518 placed and application fixed cells
Information: Current block utilization is '0.75650', effective utilization is '0.75654'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start Timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0987 seconds to build cellmap data
Snapped 49495 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 6849 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.deterministic                                    :	 off                 
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Warning: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Read DB] Stage (MB): Used   70  Alloctr   73  Proc    2 
[End of Read DB] Total (MB): Used   77  Alloctr   81  Proc 6851 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,466.82,466.36)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   79  Alloctr   83  Proc 6851 
Net statistics:
Total number of nets     = 55087
Number of nets to route  = 53891
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-low = 1
1196 nets are fully connected,
 of which 1196 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   22  Alloctr   23  Proc    0 
[End of Build All Nets] Total (MB): Used  102  Alloctr  107  Proc 6851 
Average gCell capacity  4.34	 on layer (1)	 M1
Average gCell capacity  9.27	 on layer (2)	 M2
Average gCell capacity  5.23	 on layer (3)	 M3
Average gCell capacity  5.41	 on layer (4)	 M4
Average gCell capacity  2.64	 on layer (5)	 M5
Average gCell capacity  2.69	 on layer (6)	 M6
Average gCell capacity  1.11	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 11.00	 on layer (1)	 M1
Average number of tracks per gCell 11.01	 on layer (2)	 M2
Average number of tracks per gCell 5.50	 on layer (3)	 M3
Average number of tracks per gCell 5.51	 on layer (4)	 M4
Average number of tracks per gCell 2.75	 on layer (5)	 M5
Average number of tracks per gCell 2.76	 on layer (6)	 M6
Average number of tracks per gCell 1.38	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.70	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 MRDL
Number of gCells = 778410
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:01 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion map] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build Congestion map] Total (MB): Used  114  Alloctr  119  Proc 6851 
Net Count 53891, Total HPWL 831164 microns
HPWL   0 ~  100 microns: Net Count    51886	Total HPWL     477305 microns
HPWL 100 ~  200 microns: Net Count     1460	Total HPWL     214609 microns
HPWL 200 ~  300 microns: Net Count      458	Total HPWL     107341 microns
HPWL 300 ~  400 microns: Net Count       63	Total HPWL      21068 microns
HPWL 400 ~  500 microns: Net Count       22	Total HPWL       9726 microns
HPWL 500 ~  600 microns: Net Count        2	Total HPWL       1113 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   37  Alloctr   38  Proc    0 
[End of Build Data] Total (MB): Used  114  Alloctr  119  Proc 6851 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:04 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  218  Alloctr  223  Proc 6851 
Information: Using 8 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:11 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:11
[End of Initial Routing] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Initial Routing] Total (MB): Used  250  Alloctr  255  Proc 6851 
Initial. Routing result:
Initial. Both Dirs: Overflow = 10606 Max = 8 GRCs = 18396 (11.82%)
Initial. H routing: Overflow =  7967 Max = 5 (GRCs =  1) GRCs = 15811 (20.31%)
Initial. V routing: Overflow =  2639 Max = 8 (GRCs =  2) GRCs =  2585 (3.32%)
Initial. M1         Overflow =   476 Max = 2 (GRCs = 22) GRCs =   463 (0.59%)
Initial. M2         Overflow =  2626 Max = 8 (GRCs =  2) GRCs =  2573 (3.31%)
Initial. M3         Overflow =  6703 Max = 5 (GRCs =  1) GRCs = 14565 (18.71%)
Initial. M4         Overflow =    13 Max = 2 (GRCs =  1) GRCs =    12 (0.02%)
Initial. M5         Overflow =   788 Max = 2 (GRCs =  5) GRCs =   783 (1.01%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 899098.56
Initial. Layer M1 wire length = 22160.09
Initial. Layer M2 wire length = 286719.08
Initial. Layer M3 wire length = 297939.66
Initial. Layer M4 wire length = 114362.46
Initial. Layer M5 wire length = 166800.87
Initial. Layer M6 wire length = 11114.74
Initial. Layer M7 wire length = 1.67
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 308951
Initial. Via VIA12SQ_C count = 149165
Initial. Via VIA23SQ_C count = 121734
Initial. Via VIA34SQ_C count = 21185
Initial. Via VIA45SQ_C count = 16127
Initial. Via VIA56SQ_C count = 738
Initial. Via VIA67SQ_C count = 2
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Sep  9 12:11:36 2024
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
10% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:02
20% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:03
30% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:03
40% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:03
50% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:14 Elapsed real time: 0:00:04
[rtOvlpParts] Elapsed real time: 0:00:04 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:04 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[End of Phase1 Routing] Stage (MB): Used    3  Alloctr    6  Proc    0 
[End of Phase1 Routing] Total (MB): Used  253  Alloctr  262  Proc 6851 
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
phase1. Routing result:
phase1. Both Dirs: Overflow =   963 Max = 4 GRCs =   898 (0.58%)
phase1. H routing: Overflow =   836 Max = 4 (GRCs =  4) GRCs =   761 (0.98%)
phase1. V routing: Overflow =   127 Max = 4 (GRCs =  3) GRCs =   137 (0.18%)
phase1. M1         Overflow =   328 Max = 2 (GRCs =  6) GRCs =   356 (0.46%)
phase1. M2         Overflow =   127 Max = 4 (GRCs =  3) GRCs =   137 (0.18%)
phase1. M3         Overflow =   505 Max = 4 (GRCs =  4) GRCs =   403 (0.52%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 962145.04
phase1. Layer M1 wire length = 40192.37
phase1. Layer M2 wire length = 302704.03
phase1. Layer M3 wire length = 273255.98
phase1. Layer M4 wire length = 156128.26
phase1. Layer M5 wire length = 168284.08
phase1. Layer M6 wire length = 21575.30
phase1. Layer M7 wire length = 5.02
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 329461
phase1. Via VIA12SQ_C count = 159127
phase1. Via VIA23SQ_C count = 117720
phase1. Via VIA34SQ_C count = 29823
phase1. Via VIA45SQ_C count = 20693
phase1. Via VIA56SQ_C count = 2092
phase1. Via VIA67SQ_C count = 6
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:22 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:33 total=0:00:34
[End of Whole Chip Routing] Stage (MB): Used  176  Alloctr  180  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  253  Alloctr  262  Proc 6851 
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)

Congestion utilization per direction:
Average vertical track utilization   = 32.50 %
Peak    vertical track utilization   = 109.09 %
Average horizontal track utilization = 36.24 %
Peak    horizontal track utilization = 250.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -13  Alloctr  -12  Proc    0 
[GR: Done] Total (MB): Used  240  Alloctr  249  Proc 6851 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:24 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:38 total=0:00:39
[GR: Done] Stage (MB): Used  233  Alloctr  241  Proc    2 
[GR: Done] Total (MB): Used  240  Alloctr  249  Proc 6851 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:24 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:38 total=0:00:39
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc    2 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 6851 
Using per-layer congestion maps for congestion reduction.
Information: 40.90% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.99% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 78.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.76 to 0.80. (PLACE-030)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
ORB: Nominal = 0.0353099  Design MT = inf  Target = 0.1379206 (3.906 nominal)  MaxRC = 0.096226
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 7 ****
****** eLpp weights (with caps)
Number of nets: 55085, of which 55061 non-clock nets
Number of nets with 0 toggle rate: 3778
Max toggle rate = 0.4, average toggle rate = 0.0099626
Max non-clock toggle rate = 0.0418841
eLpp weight range = (0, 30.1807)
*** 7579 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  
Number of nets with non-default weights: 55085
Amt power = 0.1
Non-default weight range: (0.9, 3.91807)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=default
Information: The net parasitics of block MYTOP are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
coarse place 44% done.
coarse place 56% done.
coarse place 67% done.
coarse place 78% done.
coarse place 89% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 9.37549e+09
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 0:48 
Moved 47315 out of 49518 cells, ratio = 0.955511
Total displacement = 78502.320312(um)
Max displacement = 79.100403(um), U0/HFSINV_621_2077 (186.744003, 379.480011, 0) => (112.080902, 375.954712, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      0.50(um)
  0 ~  20% cells displacement <=      0.74(um)
  0 ~  30% cells displacement <=      0.96(um)
  0 ~  40% cells displacement <=      1.17(um)
  0 ~  50% cells displacement <=      1.40(um)
  0 ~  60% cells displacement <=      1.65(um)
  0 ~  70% cells displacement <=      1.93(um)
  0 ~  80% cells displacement <=      2.32(um)
  0 ~  90% cells displacement <=      2.97(um)
  0 ~ 100% cells displacement <=     79.10(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Information: Design MYTOP has 55087 nets, 0 global routed, 24 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'MYTOP'. (NEX-022)
Information: Design Average RC for design MYTOP  (NEX-011)
Information: r = 1.790737 ohm/um, via_r = 0.505929 ohm/cut, c = 0.083294 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.625776 ohm/cut, c = 0.096490 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 55085, routed nets = 24, across physical hierarchy nets = 0, parasitics cached nets = 55085, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 20 Iter  2         0.00        0.00      0.00        30     137673.61  40376233984.00       49518              0.24      2212
Warning: No tie cell is available for constant fixing. (OPT-200)
Clock-opt optimization Phase 20 Iter  3         0.00        0.00      0.00        30     137673.61  40376233984.00       49518              0.24      2212
Clock-opt optimization Phase 20 Iter  4         0.00        0.00      0.00        30     137673.61  40376233984.00       49518              0.24      2212
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1071 seconds to build cellmap data
Total 1.0272 seconds to load 49518 cell instances into cellmap, 47315 cells are off site row
Moveable cells: 47315; Application fixed cells: 2203; Macro cells: 0; User fixed cells: 0
0 out of 62638 data nets is detail routed, 24 out of 24 clock nets are detail routed and total 62662 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.6628, cell height 1.6720, cell area 2.7803 for total 49518 placed and application fixed cells
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 273 total shapes.
Layer M2: cached 132 shapes out of 2418 total shapes.
Cached 21120 vias out of 45915 total vias.

Legalizing Top Level Design MYTOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0972 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 61 ref cells (3 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      181977        49518        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (17 sec)
Legalization complete (24 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  49518
number of references:                61
number of site rows:                255
number of locations attempted:  2379046
number of locations failed:     1065633  (44.8%)

Legality of references at locations:
54 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
 10652     287382    133271 ( 46.4%)     250960    125969 ( 50.2%)  OA21X1_LVT
  5206     178887    112390 ( 62.8%)     170439    108104 ( 63.4%)  AOI222X1_LVT
  5265     144149     83770 ( 58.1%)     126089     75179 ( 59.6%)  FADDX1_LVT
 10178     255242     64939 ( 25.4%)     164379     59360 ( 36.1%)  NAND2X0_LVT
  8620     224434     58950 ( 26.3%)     144341     53289 ( 36.9%)  INVX0_LVT
   963      31971     14120 ( 44.2%)      26881     11921 ( 44.3%)  XNOR2X1_LVT
   780      19016     11458 ( 60.3%)      16950     11121 ( 65.6%)  MUX21X1_LVT
  1238      36204     12286 ( 33.9%)      28845     10165 ( 35.2%)  NBUFFX8_LVT
   960      26826     11495 ( 42.9%)      21793     10480 ( 48.1%)  NOR2X0_LVT
   794      24442      8557 ( 35.0%)      18560      7198 ( 38.8%)  NBUFFX4_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     7        198       120 ( 60.6%)        182       125 ( 68.7%)  OA222X1_LVT
     8        229       149 ( 65.1%)        229       143 ( 62.4%)  AOI221X1_LVT
  5206     178887    112390 ( 62.8%)     170439    108104 ( 63.4%)  AOI222X1_LVT
    56       2580      1599 ( 62.0%)       2396      1539 ( 64.2%)  MUX21X2_LVT
   780      19016     11458 ( 60.3%)      16950     11121 ( 65.6%)  MUX21X1_LVT
     2         40        26 ( 65.0%)         40        23 ( 57.5%)  OA221X2_LVT
     3        256       150 ( 58.6%)        224       141 ( 62.9%)  AO222X1_LVT
    66       3016      1740 ( 57.7%)       2632      1607 ( 61.1%)  FADDX2_LVT
  5265     144149     83770 ( 58.1%)     126089     75179 ( 59.6%)  FADDX1_LVT
   118       4185      2264 ( 54.1%)       3596      2126 ( 59.1%)  OA221X1_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       47315 (479859 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.839 um ( 0.50 row height)
rms weighted cell displacement:   0.839 um ( 0.50 row height)
max cell displacement:            4.603 um ( 2.75 row height)
avg cell displacement:            0.690 um ( 0.41 row height)
avg weighted cell displacement:   0.690 um ( 0.41 row height)
number of cells moved:            47315
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U0/ctmTdsLR_4_28234 (NAND2X0_LVT)
  Input location: (115.512,287.933)
  Legal location: (115.456,292.536)
  Displacement:   4.603 um ( 2.75 row height)
Cell: U9/ctmTdsLR_5_25231 (INVX0_LVT)
  Input location: (105.569,59.3771)
  Legal location: (104.512,63.472)
  Displacement:   4.229 um ( 2.53 row height)
Cell: U9/ctmTdsLR_3_40286 (NAND2X0_LVT)
  Input location: (147.268,222.428)
  Legal location: (149.504,218.968)
  Displacement:   4.120 um ( 2.46 row height)
Cell: U1/ctmTdsLR_5_42889 (NAND2X0_LVT)
  Input location: (320.565,232.266)
  Legal location: (322.936,229)
  Displacement:   4.036 um ( 2.41 row height)
Cell: U1/ctmTdsLR_3_30180 (NAND2X0_LVT)
  Input location: (381.553,304.928)
  Legal location: (381.608,300.896)
  Displacement:   4.032 um ( 2.41 row height)
Cell: U1/ctmTdsLR_1_36331 (OA21X1_LVT)
  Input location: (410.63,370.029)
  Legal location: (411.248,366.104)
  Displacement:   3.973 um ( 2.38 row height)
Cell: U6/ctmTdsLR_1_35453 (OA21X1_LVT)
  Input location: (414.237,163.289)
  Legal location: (414.44,167.136)
  Displacement:   3.852 um ( 2.30 row height)
Cell: U0/ctmTdsLR_2_36785 (INVX0_LVT)
  Input location: (75.314,342.271)
  Legal location: (74.72,346.04)
  Displacement:   3.815 um ( 2.28 row height)
Cell: U1/ctmTdsLR_3_32239 (NAND2X0_LVT)
  Input location: (320.178,304.702)
  Legal location: (320.2,300.896)
  Displacement:   3.806 um ( 2.28 row height)
Cell: U1/ctmTdsLR_1_27670 (OA21X1_LVT)
  Input location: (362.671,262.856)
  Legal location: (362.152,259.096)
  Displacement:   3.795 um ( 2.27 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0:26 
Moved 47315 out of 49518 cells, ratio = 0.955511
Total displacement = 41010.410156(um)
Max displacement = 5.696000(um), U9/ctmTdsLR_3_40286 (147.268005, 222.427994, 0) => (149.503998, 218.968002, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.24(um)
  0 ~  20% cells displacement <=      0.38(um)
  0 ~  30% cells displacement <=      0.51(um)
  0 ~  40% cells displacement <=      0.63(um)
  0 ~  50% cells displacement <=      0.75(um)
  0 ~  60% cells displacement <=      0.86(um)
  0 ~  70% cells displacement <=      1.02(um)
  0 ~  80% cells displacement <=      1.25(um)
  0 ~  90% cells displacement <=      1.67(um)
  0 ~ 100% cells displacement <=      5.70(um)
Information: The net parasitics of block MYTOP are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Information: Design MYTOP has 55087 nets, 0 global routed, 24 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'MYTOP'. (NEX-022)
Information: Design Average RC for design MYTOP  (NEX-011)
Information: r = 1.790737 ohm/um, via_r = 0.505929 ohm/cut, c = 0.083602 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.625776 ohm/cut, c = 0.096618 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 55085, routed nets = 24, across physical hierarchy nets = 0, parasitics cached nets = 55085, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1101 seconds to build cellmap data
Total 1.0117 seconds to load 49518 cell instances into cellmap
Moveable cells: 49495; Application fixed cells: 23; Macro cells: 0; User fixed cells: 0
0 out of 62638 data nets is detail routed, 24 out of 24 clock nets are detail routed and total 62662 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.6628, cell height 1.6720, cell area 2.7803 for total 49518 placed and application fixed cells
Clock-opt optimization Phase 21 Iter  1         0.09        0.09      0.00        88     137673.61  40360390656.00       49518              0.25      2212

Clock-opt optimization Phase 22 Iter  1         0.09        0.09      0.00        88     137673.61  40360390656.00       49518              0.25      2212

Information: Ending clock_opt / final_opto (FLW-8001)
Information: Time: 2024-09-09 12:12:40 / Session: 0.25 hr / Command: 0.09 hr / Memory: 2212 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (4468160 4463600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Clock-opt optimization complete                 0.09        0.09      0.00        88     137673.61  40360390656.00       49518              0.25      2212
Co-efficient Ratio Summary:
4.193421605204  6.578038173889  2.479639287326  7.744187640401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017939605874  7155.520596733986  3.442862024034  8.126451085274  4.208400323831  8.115857107969
9.225026083246  4.623950064138  2.370221226938  7.184029619314  2.429406669096  8.752789964661  3.180723294414  6.578793224787  6.358918112219  1.135105396096  7792.295157470014  8.456165394972  0.067939675020
6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717040238  7.977150003284  5.095897059611  1.512371470128  7.396892720513  5.512161527835  5356.312271572519  0.900617453577  8.247075060973
1.622717389438  5.364966981999  9.761759148734  7.087763210639  3.266767907806  3.326983131428  8.630187880581  7.928323007234  3.539122627003  7.326707545049  8748.829212817363  1.626269004405  4.413510606611
0.127471858965  5.457074665306  3.562487880882  0.782685725367  8.475913341826  3.540902792637  7.260982365283  4.062615253867  4.638167717795  9.918755102249  9077.435141462150  2.760314233761  1.984833210361
8.147231210715  8.167536577674  8.604182210795  8.456246975620  4.172738711939  2.116086733806  5.048868234594  7.245891240933  6.848439541942  9.711162602068  0030.094917020001  0.418412577453  4.593257521970
4.170951209159  0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288771734  3.371851136527  6.270882736178  9217.065907267726  3.778897659522  3.274652999466
5.626230909794  0.979555807261  3.699311313977  6.351007217096  2.525475159474  1.769006493222  0.937110170310  4.351358015196  6.626958304522  8.334298893832  3272.607493369183  1.709797209152  2.777024067821
0.408235191416  2.803561612866  9.380220195692  8.426031325858  4.450248025513  6.313593595213  5.354075634512  0.128041134775  1.812653147733  0.004122603135  6280.900021850816  4.498131805159  8.487644625482
9.368010550338  6.714941242254  2.123053166109  0.076272701123  3.081071784525  6.074711099858  5.147436404232  7.646769794349  3.242169387701  5.511992999972  7032.605314650754  6.863068051899  4.218067762781
3.033414183355  3.751556509437  9.098936029136  7.026425459020  2.092084649978  4.714951177467  4.577340473171  2.747214219815  9.207400444331  4.146374480413  9276.466901709910  1.999854712626  2.065982702827
9.245295623407  2.595477269363  0.086963367403  1.037847093641  5.157027411336  1.564766944246  9.766505239565  9.210874802189  6.473823894401  4.638327631610  8120.044993555657  8.041830090175  9.633138077774
4.187540404216  5.050000351245  9.565833782484  7.214754887289  4.454387461656  5.921217863901  7.937505874310  4.670800933986  3.439509851607  8.123962985274  8234.370188431811  5.617664229850  5.020934046462
3.950064131405  0.221226936646  4.029619312170  9.406669396875  2.789964661318  0.723294414657  8.793224787635  8.918112219113  5.103696096373  4.141092170014  2479.810349645006  4.453032380533  3.163617145884
2.299621223384  7.950775965775  3.967786222233  6.717040538797  7.150003284509  5.897059611151  2.371470128739  6.892720513551  2.169827835139  8.268116272519  4923.362408240824  4.599427233090  2.711230238536
4.966981992144  1.759148732636  7.763210637254  6.767907106332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240390717363  5649.914219005441  0.034763971940  7.475709765545

Clock-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0328     0.0894      3   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0328     0.0894   0.0894      3   0.0000     0.0000      0        0     0.0000       89 40360390656
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0328     0.0894   0.0894      3   0.0000     0.0000      0        0     0.0000       89 40360390656    137673.61      49518
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0328     0.0894   0.0894      3   0.0000     0.0000      0        0       89 40360390656    137673.61      49518

Clock-opt command complete                CPU:  2683 s (  0.75 hr )  ELAPSE:   907 s (  0.25 hr )  MEM-PEAK:  2212 MB
Clock-opt command statistics  CPU=1228 sec (0.34 hr) ELAPSED=258 sec (0.07 hr) MEM-PEAK=2.160 GB
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: Dynamic Scenario ASR Mode:  2
Global-route-opt command begin                   CPU:  2683 s (  0.75 hr )  ELAPSE:   907 s (  0.25 hr )  MEM-PEAK:  2212 MB

Global-route-opt timing update complete          CPU:  2683 s (  0.75 hr )  ELAPSE:   907 s (  0.25 hr )  MEM-PEAK:  2212 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 7 ****
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Global-route-opt initial QoR
____________________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0328     0.0894      3   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0328     0.0894   0.0894      3   0.0000     0.0000      0        0     0.0000       89 40360390656
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0328     0.0894   0.0894      3   0.0000     0.0000      0        0     0.0000       89 40360390656    137673.61      49518       2049       9372
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt initial QoR Summary    0.0328     0.0894   0.0894      3   0.0000     0.0000      0        0       89 40360390656    137673.61      49518
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
Global-route-opt initialization complete         CPU:  2737 s (  0.76 hr )  ELAPSE:   916 s (  0.25 hr )  MEM-PEAK:  2212 MB
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1017 seconds to build cellmap data
Total 1.0432 seconds to load 49518 cell instances into cellmap
Moveable cells: 49495; Application fixed cells: 23; Macro cells: 0; User fixed cells: 0
0 out of 55061 data nets is detail routed, 24 out of 24 clock nets are detail routed and total 55085 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.6628, cell height 1.6720, cell area 2.7803 for total 49518 placed and application fixed cells
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (4468160 4463600)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.9500
  Supply Net = VSS, voltages =  0.0000
Hold Voltages:
  Supply Net = VDD, voltages =  0.9500
  Supply Net = VSS, voltages =  0.0000
Unique Voltages in Design:  0.0000 0.9500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
{_snps_autoNdr_power}
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First route_opt did not mark run with CLO enabled/disabled property

Global-route-opt optimization Phase 1 Iter  1          0.13        0.13      0.00       617     137673.61  40360390656.00       49518              0.26      2212
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block MYTOP are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 6323 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 off                 
global.force_rerun_after_global_route_opt               :	 true                
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Warning: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[End of Read DB] Stage (MB): Used   69  Alloctr   70  Proc   16 
[End of Read DB] Total (MB): Used   76  Alloctr   78  Proc 6339 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,466.82,466.36)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   79  Alloctr   80  Proc 6339 
Net statistics:
Total number of nets     = 55087
Number of nets to route  = 55061
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-low = 1
26 nets are fully connected,
 of which 26 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   22  Alloctr   23  Proc    0 
[End of Build All Nets] Total (MB): Used  102  Alloctr  104  Proc 6339 
Average gCell capacity  2.90	 on layer (1)	 M1
Average gCell capacity  9.27	 on layer (2)	 M2
Average gCell capacity  5.23	 on layer (3)	 M3
Average gCell capacity  5.41	 on layer (4)	 M4
Average gCell capacity  2.64	 on layer (5)	 M5
Average gCell capacity  2.69	 on layer (6)	 M6
Average gCell capacity  1.11	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 11.00	 on layer (1)	 M1
Average number of tracks per gCell 11.01	 on layer (2)	 M2
Average number of tracks per gCell 5.50	 on layer (3)	 M3
Average number of tracks per gCell 5.51	 on layer (4)	 M4
Average number of tracks per gCell 2.75	 on layer (5)	 M5
Average number of tracks per gCell 2.76	 on layer (6)	 M6
Average number of tracks per gCell 1.38	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.70	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 MRDL
Number of gCells = 778410
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:01 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion map] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build Congestion map] Total (MB): Used  113  Alloctr  116  Proc 6339 
Net Count 55061, Total HPWL 861983 microns
HPWL   0 ~  100 microns: Net Count    53071	Total HPWL     510116 microns
HPWL 100 ~  200 microns: Net Count     1445	Total HPWL     212388 microns
HPWL 200 ~  300 microns: Net Count      455	Total HPWL     106628 microns
HPWL 300 ~  400 microns: Net Count       65	Total HPWL      21611 microns
HPWL 400 ~  500 microns: Net Count       23	Total HPWL      10122 microns
HPWL 500 ~  600 microns: Net Count        2	Total HPWL       1115 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   37  Alloctr   38  Proc    0 
[End of Build Data] Total (MB): Used  114  Alloctr  116  Proc 6339 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:04 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  290  Alloctr  292  Proc 6339 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:11 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[End of Initial Routing] Stage (MB): Used   33  Alloctr   34  Proc    0 
[End of Initial Routing] Total (MB): Used  324  Alloctr  327  Proc 6339 
Initial. Routing result:
Initial. Both Dirs: Overflow = 14867 Max = 6 GRCs = 24940 (16.02%)
Initial. H routing: Overflow = 12924 Max = 6 (GRCs =  3) GRCs = 22694 (29.15%)
Initial. V routing: Overflow =  1943 Max = 6 (GRCs =  2) GRCs =  2246 (2.89%)
Initial. M1         Overflow =  1048 Max = 2 (GRCs = 39) GRCs =  1305 (1.68%)
Initial. M2         Overflow =  1921 Max = 6 (GRCs =  2) GRCs =  2225 (2.86%)
Initial. M3         Overflow = 10038 Max = 6 (GRCs =  3) GRCs = 19676 (25.28%)
Initial. M4         Overflow =    22 Max = 2 (GRCs =  1) GRCs =    21 (0.03%)
Initial. M5         Overflow =  1838 Max = 3 (GRCs =  2) GRCs =  1713 (2.20%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 931742.93
Initial. Layer M1 wire length = 15289.82
Initial. Layer M2 wire length = 294891.15
Initial. Layer M3 wire length = 307542.98
Initial. Layer M4 wire length = 125454.80
Initial. Layer M5 wire length = 176486.50
Initial. Layer M6 wire length = 12077.69
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 363126
Initial. Via VIA12SQ_C count = 177285
Initial. Via VIA23SQ_C count = 145389
Initial. Via VIA34SQ_C count = 22331
Initial. Via VIA45SQ_C count = 17308
Initial. Via VIA56SQ_C count = 813
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Sep  9 12:13:13 2024
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
10% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:02
20% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:02
30% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:15 Elapsed real time: 0:00:04
70% of nets complete Elapsed cpu time: 0:00:18 Elapsed real time: 0:00:04
80% of nets complete Elapsed cpu time: 0:00:19 Elapsed real time: 0:00:05
90% of nets complete Elapsed cpu time: 0:00:19 Elapsed real time: 0:00:05
[rtOvlpParts] Elapsed real time: 0:00:06 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:22
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:06 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:22
[End of Phase1 Routing] Stage (MB): Used    4  Alloctr    8  Proc    0 
[End of Phase1 Routing] Total (MB): Used  328  Alloctr  336  Proc 6339 
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
phase1. Routing result:
phase1. Both Dirs: Overflow =  2679 Max = 6 GRCs = 10945 (7.03%)
phase1. H routing: Overflow =  1875 Max = 3 (GRCs =  6) GRCs =  9824 (12.62%)
phase1. V routing: Overflow =   804 Max = 6 (GRCs =  1) GRCs =  1121 (1.44%)
phase1. M1         Overflow =  1037 Max = 2 (GRCs = 40) GRCs =  1370 (1.76%)
phase1. M2         Overflow =   803 Max = 6 (GRCs =  1) GRCs =  1120 (1.44%)
phase1. M3         Overflow =   802 Max = 3 (GRCs =  6) GRCs =  8418 (10.81%)
phase1. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M5         Overflow =    36 Max = 1 (GRCs = 36) GRCs =    36 (0.05%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 998495.43
phase1. Layer M1 wire length = 28243.66
phase1. Layer M2 wire length = 311618.14
phase1. Layer M3 wire length = 283710.84
phase1. Layer M4 wire length = 169795.70
phase1. Layer M5 wire length = 179370.64
phase1. Layer M6 wire length = 25756.44
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 379630
phase1. Via VIA12SQ_C count = 182061
phase1. Via VIA23SQ_C count = 140806
phase1. Via VIA34SQ_C count = 31523
phase1. Via VIA45SQ_C count = 22560
phase1. Via VIA56SQ_C count = 2680
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Sep  9 12:13:19 2024
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
10% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:03
[rtOvlpParts] Elapsed real time: 0:00:05 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:05 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  328  Alloctr  337  Proc 6339 
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
phase2. Routing result:
phase2. Both Dirs: Overflow =  1406 Max = 4 GRCs =  1629 (1.05%)
phase2. H routing: Overflow =  1398 Max = 4 (GRCs =  5) GRCs =  1614 (2.07%)
phase2. V routing: Overflow =     8 Max = 1 (GRCs = 15) GRCs =    15 (0.02%)
phase2. M1         Overflow =   846 Max = 2 (GRCs = 15) GRCs =  1172 (1.51%)
phase2. M2         Overflow =     7 Max = 1 (GRCs = 14) GRCs =    14 (0.02%)
phase2. M3         Overflow =   551 Max = 4 (GRCs =  5) GRCs =   442 (0.57%)
phase2. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1011599.18
phase2. Layer M1 wire length = 29416.60
phase2. Layer M2 wire length = 312982.87
phase2. Layer M3 wire length = 280689.34
phase2. Layer M4 wire length = 178551.57
phase2. Layer M5 wire length = 180526.48
phase2. Layer M6 wire length = 29426.91
phase2. Layer M7 wire length = 5.40
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 382958
phase2. Via VIA12SQ_C count = 182657
phase2. Via VIA23SQ_C count = 139680
phase2. Via VIA34SQ_C count = 33917
phase2. Via VIA45SQ_C count = 23562
phase2. Via VIA56SQ_C count = 3136
phase2. Via VIA67SQ_C count = 6
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Mon Sep  9 12:13:25 2024
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
[rtOvlpParts] Elapsed real time: 0:00:01 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:01 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  328  Alloctr  337  Proc 6339 
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
phase3. Routing result:
phase3. Both Dirs: Overflow =   855 Max = 3 GRCs =  1175 (0.75%)
phase3. H routing: Overflow =   853 Max = 3 (GRCs =  1) GRCs =  1171 (1.50%)
phase3. V routing: Overflow =     2 Max = 1 (GRCs =  4) GRCs =     4 (0.01%)
phase3. M1         Overflow =   777 Max = 2 (GRCs = 14) GRCs =  1102 (1.42%)
phase3. M2         Overflow =     2 Max = 1 (GRCs =  4) GRCs =     4 (0.01%)
phase3. M3         Overflow =    76 Max = 3 (GRCs =  1) GRCs =    69 (0.09%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 1013071.14
phase3. Layer M1 wire length = 29375.57
phase3. Layer M2 wire length = 314896.67
phase3. Layer M3 wire length = 281306.15
phase3. Layer M4 wire length = 178145.85
phase3. Layer M5 wire length = 179875.59
phase3. Layer M6 wire length = 29465.91
phase3. Layer M7 wire length = 5.40
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 382924
phase3. Via VIA12SQ_C count = 182658
phase3. Via VIA23SQ_C count = 139800
phase3. Via VIA34SQ_C count = 33924
phase3. Via VIA45SQ_C count = 23429
phase3. Via VIA56SQ_C count = 3107
phase3. Via VIA67SQ_C count = 6
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
Total number of nets with coarse-to-detailed routing failures: 0
[End of Whole Chip Routing] Elapsed real time: 0:00:32 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:01:02 total=0:01:03
[End of Whole Chip Routing] Stage (MB): Used  252  Alloctr  259  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  328  Alloctr  337  Proc 6339 
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)

Congestion utilization per direction:
Average vertical track utilization   = 36.19 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 42.20 %
Peak    horizontal track utilization = 250.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -13  Alloctr  -12  Proc    0 
[GR: Done] Total (MB): Used  316  Alloctr  324  Proc 6339 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:34 
[GR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:01:08 total=0:01:09
[GR: Done] Stage (MB): Used  309  Alloctr  316  Proc   16 
[GR: Done] Total (MB): Used  316  Alloctr  324  Proc 6339 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:36 
[End of Global Routing] Elapsed cpu  time: sys=0:00:01 usr=0:01:10 total=0:01:11
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc   16 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 6339 
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Information: Design MYTOP has 55087 nets, 55061 global routed, 24 detail routed. (NEX-024)
NEX: gr/dr coup map average coverRate for layer#1: 0.258824
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'MYTOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 55085, routed nets = 55085, across physical hierarchy nets = 0, parasitics cached nets = 55085, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Global-route-opt route-global QoR
_________________________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: **internal_default**
8: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000      135 40360390656
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000      135 40360390656    137673.61      49518       2049       9372
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt route-global QoR Summary   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0      135 40360390656    137673.61      49518

Global-route-opt Global-routing complete         CPU:  2837 s (  0.79 hr )  ELAPSE:   960 s (  0.27 hr )  MEM-PEAK:  2212 MB

Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Warning: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario default (Mode default Corner default)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Average gCell capacity  2.90	 on layer (1)	 M1
Average gCell capacity  9.27	 on layer (2)	 M2
Average gCell capacity  5.23	 on layer (3)	 M3
Average gCell capacity  5.41	 on layer (4)	 M4
Average gCell capacity  2.64	 on layer (5)	 M5
Average gCell capacity  2.69	 on layer (6)	 M6
Average gCell capacity  1.11	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 11.00	 on layer (1)	 M1
Average number of tracks per gCell 11.01	 on layer (2)	 M2
Average number of tracks per gCell 5.50	 on layer (3)	 M3
Average number of tracks per gCell 5.51	 on layer (4)	 M4
Average number of tracks per gCell 2.75	 on layer (5)	 M5
Average number of tracks per gCell 2.76	 on layer (6)	 M6
Average number of tracks per gCell 1.38	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.70	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 MRDL
Number of gCells = 778410
Created 8 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 6: startup 
rtapi Thread-server 7: startup 
rtapi Thread-server 2: startup 
rtapi Thread-server 4: startup 
rtapi Thread-server 0: startup 
rtapi Thread-server 3: startup 
rtapi Thread-server 5: startup 
rtapi Thread-server 1: startup 
Mgr Thread-server 6: Ctor 
Mgr Thread-server 7: Ctor 
Mgr Thread-server 2: Ctor 
Mgr Thread-server 4: Ctor 
Mgr Thread-server 0: Ctor 
Mgr Thread-server 3: Ctor 
Mgr Thread-server 5: Ctor 
Mgr Thread-server 1: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
Core Area = 50 X 50 ()
GR Routing Service: loadPermBufBlockages 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)

INFO: GRE flow is enabled.


Global-route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00       940     137673.61  40360390656.00       49518              0.27      2212

Global-route-opt optimization Phase 5 Iter  1          0.00        0.00      0.00       940     137656.59  40351948800.00       49511              0.27      2212

Global-route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00       940     137520.38  40206753792.00       49510              0.27      2212
Global-route-opt optimization Phase 6 Iter  2          0.00        0.00      0.00       940     137520.38  40206753792.00       49510              0.27      2212
Global-route-opt optimization Phase 6 Iter  3          0.00        0.00      0.00       940     137520.38  40206753792.00       49510              0.27      2212
Global-route-opt optimization Phase 6 Iter  4          0.00        0.00      0.00       940     137520.38  40206753792.00       49510              0.27      2212

Global-route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00        70     138013.41  40490364928.00       49678              0.27      2212
Global-route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00        70     138013.41  40490364928.00       49678              0.27      2212
Global-route-opt optimization Phase 7 Iter  3          0.00        0.00      0.00        70     138013.41  40490364928.00       49678              0.27      2212
Global-route-opt optimization Phase 7 Iter  4          0.00        0.00      0.00        70     138013.41  40490364928.00       49678              0.27      2212
Global-route-opt optimization Phase 7 Iter  5          0.00        0.00      0.00        70     138013.41  40490364928.00       49678              0.27      2212
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt optimization Phase 7 Iter  6          0.00        0.00      0.00        70     138013.41  40490364928.00       49678              0.27      2212
Global-route-opt optimization Phase 7 Iter  7          0.00        0.00      0.00        70     138013.41  40490364928.00       49678              0.27      2212

Global-route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00        70     138013.41  40490364928.00       49678              0.27      2212
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
Core Area = 50 X 50 ()
Layer name: M1, Mask name: metal1, Layer number: 11
Layer name: M2, Mask name: metal2, Layer number: 13
Layer name: M3, Mask name: metal3, Layer number: 15
Layer name: M4, Mask name: metal4, Layer number: 17
Layer name: M5, Mask name: metal5, Layer number: 19
Layer name: M6, Mask name: metal6, Layer number: 21
Information: Design Average RC for design MYTOP  (NEX-011)
Information: r = 1.790737 ohm/um, via_r = 0.505929 ohm/cut, c = 0.083602 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.625776 ohm/cut, c = 0.096618 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Global-route-opt optimization Phase 8 Iter  2          0.00        0.00      0.00        70     138013.41  40490364928.00       49678              0.27      2212

Enable clock slack update
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 63861 total shapes.
Layer M2: cached 132 shapes out of 116003 total shapes.
Cached 21120 vias out of 429623 total vias.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Global-route-opt optimization Phase 9 Iter  1          0.00        0.00      0.00        70     138013.41  40490364928.00       49678              0.27      2212
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Global-route-opt optimization Phase 10 Iter  1         0.00        0.00      0.00        70     138013.41  40490364928.00       49678              0.27      2212
Global-route-opt optimization Phase 10 Iter  2         0.00        0.00      0.00        70     138013.41  40490364928.00       49678              0.27      2212
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
Core Area = 50 X 50 ()
Layer name: M1, Mask name: metal1, Layer number: 11
Layer name: M2, Mask name: metal2, Layer number: 13
Layer name: M3, Mask name: metal3, Layer number: 15
Layer name: M4, Mask name: metal4, Layer number: 17
Layer name: M5, Mask name: metal5, Layer number: 19
Layer name: M6, Mask name: metal6, Layer number: 21
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
Core Area = 50 X 50 ()
Layer name: M1, Mask name: metal1, Layer number: 11
Layer name: M2, Mask name: metal2, Layer number: 13
Layer name: M3, Mask name: metal3, Layer number: 15
Layer name: M4, Mask name: metal4, Layer number: 17
Layer name: M5, Mask name: metal5, Layer number: 19
Layer name: M6, Mask name: metal6, Layer number: 21
Global-route-opt optimization Phase 10 Iter  3         0.00        0.00      0.00        70     138013.41  40490364928.00       49678              0.27      2212

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Global-route-opt optimization Phase 11 Iter  1         0.00        0.00      0.00        70     138013.41  40490364928.00       49678              0.27      2212
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Global-route-opt optimization Phase 12 Iter  1         0.00        0.00      0.00        70     138013.41  40490364928.00       49678              0.28      2212
Global-route-opt optimization Phase 12 Iter  2         0.00        0.00      0.00        70     138013.41  40490364928.00       49678              0.28      2212

Global-route-opt optimization Phase 13 Iter  1         0.00        0.00      0.00        70     137973.00  40435372032.00       49678              0.28      2212

Corner Scaling is off, multiplier is 1.000000
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
Core Area = 50 X 50 ()
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
Core Area = 50 X 50 ()
Global-route-opt optimization Phase 14 Iter  1         0.00        0.00      0.00        70     137130.77  40001552384.00       49351              0.28      2212
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)

Global-route-opt optimization Phase 15 Iter  1         0.00        0.00      0.00        70     136725.66  39926763520.00       49090              0.30      2212


Global-route-opt optimization Phase 17 Iter  1         0.00        0.00      0.00        70     136690.08  39922081792.00       49064              0.30      2212
Global-route-opt optimization Phase 17 Iter  2         0.00        0.00      0.00        70     136690.08  39922081792.00       49064              0.30      2212



Global-route-opt route preserve complete         CPU:  3311 s (  0.92 hr )  ELAPSE:  1068 s (  0.30 hr )  MEM-PEAK:  2212 MB
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 69352 total shapes.
Layer M2: cached 132 shapes out of 118127 total shapes.
Cached 21120 vias out of 433539 total vias.

Legalizing Top Level Design MYTOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0974 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 65 ref cells (3 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      181977        49064        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (9 sec)
Legalization complete (14 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  49064
number of references:                65
number of site rows:                255
number of locations attempted:  1482212
number of locations failed:      630997  (42.6%)

Legality of references at locations:
61 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
 10639     183391     78691 ( 42.9%)     137847     64497 ( 46.8%)  OA21X1_LVT
  5206     104267     63700 ( 61.1%)      87359     51754 ( 59.2%)  AOI222X1_LVT
  5288      88230     50838 ( 57.6%)      64710     37363 ( 57.7%)  FADDX1_LVT
 10183     162885     37106 ( 22.8%)      99672     28347 ( 28.4%)  NAND2X0_LVT
  8434     137022     33957 ( 24.8%)      82879     26053 ( 31.4%)  INVX0_LVT
  2180      42660     26556 ( 62.3%)      34802     21733 ( 62.4%)  DFFARX1_LVT
   759      16505      9579 ( 58.0%)      12640      8184 ( 64.7%)  MUX21X1_LVT
   961      21084      8628 ( 40.9%)      15780      7255 ( 46.0%)  NOR2X0_LVT
   966      17094      7539 ( 44.1%)      12257      5407 ( 44.1%)  XNOR2X1_LVT
  1156      22183      7465 ( 33.7%)      14869      5220 ( 35.1%)  NBUFFX8_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         56        41 ( 73.2%)         56        40 ( 71.4%)  AO222X2_LVT
     1         16        11 ( 68.8%)         16        11 ( 68.8%)  OA221X2_LVT
     7        119        71 ( 59.7%)        111        74 ( 66.7%)  OA222X1_LVT
     1         16        10 ( 62.5%)          0         0 (  0.0%)  XOR2X2_LVT
  2180      42660     26556 ( 62.3%)      34802     21733 ( 62.4%)  DFFARX1_LVT
    77       2113      1270 ( 60.1%)       1937      1219 ( 62.9%)  MUX21X2_LVT
   759      16505      9579 ( 58.0%)      12640      8184 ( 64.7%)  MUX21X1_LVT
     2        192       112 ( 58.3%)        176       112 ( 63.6%)  AO222X1_LVT
  5206     104267     63700 ( 61.1%)      87359     51754 ( 59.2%)  AOI222X1_LVT
     1         24        13 ( 54.2%)         16        11 ( 68.8%)  AND2X2_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       49041 (537029 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.185 um ( 0.11 row height)
rms weighted cell displacement:   0.185 um ( 0.11 row height)
max cell displacement:            5.053 um ( 3.02 row height)
avg cell displacement:            0.027 um ( 0.02 row height)
avg weighted cell displacement:   0.027 um ( 0.02 row height)
number of cells moved:             1787
number of large displacements:        1
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U9/ctmTdsLR_3_20116 (INVX0_LVT)
  Input location: (104.512,20)
  Legal location: (103.904,25.016)
  Displacement:   5.053 um ( 3.02 row height)
Cell: U1/ctmTdsLR_5_27336 (NAND2X0_LVT)
  Input location: (408.968,436.328)
  Legal location: (410.488,439.672)
  Displacement:   3.673 um ( 2.20 row height)
Cell: U1/ctmTdsLR_3_37260 (NAND2X0_LVT)
  Input location: (381.304,402.888)
  Legal location: (380.088,406.232)
  Displacement:   3.558 um ( 2.13 row height)
Cell: U9/U2071 (NAND2X0_LVT)
  Input location: (92.352,23.344)
  Legal location: (91.44,26.688)
  Displacement:   3.466 um ( 2.07 row height)
Cell: U1/ctmTdsLR_2_19200 (OA21X1_LVT)
  Input location: (430.704,406.232)
  Legal location: (430.856,409.576)
  Displacement:   3.347 um ( 2.00 row height)
Cell: U9/U497 (INVX0_LVT)
  Input location: (191.76,93.568)
  Legal location: (191.76,96.912)
  Displacement:   3.344 um ( 2.00 row height)
Cell: gre_a_BUF_36_inst_43654 (NBUFFX4_LVT)
  Input location: (181.424,20)
  Legal location: (184.16,21.672)
  Displacement:   3.206 um ( 1.92 row height)
Cell: gre_mt_inst_43512 (NBUFFX4_LVT)
  Input location: (377.048,444.688)
  Legal location: (380.24,444.688)
  Displacement:   3.192 um ( 1.91 row height)
Cell: U6/ctmTdsLR_2_12069 (OA21X1_LVT)
  Input location: (417.024,45.08)
  Legal location: (420.216,45.08)
  Displacement:   3.192 um ( 1.91 row height)
Cell: U1/ctmTdsLR_2_26514 (NAND2X0_LVT)
  Input location: (378.872,444.688)
  Legal location: (381.76,444.688)
  Displacement:   2.888 um ( 1.73 row height)

Legalization succeeded.
Total Legalizer CPU: 17.692
Total Legalizer Wall Time: 17.197
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:  3328 s (  0.92 hr )  ELAPSE:  1085 s (  0.30 hr )  MEM-PEAK:  2212 MB
rtapi Thread-server 7: shutdown 
rtapi Thread-server 5: shutdown 
rtapi Thread-server 4: shutdown 
rtapi Thread-server 2: shutdown 
rtapi Thread-server 0: shutdown 
Mgr Thread-server 7: Dtor 
rtapi Thread-server 3: shutdown 
rtapi Thread-server 1: shutdown 
rtapi Thread-server 6: shutdown 
Mgr Thread-server 5: Dtor 
Mgr Thread-server 4: Dtor 
Mgr Thread-server 2: Dtor 
Mgr Thread-server 0: Dtor 
Mgr Thread-server 3: Dtor 
Mgr Thread-server 1: Dtor 
Mgr Thread-server 6: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =  3340 

No. doRoutes           =    19 
No. doUnroutes         =    19 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     9 
No. undoUnroutes       =     9 
No. commitRoutes       =    10 
No. commitUnroutes     =    10 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
rtapi Thread-server 1: Dtor 
rtapi Thread-server 2: Dtor 
rtapi Thread-server 3: Dtor 
rtapi Thread-server 4: Dtor 
rtapi Thread-server 5: Dtor 
rtapi Thread-server 6: Dtor 
rtapi Thread-server 7: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block MYTOP are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    9  Proc 6323 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.deterministic                                    :	 off                 
global.force_rerun_after_global_route_opt               :	 true                
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Warning: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Read DB] Stage (MB): Used  104  Alloctr  105  Proc   16 
[End of Read DB] Total (MB): Used  111  Alloctr  115  Proc 6339 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,466.82,466.36)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used  114  Alloctr  117  Proc 6339 
Net statistics:
Total number of nets     = 54633
Number of nets to route  = 54622
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-low = 1
52355 nets are fully connected,
 of which 11 are detail routed and 52329 are global routed.
10 nets have non-default rule _snps_autoNdr_power
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build All Nets] Stage (MB): Used   21  Alloctr   23  Proc    0 
[End of Build All Nets] Total (MB): Used  135  Alloctr  141  Proc 6339 
Average gCell capacity  2.94	 on layer (1)	 M1
Average gCell capacity  9.27	 on layer (2)	 M2
Average gCell capacity  5.23	 on layer (3)	 M3
Average gCell capacity  5.41	 on layer (4)	 M4
Average gCell capacity  2.64	 on layer (5)	 M5
Average gCell capacity  2.69	 on layer (6)	 M6
Average gCell capacity  1.11	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 11.00	 on layer (1)	 M1
Average number of tracks per gCell 11.01	 on layer (2)	 M2
Average number of tracks per gCell 5.50	 on layer (3)	 M3
Average number of tracks per gCell 5.51	 on layer (4)	 M4
Average number of tracks per gCell 2.75	 on layer (5)	 M5
Average number of tracks per gCell 2.76	 on layer (6)	 M6
Average number of tracks per gCell 1.38	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.70	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 MRDL
Number of gCells = 778410
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:01 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion map] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build Congestion map] Total (MB): Used  146  Alloctr  152  Proc 6339 
Net Count 54622, Total HPWL 886513 microns
HPWL   0 ~  100 microns: Net Count    52547	Total HPWL     510169 microns
HPWL 100 ~  200 microns: Net Count     1419	Total HPWL     207803 microns
HPWL 200 ~  300 microns: Net Count      541	Total HPWL     127111 microns
HPWL 300 ~  400 microns: Net Count       94	Total HPWL      32063 microns
HPWL 400 ~  500 microns: Net Count       18	Total HPWL       7727 microns
HPWL 500 ~  600 microns: Net Count        3	Total HPWL       1637 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   36  Alloctr   38  Proc    0 
[End of Build Data] Total (MB): Used  148  Alloctr  153  Proc 6339 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:02 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Blocked Pin Detection] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  324  Alloctr  329  Proc 6339 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:08 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  325  Alloctr  332  Proc 6339 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1421 Max = 6 GRCs =  1647 (1.06%)
Initial. H routing: Overflow =  1391 Max = 6 (GRCs =  2) GRCs =  1608 (2.07%)
Initial. V routing: Overflow =    29 Max = 3 (GRCs =  1) GRCs =    39 (0.05%)
Initial. M1         Overflow =   949 Max = 6 (GRCs =  2) GRCs =  1224 (1.57%)
Initial. M2         Overflow =    25 Max = 3 (GRCs =  1) GRCs =    36 (0.05%)
Initial. M3         Overflow =   442 Max = 4 (GRCs =  1) GRCs =   384 (0.49%)
Initial. M4         Overflow =     4 Max = 2 (GRCs =  1) GRCs =     3 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1014083.83
Initial. Layer M1 wire length = 28895.84
Initial. Layer M2 wire length = 314595.79
Initial. Layer M3 wire length = 283650.20
Initial. Layer M4 wire length = 178107.20
Initial. Layer M5 wire length = 179461.39
Initial. Layer M6 wire length = 29367.99
Initial. Layer M7 wire length = 5.40
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 383063
Initial. Via VIA12SQ_C count = 182207
Initial. Via VIA23SQ_C count = 140308
Initial. Via VIA34SQ_C count = 33982
Initial. Via VIA45SQ_C count = 23445
Initial. Via VIA56SQ_C count = 3115
Initial. Via VIA67SQ_C count = 6
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Sep  9 12:15:58 2024
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
[rtOvlpParts] Elapsed real time: 0:00:01 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Phase1 Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Phase1 Routing] Total (MB): Used  328  Alloctr  334  Proc 6339 
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
phase1. Routing result:
phase1. Both Dirs: Overflow =   706 Max = 2 GRCs =  1035 (0.66%)
phase1. H routing: Overflow =   702 Max = 2 (GRCs = 14) GRCs =  1027 (1.32%)
phase1. V routing: Overflow =     3 Max = 1 (GRCs =  8) GRCs =     8 (0.01%)
phase1. M1         Overflow =   659 Max = 2 (GRCs = 13) GRCs =   985 (1.27%)
phase1. M2         Overflow =     3 Max = 1 (GRCs =  8) GRCs =     8 (0.01%)
phase1. M3         Overflow =    43 Max = 2 (GRCs =  1) GRCs =    42 (0.05%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1014302.33
phase1. Layer M1 wire length = 28760.25
phase1. Layer M2 wire length = 315734.47
phase1. Layer M3 wire length = 284307.87
phase1. Layer M4 wire length = 177379.05
phase1. Layer M5 wire length = 178976.96
phase1. Layer M6 wire length = 29138.32
phase1. Layer M7 wire length = 5.40
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 382825
phase1. Via VIA12SQ_C count = 181989
phase1. Via VIA23SQ_C count = 140479
phase1. Via VIA34SQ_C count = 33887
phase1. Via VIA45SQ_C count = 23377
phase1. Via VIA56SQ_C count = 3087
phase1. Via VIA67SQ_C count = 6
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Sep  9 12:16:00 2024
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
[rtOvlpParts] Elapsed real time: 0:00:01 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:01 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  328  Alloctr  334  Proc 6339 
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
phase2. Routing result:
phase2. Both Dirs: Overflow =   688 Max = 2 GRCs =  1018 (0.65%)
phase2. H routing: Overflow =   685 Max = 2 (GRCs = 13) GRCs =  1011 (1.30%)
phase2. V routing: Overflow =     3 Max = 1 (GRCs =  7) GRCs =     7 (0.01%)
phase2. M1         Overflow =   649 Max = 2 (GRCs = 12) GRCs =   976 (1.25%)
phase2. M2         Overflow =     3 Max = 1 (GRCs =  7) GRCs =     7 (0.01%)
phase2. M3         Overflow =    36 Max = 2 (GRCs =  1) GRCs =    35 (0.04%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1014403.79
phase2. Layer M1 wire length = 28746.82
phase2. Layer M2 wire length = 315769.08
phase2. Layer M3 wire length = 284326.57
phase2. Layer M4 wire length = 177399.10
phase2. Layer M5 wire length = 178966.67
phase2. Layer M6 wire length = 29190.15
phase2. Layer M7 wire length = 5.40
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 382851
phase2. Via VIA12SQ_C count = 181984
phase2. Via VIA23SQ_C count = 140496
phase2. Via VIA34SQ_C count = 33897
phase2. Via VIA45SQ_C count = 23379
phase2. Via VIA56SQ_C count = 3089
phase2. Via VIA67SQ_C count = 6
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Mon Sep  9 12:16:01 2024
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
[rtOvlpParts] Elapsed real time: 0:00:01 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:01 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  328  Alloctr  334  Proc 6339 
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
phase3. Routing result:
phase3. Both Dirs: Overflow =   688 Max = 2 GRCs =  1018 (0.65%)
phase3. H routing: Overflow =   685 Max = 2 (GRCs = 13) GRCs =  1011 (1.30%)
phase3. V routing: Overflow =     3 Max = 1 (GRCs =  7) GRCs =     7 (0.01%)
phase3. M1         Overflow =   649 Max = 2 (GRCs = 12) GRCs =   976 (1.25%)
phase3. M2         Overflow =     3 Max = 1 (GRCs =  7) GRCs =     7 (0.01%)
phase3. M3         Overflow =    36 Max = 2 (GRCs =  1) GRCs =    35 (0.04%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 1014404.65
phase3. Layer M1 wire length = 28749.53
phase3. Layer M2 wire length = 315696.95
phase3. Layer M3 wire length = 284323.14
phase3. Layer M4 wire length = 177472.81
phase3. Layer M5 wire length = 178966.67
phase3. Layer M6 wire length = 29190.15
phase3. Layer M7 wire length = 5.40
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 382853
phase3. Via VIA12SQ_C count = 181984
phase3. Via VIA23SQ_C count = 140495
phase3. Via VIA34SQ_C count = 33900
phase3. Via VIA45SQ_C count = 23379
phase3. Via VIA56SQ_C count = 3089
phase3. Via VIA67SQ_C count = 6
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
Total number of nets with coarse-to-detailed routing failures: 0
[End of Whole Chip Routing] Elapsed real time: 0:00:17 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:25 total=0:00:25
[End of Whole Chip Routing] Stage (MB): Used  216  Alloctr  219  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  328  Alloctr  334  Proc 6339 
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)

Congestion utilization per direction:
Average vertical track utilization   = 36.19 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 42.21 %
Peak    horizontal track utilization = 200.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -12  Alloctr  -12  Proc    0 
[GR: Done] Total (MB): Used  315  Alloctr  322  Proc 6339 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:19 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:32 total=0:00:32
[GR: Done] Stage (MB): Used  308  Alloctr  312  Proc   16 
[GR: Done] Total (MB): Used  315  Alloctr  322  Proc 6339 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:24 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:37 total=0:00:37
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc   16 
[End of Global Routing] Total (MB): Used   36  Alloctr   39  Proc 6339 

Global-route-opt Incremental Global-routing complete  CPU:  3369 s (  0.94 hr )  ELAPSE:  1113 s (  0.31 hr )  MEM-PEAK:  2212 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Information: Design MYTOP has 54633 nets, 54614 global routed, 17 detail routed. (NEX-024)
NEX: gr/dr coup map average coverRate for layer#1: 0.254902
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'MYTOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 54631, routed nets = 54631, across physical hierarchy nets = 0, parasitics cached nets = 54631, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Rebuilding Cell-Density Map
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First route_opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1008 seconds to build cellmap data
Total 1.0207 seconds to load 49064 cell instances into cellmap
Moveable cells: 49041; Application fixed cells: 23; Macro cells: 0; User fixed cells: 0
0 out of 54683 data nets is detail routed, 24 out of 24 clock nets are detail routed and total 54707 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.6662, cell height 1.6720, cell area 2.7860 for total 49064 placed and application fixed cells
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (4468160 4463600)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.9500
  Supply Net = VSS, voltages =  0.0000
Hold Voltages:
  Supply Net = VDD, voltages =  0.9500
  Supply Net = VSS, voltages =  0.0000
Unique Voltages in Design:  0.0000 0.9500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Warning: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario default (Mode default Corner default)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Average gCell capacity  2.94	 on layer (1)	 M1
Average gCell capacity  9.27	 on layer (2)	 M2
Average gCell capacity  5.23	 on layer (3)	 M3
Average gCell capacity  5.41	 on layer (4)	 M4
Average gCell capacity  2.64	 on layer (5)	 M5
Average gCell capacity  2.69	 on layer (6)	 M6
Average gCell capacity  1.11	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 11.00	 on layer (1)	 M1
Average number of tracks per gCell 11.01	 on layer (2)	 M2
Average number of tracks per gCell 5.50	 on layer (3)	 M3
Average number of tracks per gCell 5.51	 on layer (4)	 M4
Average number of tracks per gCell 2.75	 on layer (5)	 M5
Average number of tracks per gCell 2.76	 on layer (6)	 M6
Average number of tracks per gCell 1.38	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.70	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 MRDL
Number of gCells = 778410
Created 8 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 7: startup 
rtapi Thread-server 4: startup 
rtapi Thread-server 2: startup 
Mgr Thread-server 7: Ctor 
rtapi Thread-server 5: startup 
rtapi Thread-server 0: startup 
rtapi Thread-server 3: startup 
rtapi Thread-server 6: startup 
rtapi Thread-server 1: startup 
Mgr Thread-server 4: Ctor 
Mgr Thread-server 2: Ctor 
Mgr Thread-server 5: Ctor 
Mgr Thread-server 0: Ctor 
Mgr Thread-server 3: Ctor 
Mgr Thread-server 6: Ctor 
Mgr Thread-server 1: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
maxCornerId = 0
corner=default, tran factor=1.0000 (0.1379 / 0.1379)
Core Area = 50 X 50 ()
GR Routing Service: loadPermBufBlockages 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)

INFO: GRE flow is enabled.


Global-route-opt optimization Phase 22 Iter  1         0.00        0.00      0.00       357     136690.08  39922081792.00       49064              0.32      2212
Global-route-opt optimization Phase 22 Iter  2         0.00        0.00      0.00       357     136690.08  39922081792.00       49064              0.32      2212
Global-route-opt optimization Phase 22 Iter  3         0.00        0.00      0.00       357     136690.08  39922081792.00       49064              0.32      2212

Global-route-opt optimization Phase 23 Iter  1         0.00        0.00      0.00       357     136690.08  39922081792.00       49064              0.32      2212
Global-route-opt optimization Phase 23 Iter  2         0.00        0.00      0.00       357     136690.08  39922081792.00       49064              0.32      2212
Global-route-opt optimization Phase 23 Iter  3         0.00        0.00      0.00       357     136690.08  39922081792.00       49064              0.32      2212
Global-route-opt optimization Phase 23 Iter  4         0.00        0.00      0.00       357     136690.08  39922081792.00       49064              0.32      2212
Global-route-opt optimization Phase 23 Iter  5         0.00        0.00      0.00       357     136690.08  39922081792.00       49064              0.32      2212

Global-route-opt optimization Phase 24 Iter  1         0.00        0.00      0.00       357     136690.08  39922081792.00       49064              0.32      2212
Global-route-opt optimization Phase 24 Iter  2         0.00        0.00      0.00       357     136690.08  39922081792.00       49064              0.32      2212
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt optimization Phase 24 Iter  3         0.00        0.00      0.00       357     136690.08  39922081792.00       49064              0.32      2212
Global-route-opt optimization Phase 24 Iter  4         0.00        0.00      0.00       357     136690.08  39922081792.00       49064              0.32      2212

Global-route-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         7     136738.11  39969873920.00       49077              0.32      2212
Global-route-opt optimization Phase 25 Iter  2         0.00        0.00      0.00         7     136738.11  39969873920.00       49077              0.32      2212


Global-route-opt optimization complete                 0.00        0.00      0.00         7     136738.11  39969873920.00       49077              0.32      2212

Global-route-opt route preserve complete         CPU:  3431 s (  0.95 hr )  ELAPSE:  1138 s (  0.32 hr )  MEM-PEAK:  2212 MB
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 58004 total shapes.
Layer M2: cached 132 shapes out of 115536 total shapes.
Cached 21120 vias out of 428715 total vias.

Legalizing Top Level Design MYTOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0947 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 63 ref cells (3 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      181977        49077        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (7 sec)
Legalization complete (13 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  49077
number of references:                63
number of site rows:                255
number of locations attempted:  1339270
number of locations failed:      565194  (42.2%)

Legality of references at locations:
59 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
 10634     172407     73323 ( 42.5%)     127471     58927 ( 46.2%)  OA21X1_LVT
  5206      98307     59918 ( 60.9%)      81018     47695 ( 58.9%)  AOI222X1_LVT
  5270      82359     47444 ( 57.6%)      58487     33682 ( 57.6%)  FADDX1_LVT
 10183     150326     33544 ( 22.3%)      90457     24461 ( 27.0%)  NAND2X0_LVT
  8431     124079     30561 ( 24.6%)      74264     22426 ( 30.2%)  INVX0_LVT
  2180      40372     25095 ( 62.2%)      32342     20151 ( 62.3%)  DFFARX1_LVT
   757      14794      8482 ( 57.3%)      11049      7077 ( 64.1%)  MUX21X1_LVT
   966      15182      6686 ( 44.0%)      10593      4642 ( 43.8%)  XNOR2X1_LVT
   961      15844      6268 ( 39.6%)      11260      4923 ( 43.7%)  NOR2X0_LVT
  1161      19066      6360 ( 33.4%)      11713      4112 ( 35.1%)  NBUFFX8_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        11 ( 68.8%)         16        11 ( 68.8%)  OA221X2_LVT
     1        168       104 ( 61.9%)        152       105 ( 69.1%)  AO222X2_LVT
     7        119        71 ( 59.7%)        111        74 ( 66.7%)  OA222X1_LVT
     1         16        10 ( 62.5%)          0         0 (  0.0%)  XOR2X2_LVT
     2         64        40 ( 62.5%)         64        40 ( 62.5%)  AO222X1_LVT
  2180      40372     25095 ( 62.2%)      32342     20151 ( 62.3%)  DFFARX1_LVT
    79       1673       991 ( 59.2%)       1425       902 ( 63.3%)  MUX21X2_LVT
   757      14794      8482 ( 57.3%)      11049      7077 ( 64.1%)  MUX21X1_LVT
  5206      98307     59918 ( 60.9%)      81018     47695 ( 58.9%)  AOI222X1_LVT
     1         24        13 ( 54.2%)         16        11 ( 68.8%)  AND2X2_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       49054 (537218 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.077 um ( 0.05 row height)
rms weighted cell displacement:   0.077 um ( 0.05 row height)
max cell displacement:            2.888 um ( 1.73 row height)
avg cell displacement:            0.003 um ( 0.00 row height)
avg weighted cell displacement:   0.003 um ( 0.00 row height)
number of cells moved:              116
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U1/U7443 (FADDX1_LVT)
  Input location: (294.664,444.688)
  Legal location: (291.776,444.688)
  Displacement:   2.888 um ( 1.73 row height)
Cell: U1/U7246 (FADDX1_LVT)
  Input location: (300.44,444.688)
  Legal location: (297.552,444.688)
  Displacement:   2.888 um ( 1.73 row height)
Cell: U1/U7444 (FADDX1_LVT)
  Input location: (297.552,444.688)
  Legal location: (294.664,444.688)
  Displacement:   2.888 um ( 1.73 row height)
Cell: U1/U7286 (FADDX1_LVT)
  Input location: (306.216,444.688)
  Legal location: (303.328,444.688)
  Displacement:   2.888 um ( 1.73 row height)
Cell: U1/U7445 (FADDX1_LVT)
  Input location: (303.328,444.688)
  Legal location: (300.44,444.688)
  Displacement:   2.888 um ( 1.73 row height)
Cell: U1/U7447 (FADDX1_LVT)
  Input location: (314.88,444.688)
  Legal location: (312.144,444.688)
  Displacement:   2.736 um ( 1.64 row height)
Cell: U1/U7446 (FADDX1_LVT)
  Input location: (309.104,444.688)
  Legal location: (306.368,444.688)
  Displacement:   2.736 um ( 1.64 row height)
Cell: U1/U7330 (FADDX1_LVT)
  Input location: (311.992,444.688)
  Legal location: (309.256,444.688)
  Displacement:   2.736 um ( 1.64 row height)
Cell: U1/U6903 (AOI222X1_LVT)
  Input location: (284.024,404.56)
  Legal location: (281.44,404.56)
  Displacement:   2.584 um ( 1.55 row height)
Cell: U0/U1007 (AOI222X1_LVT)
  Input location: (138.104,252.408)
  Legal location: (135.52,252.408)
  Displacement:   2.584 um ( 1.55 row height)

Legalization succeeded.
Total Legalizer CPU: 16.002
Total Legalizer Wall Time: 15.499
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:  3447 s (  0.96 hr )  ELAPSE:  1153 s (  0.32 hr )  MEM-PEAK:  2212 MB
rtapi Thread-server 2: shutdown 
rtapi Thread-server 6: shutdown 
rtapi Thread-server 0: shutdown 
rtapi Thread-server 1: shutdown 
rtapi Thread-server 3: shutdown 
rtapi Thread-server 5: shutdown 
rtapi Thread-server 7: shutdown 
rtapi Thread-server 4: shutdown 
Mgr Thread-server 2: Dtor 
Mgr Thread-server 6: Dtor 
Mgr Thread-server 0: Dtor 
Mgr Thread-server 1: Dtor 
Mgr Thread-server 3: Dtor 
Mgr Thread-server 5: Dtor 
Mgr Thread-server 7: Dtor 
Mgr Thread-server 4: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =    59 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
rtapi Thread-server 1: Dtor 
rtapi Thread-server 2: Dtor 
rtapi Thread-server 3: Dtor 
rtapi Thread-server 4: Dtor 
rtapi Thread-server 5: Dtor 
rtapi Thread-server 6: Dtor 
rtapi Thread-server 7: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block MYTOP are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 5811 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.deterministic                                    :	 off                 
global.force_rerun_after_global_route_opt               :	 true                
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Warning: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Read DB] Stage (MB): Used  103  Alloctr  104  Proc   16 
[End of Read DB] Total (MB): Used  110  Alloctr  112  Proc 5827 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,466.82,466.36)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used  113  Alloctr  115  Proc 5827 
Net statistics:
Total number of nets     = 54646
Number of nets to route  = 54635
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-low = 1
54500 nets are fully connected,
 of which 11 are detail routed and 54474 are global routed.
10 nets have non-default rule _snps_autoNdr_power
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   22  Alloctr   23  Proc    0 
[End of Build All Nets] Total (MB): Used  135  Alloctr  138  Proc 5827 
Average gCell capacity  2.93	 on layer (1)	 M1
Average gCell capacity  9.27	 on layer (2)	 M2
Average gCell capacity  5.23	 on layer (3)	 M3
Average gCell capacity  5.41	 on layer (4)	 M4
Average gCell capacity  2.64	 on layer (5)	 M5
Average gCell capacity  2.69	 on layer (6)	 M6
Average gCell capacity  1.11	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 11.00	 on layer (1)	 M1
Average number of tracks per gCell 11.01	 on layer (2)	 M2
Average number of tracks per gCell 5.50	 on layer (3)	 M3
Average number of tracks per gCell 5.51	 on layer (4)	 M4
Average number of tracks per gCell 2.75	 on layer (5)	 M5
Average number of tracks per gCell 2.76	 on layer (6)	 M6
Average number of tracks per gCell 1.38	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.70	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 MRDL
Number of gCells = 778410
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:01 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion map] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build Congestion map] Total (MB): Used  147  Alloctr  149  Proc 5827 
Net Count 54635, Total HPWL 886792 microns
HPWL   0 ~  100 microns: Net Count    52562	Total HPWL     511013 microns
HPWL 100 ~  200 microns: Net Count     1417	Total HPWL     207429 microns
HPWL 200 ~  300 microns: Net Count      542	Total HPWL     127320 microns
HPWL 300 ~  400 microns: Net Count       93	Total HPWL      31664 microns
HPWL 400 ~  500 microns: Net Count       18	Total HPWL       7726 microns
HPWL 500 ~  600 microns: Net Count        3	Total HPWL       1637 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   38  Alloctr   39  Proc    0 
[End of Build Data] Total (MB): Used  148  Alloctr  151  Proc 5827 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  324  Alloctr  327  Proc 5827 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  325  Alloctr  328  Proc 5827 
Initial. Routing result:
Initial. Both Dirs: Overflow =   754 Max = 3 GRCs =  1073 (0.69%)
Initial. H routing: Overflow =   750 Max = 3 (GRCs =  2) GRCs =  1064 (1.37%)
Initial. V routing: Overflow =     4 Max = 1 (GRCs =  9) GRCs =     9 (0.01%)
Initial. M1         Overflow =   666 Max = 2 (GRCs = 19) GRCs =   989 (1.27%)
Initial. M2         Overflow =     4 Max = 1 (GRCs =  9) GRCs =     9 (0.01%)
Initial. M3         Overflow =    81 Max = 3 (GRCs =  2) GRCs =    72 (0.09%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1014514.97
Initial. Layer M1 wire length = 28709.78
Initial. Layer M2 wire length = 315713.49
Initial. Layer M3 wire length = 284527.46
Initial. Layer M4 wire length = 177464.71
Initial. Layer M5 wire length = 178938.31
Initial. Layer M6 wire length = 29155.82
Initial. Layer M7 wire length = 5.40
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 382931
Initial. Via VIA12SQ_C count = 181987
Initial. Via VIA23SQ_C count = 140576
Initial. Via VIA34SQ_C count = 33893
Initial. Via VIA45SQ_C count = 23380
Initial. Via VIA56SQ_C count = 3089
Initial. Via VIA67SQ_C count = 6
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Sep  9 12:16:56 2024
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
[rtOvlpParts] Elapsed real time: 0:00:01 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Phase1 Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Phase1 Routing] Total (MB): Used  326  Alloctr  330  Proc 5827 
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
phase1. Routing result:
phase1. Both Dirs: Overflow =   680 Max = 2 GRCs =  1011 (0.65%)
phase1. H routing: Overflow =   677 Max = 2 (GRCs = 13) GRCs =  1004 (1.29%)
phase1. V routing: Overflow =     3 Max = 1 (GRCs =  7) GRCs =     7 (0.01%)
phase1. M1         Overflow =   639 Max = 2 (GRCs = 12) GRCs =   967 (1.24%)
phase1. M2         Overflow =     3 Max = 1 (GRCs =  7) GRCs =     7 (0.01%)
phase1. M3         Overflow =    38 Max = 2 (GRCs =  1) GRCs =    37 (0.05%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1014587.27
phase1. Layer M1 wire length = 28673.08
phase1. Layer M2 wire length = 315843.21
phase1. Layer M3 wire length = 284545.99
phase1. Layer M4 wire length = 177441.58
phase1. Layer M5 wire length = 178947.81
phase1. Layer M6 wire length = 29130.20
phase1. Layer M7 wire length = 5.40
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 382888
phase1. Via VIA12SQ_C count = 181958
phase1. Via VIA23SQ_C count = 140577
phase1. Via VIA34SQ_C count = 33888
phase1. Via VIA45SQ_C count = 23374
phase1. Via VIA56SQ_C count = 3085
phase1. Via VIA67SQ_C count = 6
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Sep  9 12:16:57 2024
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
[rtOvlpParts] Elapsed real time: 0:00:01 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:01 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  326  Alloctr  330  Proc 5827 
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
phase2. Routing result:
phase2. Both Dirs: Overflow =   678 Max = 2 GRCs =  1009 (0.65%)
phase2. H routing: Overflow =   675 Max = 2 (GRCs = 13) GRCs =  1002 (1.29%)
phase2. V routing: Overflow =     3 Max = 1 (GRCs =  7) GRCs =     7 (0.01%)
phase2. M1         Overflow =   639 Max = 2 (GRCs = 12) GRCs =   967 (1.24%)
phase2. M2         Overflow =     3 Max = 1 (GRCs =  7) GRCs =     7 (0.01%)
phase2. M3         Overflow =    36 Max = 2 (GRCs =  1) GRCs =    35 (0.04%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1014596.02
phase2. Layer M1 wire length = 28672.47
phase2. Layer M2 wire length = 315855.30
phase2. Layer M3 wire length = 284548.61
phase2. Layer M4 wire length = 177436.23
phase2. Layer M5 wire length = 178947.81
phase2. Layer M6 wire length = 29130.20
phase2. Layer M7 wire length = 5.40
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 382883
phase2. Via VIA12SQ_C count = 181956
phase2. Via VIA23SQ_C count = 140575
phase2. Via VIA34SQ_C count = 33887
phase2. Via VIA45SQ_C count = 23374
phase2. Via VIA56SQ_C count = 3085
phase2. Via VIA67SQ_C count = 6
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Mon Sep  9 12:16:58 2024
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
[rtOvlpParts] Elapsed real time: 0:00:01 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:01 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  326  Alloctr  330  Proc 5827 
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
phase3. Routing result:
phase3. Both Dirs: Overflow =   678 Max = 2 GRCs =  1009 (0.65%)
phase3. H routing: Overflow =   675 Max = 2 (GRCs = 13) GRCs =  1002 (1.29%)
phase3. V routing: Overflow =     3 Max = 1 (GRCs =  7) GRCs =     7 (0.01%)
phase3. M1         Overflow =   639 Max = 2 (GRCs = 12) GRCs =   967 (1.24%)
phase3. M2         Overflow =     3 Max = 1 (GRCs =  7) GRCs =     7 (0.01%)
phase3. M3         Overflow =    36 Max = 2 (GRCs =  1) GRCs =    35 (0.04%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 1014598.87
phase3. Layer M1 wire length = 28674.41
phase3. Layer M2 wire length = 315785.96
phase3. Layer M3 wire length = 284545.28
phase3. Layer M4 wire length = 177509.80
phase3. Layer M5 wire length = 178947.81
phase3. Layer M6 wire length = 29130.20
phase3. Layer M7 wire length = 5.40
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 382888
phase3. Via VIA12SQ_C count = 181957
phase3. Via VIA23SQ_C count = 140576
phase3. Via VIA34SQ_C count = 33890
phase3. Via VIA45SQ_C count = 23374
phase3. Via VIA56SQ_C count = 3085
phase3. Via VIA67SQ_C count = 6
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
Total number of nets with coarse-to-detailed routing failures: 0
[End of Whole Chip Routing] Elapsed real time: 0:00:08 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[End of Whole Chip Routing] Stage (MB): Used  216  Alloctr  217  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  326  Alloctr  330  Proc 5827 
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)

Congestion utilization per direction:
Average vertical track utilization   = 36.19 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 42.23 %
Peak    horizontal track utilization = 200.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -11  Alloctr  -11  Proc    0 
[GR: Done] Total (MB): Used  315  Alloctr  318  Proc 5827 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:10 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:23
[GR: Done] Stage (MB): Used  308  Alloctr  310  Proc   16 
[GR: Done] Total (MB): Used  315  Alloctr  318  Proc 5827 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:14 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:27 total=0:00:28
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc   16 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 5827 

Global-route-opt Incremental Global-routing complete  CPU:  3476 s (  0.97 hr )  ELAPSE:  1170 s (  0.33 hr )  MEM-PEAK:  2212 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First route_opt did not mark run with CLO enabled/disabled property
Co-efficient Ratio Summary:
4.193421608323  6.578038171668  2.479639285105  7.744187840401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017935405874  7130.609865533986  3.442266111535  8.127815885274
4.208341126009  8.115604905897  9.225026081174  4.623950364138  2.370221226938  7.184029619314  2.429406669096  8.752789964661  3.180723294414  6.578791124787  0384.947177819113  5.116353356201  4.145945070014  8.443085284045  0.064377575020
6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717040238  7.977150003284  5.095897059611  1.512371470128  7.396892720513  5.512172327835  5324.297173972519  0.900090703578  8.248437560973  1.622911289438  5.364893181999
9.761759148734  7.087763210639  3.266767907806  3.326983131428  8.630187880581  7.928323007234  3.539122627003  7.326705045049  4.780240392817  3.631626485254  8080.449086606611  0.130138118893  5.451925465306  3.562681780882  0.782512925367
8.475913341826  3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618150731210  1184.196591177674  8.617849570623  8.450197775620  4.172932611939  2.116913933806
5.048868234594  7.245890240933  6.848439499448  9.711154902068  6.014924445220  0.010405169190  9.534590768921  9.704170951209  1.590006744354  6.609243342681  8294.199368346071  9.339287031719  6.373307835048  7.070749316827  1.601115071734
3.371851099395  6.270837336178  5.277268389467  7.263765211699  6.953270745299  4.665626230909  7.940979555807  2.613699311313  9.776351007217  0.962539475159  8761.334375693222  0.940862107810  4.355209115196  6.626152367308  8.334170693832
9.243502161962  1.831796134981  2.252773124024  8.210408435191  4.162803561612  8.669380220195  6.928426031325  8.584450248025  5.136313593595  2.135355175634  9169.154433034775  1.825454340147  0.008034403135  3.318558624650  8.164312777371
8.848483731125  4.829368010550  3.386714941242  2.542123053166  1.090076272701  1.233081071784  5.256074711099  8.585147436404  2.327646769794  3.493242169387  1054.547381699972  3.018883366875  7.540717101791  9.614434016962  7.813960614183
3.553751556509  4.379098936029  1.367026425459  0.202092084649  9.784714951177  4.674577340473  1.712747214219  8.159207400444  3.314146371380  4.135249843613  7038.137378997452  7.995862371527  8.273102095623  4.072715377269  3.630913163367
4.031037847093  6.415157027411  3.361564766944  2.469766505239  5.659210874802  1.896473823894  4.014638324531  6.104193421605  1.556578038173  7.302479639287  6716.770579340401  0.498851340978  3.173422633784  5.567434654587  2.894381587461
6.565921217863  9.017937505874  3.104670800933  9.863439509851  6.078123964085  2.744208341123  8.318115604907  9.699225026083  2.464623950064  1.382370221226  3326.110411419314  2.432207909611  8.756646764661  3.180943194414  6.578620424787
6.358918111012  1.135103609553  3.734141007737  0.148443081384  0.450064440375  0.206053169766  3.458842299621  2.201167950775  9.678473967786  2.243057817040  6326.903542803284  5.008698399236  1.516238270128  7.396012620513  5.512096027835
1.398268117567  5.190997345995  6.408244598212  9.731622917389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.288632787880  9850.455526207234  3.542819927003  7.320662845049  4.780460292817  3.631540185254
4.054410021006  6.110127471858  9.655457074665  3.063562487880  8.820782685725  3.678475913341  8.263540902792  6.377260982365  2.834062614253  8.674631367665  6919.063975802249  5.064078645125  1.506682161856  2.611069544610  3.618074431210
7.158167536577  6.748604182210  7.958456246975  6.204172738711  9.392116086733  8.065048868234  5.947245890240  9.336848439499  4.489711154902  0.686017324445  5192.686757169190  9.547162223546  9.708079951209  1.590189644354  6.609145242681
4.269005588346  0.719326522482  4.446379456735  0.487070545116  8.271601288871  7.343371851099  3.956270837336  1.785277268389  4.677263765211  6.996956670745  5886.863795430909  7.953538552619  2.617595711313  9.776434807217  0.962437375159
4.741769006493  2.220937110170  3.104351358115  1.966626958267  3.088334243493  8.329243502162  1.691831796121  4.242252773111  5.678210408235  1.914162803561  9010.867459420195  6.931085038137  8.588356648025  5.136496393595  2.135266975634
5.120128041234  7.751812653000  5.220004177603  1.353318338724  6.508164485577  3.718848483731  1.254829368010  5.503386714941  2.422542123053  1.661093476272  0903.431150271784  5.269633718801  8.589043836404  2.327729569794  3.493154069387
7.015511999899  9.723005082026  2.507546850301  7.919614214116  9.627813033414  1.833553751556  5.094379098936  0.291367026425  4.590202092084  6.499787114951  4666.872646540473  1.725306211021  8.153103800444  3.314229171380  4.135151743613
3.099101986197  4.527982061031  9.028279245295  6.234072595477  2.693630086963  3.674031037847  0.936415157027  4.113361564766  9.442469766505  2.395652610874  1913.094542023894  4.027297321343  6.108099821605  1.556651838173  7.302381539287
2.777744187540  4.010485050000  3.533179565833  7.845567214754  5.872894454387  4.616565921217  8.639017937505  8.743104770800  9.339863439571  8.516073223964  3744.942377541123  8.321774601719  9.693121426083  2.464706750064  1.382282121226
9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.963734241094  2.700148443853  3.840455164440  6642.404122369766  3.461401296433  2.205063350775  9.678556767786  2.243968617040
2.387977150003  2.845095897059  6.111512371470  1.287396892720  5.135512169827  8.351398268118  3.725190997333  4.436408244586  7.609731622717  3.894385364966  2701.197830959148  7.350646760022  6.397162167907  8.063409783131  4.288542087880
5.817928323007  2.343539122627  0.037326705045  0.494780240392  8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  0145.876544113341  8.276109909504  6.371166382365  2.834145414253  8.674540067665
2.919918747402  2.495051365679  6.621502757061  8.562611981344  6.103618147231  2.107158167536  5.776748604182  2.107958456246  9.756204172738  7.119392316086  0224.942330868234  5.950818600177  9.330745139499  4.489896254902  0.686926824445
2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.460719326522  4.824446379456  7.350487070545  1.168271801288  1603.220663851099  3.969843647263  1.789174968389  4.677348865211  6.996865170745
2.994665626230  9.097940979555  8.072613699311  3.139776351007  2.170962525475  1.594741769006  4.932220937110  1.703104351358  1.151966626958  2.673088534243  7824.206535502162  1.604404506058  4.246159473111  5.678395508235  1.914074703561
6.128669380220  1.956928426031  3.258584450248  0.255136313593  5.952135354075  6.345120128041  2.347751812653  0.005220004177  6.031353318338  7.246508364485  8669.695130483731  1.267492178947  5.507283414941  2.422627223053  1.661902976272
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/place_opt.design'. (TIM-125)
Information: Design MYTOP has 54646 nets, 54626 global routed, 18 detail routed. (NEX-024)
NEX: gr/dr coup map average coverRate for layer#1: 0.254902
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'MYTOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 54644, routed nets = 54644, across physical hierarchy nets = 0, parasitics cached nets = 54644, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Global-route-opt final QoR
__________________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0010     0.0010      1   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0010     0.0010   0.0010      1   0.0000     0.0000      0        0     0.0000        1 39969873920
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0010     0.0010   0.0010      1   0.0000     0.0000      0        0     0.0000        1 39969873920    136738.11      49077       1851       9129
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt final QoR Summary      0.0010     0.0010   0.0010      1   0.0000     0.0000      0        0        1 39969873920    136738.11      49077

Global-route-opt command complete                CPU:  3503 s (  0.97 hr )  ELAPSE:  1174 s (  0.33 hr )  MEM-PEAK:  2212 MB
Global-route-opt command statistics  CPU=820 sec (0.23 hr) ELAPSED=267 sec (0.07 hr) MEM-PEAK=2.160 GB
1
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt -to final_opto' (FLW-8001)
Information: Time: 2024-09-09 12:17:09 / Session: 0.33 hr / Command: 0.17 hr / Memory: 2212 MB (FLW-8100)
1
redirect -tee -file ../reports/icc2/clock_qor_post_cts.rpt {report_clock_qor}
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type summary
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:17:09 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

==============================================
==== Summary Reporting for Corner default ====
==============================================

================================================= Summary Table for Corner default =================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: default, Scenario: default
clk                                     M,D      2180      5       23  207.38152 207.38152  0.14164   0.09125         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                       2180      5       23  207.38152 207.38152  0.14164   0.09125         0         0


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
1
redirect -tee -file ../reports/icc2/qor_post_cts.rpt {report_qor}
****************************************
Report : qor
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:17:10 2024
****************************************
Information: Timer using 'CRPR'. (TIM-050)


Scenario           'default'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:           0.62664
Critical Path Slack:            4.30899
Critical Path Clk Period:       5.00000
Total Negative Slack:           0.00000
No. of Violating Paths:               0
----------------------------------------

Scenario           'default'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:           0.21473
Critical Path Slack:            4.57114
Critical Path Clk Period:       5.00000
Total Negative Slack:           0.00000
No. of Violating Paths:               0
----------------------------------------

Scenario           'default'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                     82
Critical Path Length:           5.02327
Critical Path Slack:           -0.00100
Critical Path Clk Period:       5.00000
Total Negative Slack:          -0.00100
No. of Violating Paths:               1
Worst Hold Violation:           0.00000
Total Hold Violation:           0.00000
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              4
Hierarchical Port Count:           1422
Leaf Cell Count:                  49077
Buf/Inv Cell Count:               10980
Buf Cell Count:                    1851
Inv Cell Count:                    9129
CT Buf/Inv Cell Count:                0
Combinational Cell Count:         46897
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:             2180
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       2180
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:          121225.16314
Noncombinational Area:       15512.94976
Buf/Inv Area:                18854.43507
Total Buffer Area:           6247.11366
Total Inverter Area:         12607.32141
Macro/Black Box Area:           0.00000
Net Area:                             0
Net XLength:                 602188.28850
Net YLength:                 579222.19800
----------------------------------------
Cell Area (netlist):                        136738.11290
Cell Area (netlist and physical only):      136738.11300
Net Length:                  1181410.48650


Design Rules
----------------------------------------
Total Number of Nets:             54722
Nets with Violations:                 1
Max Trans Violations:                 0
Max Cap Violations:                   1
----------------------------------------

1
redirect -tee -file ../reports/icc2/qor_summary_post_cts.rpt {report_qor -summary}
****************************************
Report : qor
        -summary
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:17:10 2024
****************************************
Information: Timer using 'CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
Design             (Setup)         -0.00100       -0.00100              1

Design             (Hold)           0.07951        0.00000              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                        136738.11290
Cell Area (netlist and physical only):      136738.11300
Nets with DRC Violations:        1
1
redirect -tee -file ../reports/icc2/timing_setup_post_cts.rpt {report_timing -delay_type max}
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:17:10 2024
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: U7_tmp_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U9/p1_reg_127_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                             Incr         Path  
  ------------------------------------------------------------------------------
  clock clk (rise edge)                            0.00000      0.00000
  clock network delay (propagated)                 0.07729      0.07729

  U7_tmp_reg_2_/CLK (DFFARX1_LVT)                  0.00000      0.07729 r
  U7_tmp_reg_2_/Q (DFFARX1_LVT)                    0.12869      0.20597 f
  HFSBUF_2279_2588/Y (NBUFFX8_LVT)                 0.06590      0.27187 f
  HFSBUF_1100_2585/Y (NBUFFX8_LVT)                 0.07730      0.34918 f
  U9/ctmTdsLR_3_22682/Y (INVX0_LVT)                0.03029      0.37947 r
  U9/ctmTdsLR_2_22681/Y (NAND2X0_LVT)              0.02392      0.40339 f
  U9/ctmTdsLR_1_22680/Y (NAND2X0_LVT)              0.05919      0.46257 r
  U9/ctmTdsLR_2_22785/Y (NAND3X0_LVT)              0.03820      0.50077 f
  U9/ctmTdsLR_1_22784/Y (IBUFFX8_LVT)              0.09542      0.59620 r
  U9/HFSBUF_397_1919/Y (NBUFFX8_LVT)               0.07326      0.66946 r
  U9/U380/Y (AOI222X1_LVT)                         0.08032      0.74978 f
  U9/ctmTdsLR_2_9556/Y (OA21X1_LVT)                0.04862      0.79840 f
  U9/ctmTdsLR_3_23076/Y (NAND2X0_LVT)              0.03546      0.83385 r
  U9/ctmTdsLR_1_23074/Y (OA21X1_LVT)               0.05424      0.88810 r
  U9/ctmTdsLR_1_10137/Y (AND3X1_LVT)               0.06300      0.95110 r
  U9/ctmTdsLR_2_10390/Y (NAND2X0_LVT)              0.02296      0.97406 f
  U9/ctmTdsLR_2_23644/Y (NAND2X0_LVT)              0.04202      1.01608 r
  U9/ctmTdsLR_1_23643/Y (INVX1_LVT)                0.02424      1.04033 f
  U9/ctmTdsLR_2_24729/Y (OA21X1_LVT)               0.05030      1.09062 f
  U9/ctmTdsLR_1_24728/Y (INVX1_LVT)                0.02565      1.11628 r
  U9/ctmTdsLR_2_11610/Y (NAND2X0_LVT)              0.02266      1.13894 f
  U9/ctmTdsLR_2_25370/Y (NAND2X0_LVT)              0.04034      1.17928 r
  U9/ctmTdsLR_1_25369/Y (INVX1_LVT)                0.02356      1.20283 f
  U9/ctmTdsLR_2_27128/Y (OA21X1_LVT)               0.06359      1.26642 f
  U9/ctmTdsLR_1_13882/Y (OA221X1_LVT)              0.08224      1.34867 f
  U9/ctmTdsLR_3_28979/Y (INVX1_LVT)                0.02491      1.37358 r
  U9/ctmTdsLR_2_28978/Y (NAND3X0_LVT)              0.03328      1.40686 f
  U9/ctmTdsLR_1_28977/Y (NAND3X0_LVT)              0.04873      1.45559 r
  U9/ctmTdsLR_3_17362/Y (INVX1_LVT)                0.01677      1.47236 f
  U9/ctmTdsLR_1_17360/Y (OA221X1_LVT)              0.07561      1.54797 f
  U9/ctmTdsLR_3_34726/Y (INVX1_LVT)                0.02169      1.56965 r
  U9/ctmTdsLR_2_34725/Y (NAND3X0_LVT)              0.03948      1.60913 f
  U9/ctmTdsLR_1_34724/Y (NAND3X0_LVT)              0.05077      1.65991 r
  U9/ctmTdsLR_3_19574/Y (INVX0_LVT)                0.01860      1.67850 f
  U9/ctmTdsLR_1_19572/Y (OA221X1_LVT)              0.08194      1.76044 f
  U9/ctmTdsLR_3_38064/Y (INVX0_LVT)                0.02989      1.79033 r
  U9/ctmTdsLR_2_38063/Y (NAND3X0_LVT)              0.03670      1.82703 f
  U9/ctmTdsLR_1_38062/Y (NAND2X0_LVT)              0.07051      1.89754 r
  U9/ctmTdsLR_3_19947/Y (INVX1_LVT)                0.01530      1.91284 f
  U9/ctmTdsLR_1_19945/Y (AO222X1_LVT)              0.10477      2.01761 f
  U9/gre_a_INV_14_inst_43973/Y (INVX0_LVT)         0.03164      2.04926 r
  U9/ctmTdsLR_2_38637/Y (NAND2X0_LVT)              0.02663      2.07588 f
  U9/ctmTdsLR_1_38636/Y (NAND3X0_LVT)              0.06765      2.14354 r
  U9/ctmTdsLR_3_20116/Y (INVX0_LVT)                0.04545      2.18899 f
  U9/ctmTdsLR_1_20114/Y (OA221X1_LVT)              0.10986      2.29885 f
  U9/U2732/Y (OA21X2_LVT)                          0.09159      2.39044 f
  U9/ctmTdsLR_1_20180/Y (OA221X1_LVT)              0.09048      2.48093 f
  U9/HFSBUF_195_508/Y (NBUFFX4_LVT)                0.08015      2.56107 f
  U9/U5183/Y (OA21X1_LVT)                          0.09174      2.65282 f
  U9/HFSINV_204_496/Y (INVX2_LVT)                  0.05293      2.70575 r
  U9/U7548/Y (AO21X1_LVT)                          0.07650      2.78225 r
  U9/U7584/CO (FADDX1_LVT)                         0.07202      2.85427 r
  U9/U7583/CO (FADDX1_LVT)                         0.07189      2.92616 r
  U9/U7582/CO (FADDX1_LVT)                         0.07332      2.99948 r
  U9/U7581/CO (FADDX1_LVT)                         0.07776      3.07724 r
  U9/U7580/CO (FADDX2_LVT)                         0.07656      3.15380 r
  U9/U7579/CO (FADDX1_LVT)                         0.07301      3.22681 r
  U9/U7578/CO (FADDX1_LVT)                         0.07341      3.30023 r
  U9/U7577/CO (FADDX1_LVT)                         0.07315      3.37337 r
  U9/U7576/CO (FADDX1_LVT)                         0.07147      3.44484 r
  U9/U7575/CO (FADDX1_LVT)                         0.07462      3.51946 r
  U9/U7574/CO (FADDX1_LVT)                         0.07505      3.59451 r
  U9/U7573/CO (FADDX1_LVT)                         0.07057      3.66508 r
  U9/U7572/CO (FADDX1_LVT)                         0.07061      3.73569 r
  U9/U7571/CO (FADDX1_LVT)                         0.07082      3.80651 r
  U9/U7570/CO (FADDX1_LVT)                         0.07378      3.88029 r
  U9/U7569/CO (FADDX1_LVT)                         0.07528      3.95557 r
  U9/U7568/CO (FADDX1_LVT)                         0.07105      4.02662 r
  U9/U7567/CO (FADDX1_LVT)                         0.07048      4.09710 r
  U9/U7566/CO (FADDX1_LVT)                         0.07254      4.16964 r
  U9/U7565/CO (FADDX1_LVT)                         0.07452      4.24416 r
  U9/U7564/CO (FADDX1_LVT)                         0.07029      4.31444 r
  U9/U7563/CO (FADDX1_LVT)                         0.06968      4.38412 r
  U9/U7562/CO (FADDX1_LVT)                         0.07259      4.45671 r
  U9/U7561/CO (FADDX1_LVT)                         0.07315      4.52986 r
  U9/U7560/CO (FADDX1_LVT)                         0.07233      4.60218 r
  U9/U7559/CO (FADDX1_LVT)                         0.07322      4.67541 r
  U9/U7558/CO (FADDX1_LVT)                         0.07334      4.74874 r
  U9/U7557/CO (FADDX1_LVT)                         0.07050      4.81924 r
  U9/U7556/CO (FADDX1_LVT)                         0.07036      4.88960 r
  U9/U7555/CO (FADDX1_LVT)                         0.07544      4.96504 r
  U9/ctmTdsLR_9_42095/Y (AO22X1_LVT)               0.06611      5.03115 r
  U9/ctmTdsLR_11_42097/Y (NAND2X0_LVT)             0.02354      5.05468 f
  U9/ctmTdsLR_8_42094/Y (OA21X1_LVT)               0.04587      5.10056 f
  U9/p1_reg_127_/D (DFFARX1_LVT)                   0.00000      5.10056 f
  data arrival time                                             5.10056

  clock clk (rise edge)                            5.00000      5.00000
  clock network delay (propagated)                 0.12192      5.12192
  clock reconvergence pessimism                    0.00362      5.12554
  U9/p1_reg_127_/CLK (DFFARX1_LVT)                 0.00000      5.12554 r
  library setup time                              -0.02598      5.09956
  data required time                                            5.09956
  ------------------------------------------------------------------------------
  data required time                                            5.09956
  data arrival time                                            -5.10056
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.00100


1
redirect -tee -file ../reports/icc2/timing_hold_post_cts.rpt {report_timing -delay_type min}
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:17:11 2024
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: U0/p2_reg_127_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U0/c_reg_127_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                             Incr         Path  
  ------------------------------------------------------------------------------
  clock clk (rise edge)                            0.00000      0.00000
  clock network delay (propagated)                 0.07631      0.07631

  U0/p2_reg_127_/CLK (DFFARX1_LVT)                 0.00000      0.07631 r
  U0/p2_reg_127_/Q (DFFARX1_LVT)                   0.12383      0.20014 f
  U0/c_reg_127_/D (DFFARX1_LVT)                    0.00002      0.20016 f
  data arrival time                                             0.20016

  clock clk (rise edge)                            0.00000      0.00000
  clock network delay (propagated)                 0.13430      0.13430
  clock reconvergence pessimism                   -0.00580      0.12850
  U0/c_reg_127_/CLK (DFFARX1_LVT)                  0.00000      0.12850 r
  library hold time                               -0.00785      0.12065
  data required time                                            0.12065
  ------------------------------------------------------------------------------
  data required time                                            0.12065
  data arrival time                                            -0.20016
  ------------------------------------------------------------------------------
  slack (MET)                                                   0.07951


1
redirect -tee -file ../reports/icc2/constraint_post_cts.rpt {report_constraints}
****************************************
Report : constraint
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:17:11 2024
****************************************

                                                   Weighted
    Group (min_delay/hold)       Cost     Weight     Cost     Scenario
    --------------------------------------------------------------------
    **default**               0.00000   1.00000   0.00000     default
    **async_default**         0.00000   1.00000   0.00000     default
    **clock_gating_default**  0.00000   1.00000   0.00000     default
    **in2reg_default**        0.00000   0.10000   0.00000     default
    **reg2out_default**       0.00000   0.10000   0.00000     default
    **in2out_default**        0.00000   0.10000   0.00000     default
    clk                       0.00000   1.00000   0.00000     default
    --------------------------------------------------------------------
    min_delay/hold                                0.00000

                                                   Weighted
    Group (max_delay/setup)      Cost     Weight     Cost     Scenario
    --------------------------------------------------------------------
    **default**               0.00000   1.00000   0.00000     default
    **async_default**         0.00000   1.00000   0.00000     default
    **clock_gating_default**  0.00000   1.00000   0.00000     default
    **in2reg_default**        0.00000   0.10000   0.00000     default
    **reg2out_default**       0.00000   0.10000   0.00000     default
    **in2out_default**        0.00000   0.10000   0.00000     default
    clk                       0.00100   1.00000   0.00100     default
    --------------------------------------------------------------------
    max_delay/setup                               0.00100

    Constraint                                       Cost
    -----------------------------------------------------
    min_delay/hold                                0.00000  (MET)
    max_delay/setup                               0.00100  (VIOLATED)
    max_transition                                0.00000  (MET)
    max_capacitance                               0.00098  (VIOLATED)
    min_capacitance                               0.00000  (MET)
1
redirect -tee -file ../reports/icc2/constraint_DRC_post_cts.rpt {report_constraints -all_violators -min_capacitance -max_capacitance -max_transition}
****************************************
Report : constraint
        -all_violators
        -max_transition
        -max_capacitance
        -min_capacitance
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:17:11 2024
****************************************



   Mode: default Corner: default
   Scenario: default
   max_transition                                                              
                             Required        Actual                            
   Net                      Transition     Transition        Slack  Violation  
  ---------------------------------------------------------------------------
   U9/HFSNET_58              0.09893        0.07782        0.02111  (MET)      

  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: default Corner: default
   Scenario: default
   max_capacitance                                                             
                             Required        Actual                            
   Net                      Capacitance    Capacitance       Slack  Violation  
  ---------------------------------------------------------------------------
   U9/n3703                  8.00000        8.00098       -0.00098  (VIOLATED) 
     PIN : U9/U3727/S        8.00000        8.00098       -0.00098  (VIOLATED) 

  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 1

   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 1
1
redirect -tee -file ../reports/icc2/design_physical_post_cts.rpt {report_design -physical}
Warning: The option '-physical' has been deprecated and is scheduled to be removed in a future release. Please use report_design -help to see the latest supported options of command report_design. (NDMUI-332)
****************************************
Report : design
        -physical
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:17:11 2024
****************************************

Physical Information:
  Total moveable cell area: 136738.113
  Total fixed cell area: 0.000
  Total physical cell area: 136738.113
  Core area: {20 20} {446.816 446.36}
                                  Count                           Area
  TOTAL LEAF CELLS                49077                     136738.113
1
redirect -tee -file ../reports/icc2/design_physical_post_cts.rpt {report_design}
****************************************
Report : design
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:17:11 2024
****************************************

Total number of std cells in library : 291
Total number of dont_use lib cells   : 11
Total number of dont_touch lib cells : 11
Total number of buffers              : 11
Total number of inverters            : 15
Total number of flip-flops           : 102
Total number of latches              : 12
Total number of ICGs                 : 12

Cell Instance Type  Count         Area
--------------------------------------
TOTAL LEAF CELLS    49077 136738.11290
Standard cells      49077 136738.11290
Hard macro cells        0      0.00000
Soft macro cells        0      0.00000
Always on cells         0      0.00000
Physical only           0      0.00000
Fixed cells             0      0.00000
Moveable cells      49077 136738.11290
Sequential           2180  15512.94976
Buffer/inverter     10980  18854.43507
ICG cells               0      0.00000

Logic Hierarchies                    : 4
Design Masters count                 : 60
Total Flat nets count                : 54722
Total FloatingNets count             : 76
Total no of Ports                    : 139
Number of Master Clocks in design    : 1
Number of Generated Clocks in design : 0
Number of Path Groups in design      : 7 (1 of them Non Default)
Number of Scan Chains in design      : 0
List of Modes                        : default
List of Corners                      : default
List of Scenarios                    : default

Core Area                            : 181977.26976
Chip Area                            : 217704.30976
Total Site Row Area                  : 181977.270
Number of Blockages                  : 0
Total area of Blockages              : 0.000
Number of Power Domains              : 1
Number of Voltage Areas              : 1
Number of Group Bounds               : 0
Number of Exclusive MoveBounds       : 0
Number of Hard or Soft MoveBounds    : 0
Number of Multibit Registers         : 0
Number of Multibit LS/ISO Cells      : 0
Number of Top Level RP Groups        : 0
Number of Tech Layers                : 71 (61 of them have unknown routing dir.)

Total wire length                    : 10721.19200 micron
Total number of wires                : 6982
Total number of contacts             : 428683
1
redirect -tee -file ../reports/icc2/congestion_post_cts.rpt {report_congestion}
****************************************
Report : congestion
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:17:12 2024
****************************************

Layer     |    overflow     |                 # GRCs has
Name      |  total  |  max  | overflow (%)         | max overflow
---------------------------------------------------------------
Both Dirs |    1022 |     2 |    1009  ( 0.64812%) |      13
H routing |    1015 |     2 |    1002  ( 1.28724%) |      13
V routing |       7 |     1 |       7  ( 0.00899%) |       7

1
# Save block
rename_block -to_block MYTOP/clock_opt
{MYLIB:MYTOP/clock_opt.design}
save_block
Information: Saving block 'MYLIB:MYTOP/clock_opt.design'
1
######################################
#        Routing Optimization        #
######################################
# --------- Pre-routing Setup -------- #
# Sets the verbosity level for the routing log file to 1
set_app_options -name route.common.verbose_level -value 1
route.common.verbose_level 1
#Perform routing
check_design -checks pre_route_stage
****************************************
 Report : check_design 
 Options: { pre_route_stage }
 Design : MYTOP
 Version: S-2021.06-SP2
 Date   : Mon Sep  9 12:17:15 2024
****************************************

Running mega-check 'pre_route_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'timing'
    Running atomic-check 'routability'
    Running atomic-check 'hier_pre_route'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  ----------------------------------------------------------------------------------------------------
  Total 1 EMS messages : 0 errors, 0 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  ZRT-022             1          Cannot find a default contact code for layer %s.
  ZRT-703             1          Option route.detail.force_end_on_preferred_grid will be ignored ...
  ZRT-706             1          When applicable layer based tapering will taper up to %.2f in di...
  ZRT-707             1          When applicable Min-max layer allow_pin_connection mode will all...
  ----------------------------------------------------------------------------------------------------
  Total 4 non-EMS messages : 0 errors, 2 warnings, 2 info.
  ----------------------------------------------------------------------------------------------------

Warning: EMS database "check_design.ems" already exists, over-writing it. (EMS-040)

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2024Sep09121715.log'.
1
set_app_options -name route.global.timing_driven -value true
route.global.timing_driven true
set_app_option -name route.track.timing_driven -value true
route.track.timing_driven true
set_app_option -name route.detail.timing_driven -value true
route.detail.timing_driven true
set_app_option -name route.global.timing_driven_effort_level -value high
route.global.timing_driven_effort_level high
set_app_options -name route.global.crosstalk_driven -value false
route.global.crosstalk_driven false
set_app_options -name route.track.crosstalk_driven -value true
route.track.crosstalk_driven true
# -------- Routing -------- #
route_auto
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2024-09-09 12:17:21 / Session: 0.33 hr / Command: 0.00 hr / Memory: 2602 MB (FLW-8100)
Generating Timing information  
Design  Scenario default (Mode default Corner default)
Generating Timing information  ... Done
Information: The net parasitics of block MYTOP are cleared. (TIM-123)
Successfully added cut lay CO
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIA4
Successfully added cut lay VIA5
Successfully added cut lay VIA6
Successfully added cut lay VIA7
Successfully added cut lay VIA8
Successfully added cut lay VIARDL
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Warning: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
track auto-fill added 2 tracks on M1
track auto-fill added 2 tracks on M2
track auto-fill added 2 tracks on M3
track auto-fill added 2 tracks on M4
track auto-fill added 2 tracks on M5
track auto-fill added 2 tracks on M6
track auto-fill added 2 tracks on M7
track auto-fill added 2 tracks on M8
track auto-fill added 2 tracks on M9
track auto-fill added 1 tracks on MRDL
Found 0 pin access route guide groups.
Info: number of net_type_blockage: 0 
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Total number of nets = 54646, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:01 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[DBIn Done] Stage (MB): Used  101  Alloctr  102  Proc   16 
[DBIn Done] Total (MB): Used  104  Alloctr  106  Proc 6215 
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)

Start track assignment

Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.aggressive_blockage_via_modeling                 :	 false               
common.allow_connection_to_stripe_covered_secondary_pg_pin:	 false               
common.allow_pg_as_shield                               :	 true                
common.allow_tie_off_connect_to_shield                  :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_with_pin_width_on_macros                 :	 false               
common.connect_with_pin_width_on_macros_effort_level    :	 low                 
common.connect_with_pin_width_on_top_level_ports        :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.continue_with_frozen_global_route                :	 false               
common.create_floating_shields                          :	 false               
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.crosstalk_effort_level                           :	 low                 
common.dbin_enable_safe_via_array_reading               :	 true                
common.debug_read_patterned_metal_shapes                :	 true                
common.derive_connect_within_pin_via_region             :	 false               
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_aggressive_stack_range_over_max_stack_level_fixing:	 false               
common.enable_multi_thread                              :	 true                
common.enable_non_zero_blockage_ek_block                :	 false               
common.enable_pin_width_connection                      :	 false               
common.enable_single_connection_for_var_width           :	 true                
common.enable_via_extension_blocking_for_blockage       :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_custom_via_def_with_no_vias               :	 false               
common.filter_redundant_via_mapping                     :	 true                
common.floorplan_aware_hier_va_gr                       :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.forbid_odd_pitch_jog_by_layer_name               :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_soft_drc_at_final_eco_stage               :	 false               
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_secondary_pg_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.no_merge_ndr_rule_for_single_connection          :	 false               
common.number_of_secondary_pg_pin_connections           :	 0                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.optimize_big_via_for_pin_access                  :	 false               
common.optimize_for_dense_pin_access                    :	 false               
common.optimize_for_fat_pin_access                      :	 true                
common.optimize_for_pin_access                          :	 false               
common.pg_shield_distance_threshold                     :	 0                   
common.pin_spacing_control_mode                         :	 true                
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 off                 
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.prevent_bridge_pattern                           :	 {secondary_pg false} {clock false}
common.process_design_masters_in_dbin                   :	 false               
common.process_pg_augmentation_shapes                   :	 false               
common.prune_orphaned_and_floating_nets_shapes_mode     :	 none                
common.query_based_shield_ratio_reporting               :	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.reconnect_pin_after_shield_modification          :	 false               
common.reduce_shield_same_net_drcs                      :	 false               
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.secondary_pg_pin_effort_level                    :	 hard                
common.separate_tie_off_from_secondary_pg               :	 false               
common.shield_tie_off_max_detail_route_iteration        :	 3                   
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.skip_pg_augmentation_rects                       :	 false               
common.skip_pg_augmentation_wires_and_vias              :	 false               
common.skip_pnet_ignore_shapes                          :	 false               
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.35                
common.tie_all_out_of_boundary_via_ladder_ports         :	 false               
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.track_use_area                                   :	 false               
common.track_width_constraint_relaxed_mode              :	 0                   
common.treat_all_analog_nets_as_signal_nets_for_routing :	 false               
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_all_scan_nets_as_signal_nets_for_routing   :	 true                
common.treat_rectangles_as_routes                       :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.use_min_shield_length_as_ndr_spacing_length_threshold:	 false               
common.use_weighted_secondary_pg_pin_count              :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_ndr_mode                              :	 full                
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.voltage_area_aware                               :	 relaxed             
common.weighted_number_of_secondary_pg_pin_connections  :	 0                   
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 true                
track.enable_blkg_improvement_for_all                   :	 false               
track.improve_overlap_optimization_for_transition_layer :	 true                
track.timing_driven                                     :	 true                

Loading timing information to the router from design
Timing information loaded to the router.
Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:01 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:05
[Track Assign: Read routes] Stage (MB): Used   32  Alloctr   32  Proc    0 
[Track Assign: Read routes] Total (MB): Used  134  Alloctr  136  Proc 6215 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 395544 of 505004


[Track Assign: Iteration 0] Elapsed real time: 0:00:06 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:01 usr=0:00:18 total=0:00:19
[Track Assign: Iteration 0] Stage (MB): Used   30  Alloctr   38  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  132  Alloctr  143  Proc 6215 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:15 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:02 usr=0:00:43 total=0:00:45
[Track Assign: Iteration 1] Stage (MB): Used   30  Alloctr   39  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  133  Alloctr  143  Proc 6215 

Number of wires with overlap after iteration 1 = 339457 of 433713


Wire length and via report:
---------------------------
Number of M1 wires: 39508 		  : 0
Number of M2 wires: 216490 		 VIA12SQ_C: 189807
Number of M3 wires: 129258 		 VIA23SQ_C: 192220
Number of M4 wires: 30330 		 VIA34SQ_C: 38828
Number of M5 wires: 16158 		 VIA45SQ_C: 23602
Number of M6 wires: 1969 		 VIA56SQ_C: 3726
Number of M7 wires: 0 		 VIA67SQ_C: 0
Number of M8 wires: 0 		 VIA78SQ_C: 0
Number of M9 wires: 0 		 VIA89_C: 0
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 433713 		 vias: 448183

Total M1 wire length: 29244.0
Total M2 wire length: 326435.2
Total M3 wire length: 308138.6
Total M4 wire length: 179996.1
Total M5 wire length: 177927.1
Total M6 wire length: 34395.6
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 1056136.6

Longest M1 wire length: 186.5
Longest M2 wire length: 262.7
Longest M3 wire length: 240.3
Longest M4 wire length: 296.1
Longest M5 wire length: 193.6
Longest M6 wire length: 340.5
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 
Total number of nets = 54646, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

[Track Assign: Done] Elapsed real time: 0:00:16 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:02 usr=0:00:49 total=0:00:51
[Track Assign: Done] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Track Assign: Done] Total (MB): Used  123  Alloctr  125  Proc 6215 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.aggressive_blockage_via_modeling                 :	 false               
common.allow_connection_to_stripe_covered_secondary_pg_pin:	 false               
common.allow_pg_as_shield                               :	 true                
common.allow_tie_off_connect_to_shield                  :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_with_pin_width_on_macros                 :	 false               
common.connect_with_pin_width_on_macros_effort_level    :	 low                 
common.connect_with_pin_width_on_top_level_ports        :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.continue_with_frozen_global_route                :	 false               
common.create_floating_shields                          :	 false               
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.crosstalk_effort_level                           :	 low                 
common.dbin_enable_safe_via_array_reading               :	 true                
common.debug_read_patterned_metal_shapes                :	 true                
common.derive_connect_within_pin_via_region             :	 false               
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_aggressive_stack_range_over_max_stack_level_fixing:	 false               
common.enable_multi_thread                              :	 true                
common.enable_non_zero_blockage_ek_block                :	 false               
common.enable_pin_width_connection                      :	 false               
common.enable_single_connection_for_var_width           :	 true                
common.enable_via_extension_blocking_for_blockage       :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_custom_via_def_with_no_vias               :	 false               
common.filter_redundant_via_mapping                     :	 true                
common.floorplan_aware_hier_va_gr                       :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.forbid_odd_pitch_jog_by_layer_name               :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_soft_drc_at_final_eco_stage               :	 false               
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_secondary_pg_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.no_merge_ndr_rule_for_single_connection          :	 false               
common.number_of_secondary_pg_pin_connections           :	 0                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.optimize_big_via_for_pin_access                  :	 false               
common.optimize_for_dense_pin_access                    :	 false               
common.optimize_for_fat_pin_access                      :	 true                
common.optimize_for_pin_access                          :	 false               
common.pg_shield_distance_threshold                     :	 0                   
common.pin_spacing_control_mode                         :	 true                
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 off                 
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.prevent_bridge_pattern                           :	 {secondary_pg false} {clock false}
common.process_design_masters_in_dbin                   :	 false               
common.process_pg_augmentation_shapes                   :	 false               
common.prune_orphaned_and_floating_nets_shapes_mode     :	 none                
common.query_based_shield_ratio_reporting               :	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.reconnect_pin_after_shield_modification          :	 false               
common.reduce_shield_same_net_drcs                      :	 false               
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.secondary_pg_pin_effort_level                    :	 hard                
common.separate_tie_off_from_secondary_pg               :	 false               
common.shield_tie_off_max_detail_route_iteration        :	 3                   
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.skip_pg_augmentation_rects                       :	 false               
common.skip_pg_augmentation_wires_and_vias              :	 false               
common.skip_pnet_ignore_shapes                          :	 false               
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.35                
common.tie_all_out_of_boundary_via_ladder_ports         :	 false               
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.track_use_area                                   :	 false               
common.track_width_constraint_relaxed_mode              :	 0                   
common.treat_all_analog_nets_as_signal_nets_for_routing :	 false               
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_all_scan_nets_as_signal_nets_for_routing   :	 true                
common.treat_rectangles_as_routes                       :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.use_min_shield_length_as_ndr_spacing_length_threshold:	 false               
common.use_weighted_secondary_pg_pin_count              :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_ndr_mode                              :	 full                
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.voltage_area_aware                               :	 relaxed             
common.weighted_number_of_secondary_pg_pin_connections  :	 0                   
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.detail.*'
detail.allow_default_rule_nets_via_ladder_lower_layer_connection:	 false               
detail.allow_fixed_shape_extension_to_overlap_with_zero_spacing_blockage:	 false               
detail.allow_ndr_nets_via_ladder_lower_layer_connection :	 false               
detail.antenna                                          :	 true                
detail.antenna_fixing_preference                        :	 hop_layers          
detail.antenna_on_iteration                             :	 1                   
detail.antenna_verbose_level                            :	 1                   
detail.cache_via_enc_for_fat_wire_via_kpt_encl          :	 false               
detail.check_antenna_for_open_nets                      :	 false               
detail.check_antenna_on_abutting_pins                   :	 true                
detail.check_antenna_on_diode_pins                      :	 false               
detail.check_antenna_on_pg                              :	 false               
detail.check_encl_for_xy_dir_mincut_fat_via_rule        :	 true                
detail.check_on_wire_track_for_non_prefer_metal         :	 true                
detail.check_patchable_drc_from_fixed_shapes            :	 false               
detail.check_pin_access_via_mismatch                    :	 true                
detail.check_pin_min_area_min_length                    :	 true                
detail.check_port_min_area_min_length                   :	 true                
detail.check_routes_frozen_mode_include_shape_with_attribute_locked:	 false               
detail.continue_after_large_design_rule_value_error     :	 false               
detail.cost_adjustment_during_redundant_via_insertion   :	 false               
detail.debug_check_cellmap_query_for_diodes             :	 false               
detail.debug_force_all_shapes_colored                   :	 false               
detail.default_diode_protection                         :	 0                   
detail.default_gate_diffusion_length                    :	 -1                  
detail.default_gate_size                                :	 -1                  
detail.default_nwell_size                               :	 -1                  
detail.default_port_external_antenna_area               :	 0                   
detail.default_port_external_gate_diffusion_length      :	 -1                  
detail.default_port_external_gate_size                  :	 -1                  
detail.default_port_external_nwell_size                 :	 -1                  
detail.detail_route_special_design_rule_fixing_stage    :	 late_routing        
detail.diagonal_min_width                               :	 true                
detail.diode_insertion_mode                             :	 new_and_spare       
detail.diode_libcell_names                              :	                     
detail.diode_preference                                 :	 none                
detail.disable_clip_grid                                :	 false               
detail.disable_non_prefer_routing_for_cut_layers        :	 false               
detail.disable_ropt_eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.drc_convergence_effort_level                     :	 medium              
detail.drc_threshold_to_skip_redundant_via_insertion_and_post_route_vio_fixing:	 2147483647          
detail.eco_max_number_of_iterations                     :	 -1                  
detail.eco_route_special_design_rule_fixing_stage       :	 late_routing        
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.elapsed_time_limit                               :	 -1                  
detail.enable_cut_check_for_fat_via_patch               :	 true                
detail.enable_diff_net_space_runtime_improvements       :	 5                   
detail.enable_diodes_selection_for_variable_row_heights :	 true                
detail.enable_end_off_preferred_grid_patching_on_fixed_shapes:	 false               
detail.enable_fast_via_enclosure_metal_width_drc_fix    :	 true                
detail.enable_fixing_selective_design_rule_violations_on_fixed_shapes:	 false               
detail.enable_layer_hopping_high_effort                 :	 false               
detail.enable_min_area_patch_between_fixed_shapes       :	 true                
detail.enable_min_area_patch_between_nearby_pins        :	 true                
detail.enable_min_area_patch_between_nearby_pins_2      :	 true                
detail.enable_min_area_patch_between_short_pins         :	 true                
detail.enable_min_max_layer_cost_adjustment             :	 false               
detail.enable_ndr_tapering_on_voltage_rule              :	 true                
detail.enable_negative_parallel_legnth_span_blocking    :	 false               
detail.enable_new_sav_coloring_check                    :	 true                
detail.enable_orientation_check_for_fat_via_patch       :	 true                
detail.enable_patch_clean_up_iteration                  :	 false               
detail.enable_patch_clean_up_iteration_ripup_reroute    :	 true                
detail.enable_patch_ripup_count_propagation             :	 true                
detail.enable_selective_design_rules_patching_on_fixed_shape_types_by_layer_names:	                     
detail.enable_separate_pgate_ngate_antenna_ratio_check  :	 false               
detail.enable_taper_with_optimal_default_via            :	 false               
detail.enable_timing_driven_patch                       :	 false               
detail.enable_via_surround_check_in_alt_via             :	 true                
detail.end_keepout_fixed_bias_patch_mode                :	 2                   
detail.end_keepout_patch_mode                           :	 0                   
detail.enforce_via_surround_matching_width_tracks       :	 false               
detail.enhance_via_ladder_samenet_intersection          :	 false               
detail.export_soft_secondary_pg_pin_cluster             :	 off                 
detail.fix_min_area_for_shapes_with_color_conflict_drcs :	 true                
detail.force_max_number_iterations                      :	 false               
detail.generate_extra_off_grid_pin_tracks               :	 false               
detail.generate_off_grid_feed_through_tracks            :	 low                 
detail.group_route_special_design_rule_fixing_stage     :	 late_routing        
detail.hop_layers_to_fix_antenna                        :	 true                
detail.ignore_contained_metal_for_via_based_metal_min_width:	 true                
detail.ignore_drc                                       :	 {same_net_metal_space false} {same_net_enclosed_cut_space false} {all_same_net_drc_for_frozen_net false}
detail.ignore_needs_fat_contact_drcs_from_far_off_shapes:	 true                
detail.improve_optimize_route_runtime                   :	 false               
detail.improve_secondary_pg_topology                    :	 false               
detail.incremental_detail_route_special_design_rule_fixing_stage:	 late_routing        
detail.insert_diodes_during_routing                     :	 false               
detail.insert_redundant_vias_layer_order_low_to_high    :	 false               
detail.keep_track_color_for_large_shape                 :	 false               
detail.macro_pin_antenna_mode                           :	 normal              
detail.max_antenna_pin_count                            :	 -1                  
detail.merge_gates_for_antenna                          :	 true                
detail.min_number_iterations_after_last_patch_clean_up_iteration:	 3                   
detail.ndr_layer_based_taper_distance_threshold         :	 -1                  
detail.obs_patch_threshold_by_layer_name                :	                     
detail.on_wire_track_width_threshold_by_layer_name      :	                     
detail.optimize_for_aprg                                :	 false               
detail.optimize_for_cuts_near_pg                        :	 false               
detail.optimize_for_macro_pin_offset                    :	 false               
detail.optimize_for_macro_pins                          :	 false               
detail.optimize_for_non_pref_dir_route                  :	 false               
detail.optimize_partition_size_for_drc                  :	 false               
detail.optimize_tie_off_effort_level                    :	 low                 
detail.optimize_wire_via_effort_level                   :	 low                 
detail.patch_clean_up_iteration_frequency               :	 5                   
detail.patch_clean_up_iterations                        :	                     
detail.patch_clean_up_max_number_iterations             :	 0                   
detail.patch_clean_up_reconnect_open_net                :	 false               
detail.patch_clean_up_trimming_only                     :	 false               
detail.pattern_must_join_check_on_user_secondary_pg     :	 false               
detail.pin_taper_mode                                   :	 default_width       
detail.port_antenna_mode                                :	 float               
detail.post_process_special_design_rule_fixing_stage    :	 late_routing        
detail.prevent_bridge_pattern                           :	 {secondary_pg false} {clock false}
detail.process_gate_area_of_pins_on_metal_layers        :	 false               
detail.process_min_edge_length_drc_fixing_on_overlap_shapes:	 false               
detail.process_min_edge_length_drc_fixing_on_wide_width_tracks:	 true                
detail.process_min_edge_length_drc_fixing_with_via_swapping:	 true                
detail.process_min_edge_length_drc_on_large_shapes      :	 false               
detail.process_min_length_on_shapes_with_other_drcs     :	 true                
detail.process_other_layer_patch_for_iso_dense_via_enclosure:	 true                
detail.process_other_layer_patch_for_iso_dense_via_enclosure_2:	 true                
detail.process_patchable_drcs_in_diode_insertion        :	 true                
detail.process_via_enclosure_based_max_length_drcs_on_long_wires:	 true                
detail.reject_input_vio_type_in_alt_via_try_mode        :	 true                
detail.repair_shorts_over_macros_effort_level           :	 off                 
detail.repair_shorts_over_macros_verbose                :	 false               
detail.report_antenna_for_must_join_port_root           :	 false               
detail.report_ignore_drc                                :	                     
detail.reuse_filler_locations_for_diodes                :	 true                
detail.route_guide_based_min_area_by_layer_name         :	                     
detail.save_after_iterations                            :	                     
detail.save_cell_prefix                                 :	 DR                  
detail.save_with_best_drc_after_iteration               :	 -1                  
detail.save_with_best_drc_cell_name                     :	 DR_itrBestDRC       
detail.save_with_best_drc_reduction_threshold           :	 30                  
detail.skip_antenna_fixing_for_nets                     :	                     
detail.skip_m0_pg_pins_only_cell_for_1cpp_cell_gap_analysis:	 false               
detail.skip_no_m0_shapes_cells_for_1cpp_cell_gap        :	 false               
detail.skip_obs_patch_for_cut_aware_min_length          :	 true                
detail.sparse_end_extension_for_via_enclosure_patch_threshold_by_layer_name:	                     
detail.speedup_secondary_pg_routing                     :	 true                
detail.threshold_adjustment_for_single_connection_to_pins:	 false               
detail.timing_driven                                    :	 true                
detail.top_layer_antenna_fix_threshold                  :	 -1                  
detail.topology_eco_effort_level                        :	 medium              
detail.trim_pin_spots_for_custom_via_cuts               :	 false               
detail.use_blockage_over_pin_via_for_fat_wire_via_enclosure:	 true                
detail.use_default_width_for_min_area_min_len_stub      :	 false               
detail.use_diode_prot_based_max_ratio_for_diode_mode_16 :	 false               
detail.use_layer_check_for_fat_via_patching             :	 true                
detail.use_lower_hierarchy_for_port_diodes              :	 false               
detail.use_wide_wire_effort_level                       :	 off                 
detail.use_wide_wire_to_input_pin                       :	 false               
detail.use_wide_wire_to_macro_pin                       :	 false               
detail.use_wide_wire_to_output_pin                      :	 false               
detail.use_wide_wire_to_pad_pin                         :	 same_as_macro_pin   
detail.use_wide_wire_to_port                            :	 same_as_macro_pin   
detail.user_defined_partition                           :	                     
detail.var_spacing_to_same_net                          :	 false               
detail.via_ladder_ndr_mode                              :	 full                
detail.via_ladder_upper_layer_via_connection_mode       :	 above               
detail.write_voltage_area_drcs_to_error_data_file       :	 true                

Printing options for 'route.auto_via_ladder.*'
auto_via_ladder.allow_drcs                              :	 false               
auto_via_ladder.allow_patching                          :	 false               
auto_via_ladder.allow_samenet_intersection              :	 false               
auto_via_ladder.allow_via_array_as_single_cut           :	 false               
auto_via_ladder.apply_app_options_to_insert_via_ladders_command:	 false               
auto_via_ladder.auto_stagger                            :	 false               
auto_via_ladder.auto_stagger_for_em_via_ladder_max_number_stagger_tracks_per_level:	 15                  
auto_via_ladder.auto_stagger_max_number_stagger_tracks_per_level:	 9                   
auto_via_ladder.bias_top_layer_to_samenet_connection    :	 false               
auto_via_ladder.check_drcs_on_existing_via_ladders      :	 false               
auto_via_ladder.clean                                   :	 false               
auto_via_ladder.connect_within_metal                    :	 false               
auto_via_ladder.connect_within_metal_for_em_via_ladder  :	 same_as_global      
auto_via_ladder.connect_within_metal_for_via_ladder     :	 same_as_global      
auto_via_ladder.connect_within_pin_mode                 :	 {all off} {via_ladder off} {pattern_must_join off}
auto_via_ladder.default_width_ndr_promotable_on_nonreserved_tracks:	 true                
auto_via_ladder.enable_em_to_performance_via_ladder_update:	 false               
auto_via_ladder.force_shifted_vias_flush_with_line_ends :	 true                
auto_via_ladder.generate_center_track_on_off_grid_pattern_must_join_pin_shapes:	 false               
auto_via_ladder.generate_track_width_by_layer_name      :	                     
auto_via_ladder.ignore_min_max_layer_constraints        :	 false               
auto_via_ladder.ignore_rippable_shapes                  :	 false               
auto_via_ladder.ignore_routing_shape_drcs               :	 false               
auto_via_ladder.ndr_mode                                :	 full                
auto_via_ladder.ndr_on_top_layer_only                   :	 false               
auto_via_ladder.pattern_must_join_max_number_stagger_tracks:	                     
auto_via_ladder.pattern_must_join_over_pin_layer        :	 1                   
auto_via_ladder.pin_access_aware                        :	 true                
auto_via_ladder.relax_line_end_via_enclosure_rule       :	 false               
auto_via_ladder.relax_pin_layer_metal_spacing_rules     :	 false               
auto_via_ladder.remove_routing_shapes_below_net_via_ladder_top_layer:	 false               
auto_via_ladder.report_all_via_ladders                  :	 true                
auto_via_ladder.shift_vias_on_transition_layers         :	 false               
auto_via_ladder.strictly_honor_cut_table                :	 false               
auto_via_ladder.top_layer_to_samenet_min_nonzero_distance:	 0                   
auto_via_ladder.update_during_route                     :	 false               
auto_via_ladder.update_on_route_eco_nets_only           :	 false               
auto_via_ladder.update_on_route_group_nets_only         :	 false               
auto_via_ladder.update_pattern_must_join_during_route   :	 true                
auto_via_ladder.user_debug                              :	 false               
auto_via_ladder.verbose                                 :	 false               

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   12  Alloctr   12  Proc    0 
[Dr init] Total (MB): Used  135  Alloctr  137  Proc 6215 
Total number of nets = 54646, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	1/784 Partitions, Violations =	8
Routed	3/784 Partitions, Violations =	46
Routed	6/784 Partitions, Violations =	201
Routed	9/784 Partitions, Violations =	271
Routed	12/784 Partitions, Violations =	259
Routed	15/784 Partitions, Violations =	306
Routed	18/784 Partitions, Violations =	435
Routed	21/784 Partitions, Violations =	487
Routed	24/784 Partitions, Violations =	505
Routed	27/784 Partitions, Violations =	505
Routed	30/784 Partitions, Violations =	530
Routed	33/784 Partitions, Violations =	614
Routed	36/784 Partitions, Violations =	593
Routed	39/784 Partitions, Violations =	596
Routed	42/784 Partitions, Violations =	606
Routed	45/784 Partitions, Violations =	623
Routed	48/784 Partitions, Violations =	622
Routed	51/784 Partitions, Violations =	667
Routed	54/784 Partitions, Violations =	690
Routed	57/784 Partitions, Violations =	739
Routed	60/784 Partitions, Violations =	740
Routed	63/784 Partitions, Violations =	777
Routed	66/784 Partitions, Violations =	773
Routed	69/784 Partitions, Violations =	766
Routed	72/784 Partitions, Violations =	777
Routed	75/784 Partitions, Violations =	828
Routed	78/784 Partitions, Violations =	850
Routed	81/784 Partitions, Violations =	889
Routed	84/784 Partitions, Violations =	933
Routed	87/784 Partitions, Violations =	987
Routed	90/784 Partitions, Violations =	1060
Routed	93/784 Partitions, Violations =	1089
Routed	96/784 Partitions, Violations =	1049
Routed	99/784 Partitions, Violations =	1081
Routed	102/784 Partitions, Violations =	1095
Routed	105/784 Partitions, Violations =	1118
Routed	108/784 Partitions, Violations =	1156
Routed	111/784 Partitions, Violations =	1146
Routed	114/784 Partitions, Violations =	1126
Routed	117/784 Partitions, Violations =	1125
Routed	120/784 Partitions, Violations =	1129
Routed	123/784 Partitions, Violations =	1119
Routed	126/784 Partitions, Violations =	1153
Routed	129/784 Partitions, Violations =	1147
Routed	132/784 Partitions, Violations =	1171
Routed	135/784 Partitions, Violations =	1212
Routed	138/784 Partitions, Violations =	1193
Routed	141/784 Partitions, Violations =	1172
Routed	144/784 Partitions, Violations =	1208
Routed	147/784 Partitions, Violations =	1215
Routed	150/784 Partitions, Violations =	1255
Routed	153/784 Partitions, Violations =	1249
Routed	156/784 Partitions, Violations =	1275
Routed	159/784 Partitions, Violations =	1283
Routed	162/784 Partitions, Violations =	1294
Routed	165/784 Partitions, Violations =	1252
Routed	168/784 Partitions, Violations =	1254
Routed	171/784 Partitions, Violations =	1277
Routed	174/784 Partitions, Violations =	1277
Routed	177/784 Partitions, Violations =	1283
Routed	180/784 Partitions, Violations =	1243
Routed	183/784 Partitions, Violations =	1236
Routed	186/784 Partitions, Violations =	1248
Routed	189/784 Partitions, Violations =	1230
Routed	192/784 Partitions, Violations =	1222
Routed	195/784 Partitions, Violations =	1232
Routed	198/784 Partitions, Violations =	1245
Routed	201/784 Partitions, Violations =	1315
Routed	204/784 Partitions, Violations =	1420
Routed	207/784 Partitions, Violations =	1447
Routed	210/784 Partitions, Violations =	1441
Routed	213/784 Partitions, Violations =	1458
Routed	216/784 Partitions, Violations =	1451
Routed	219/784 Partitions, Violations =	1451
Routed	222/784 Partitions, Violations =	1496
Routed	225/784 Partitions, Violations =	1528
Routed	228/784 Partitions, Violations =	1543
Routed	231/784 Partitions, Violations =	1535
Routed	234/784 Partitions, Violations =	1555
Routed	237/784 Partitions, Violations =	1616
Routed	240/784 Partitions, Violations =	1618
Routed	243/784 Partitions, Violations =	1640
Routed	246/784 Partitions, Violations =	1661
Routed	249/784 Partitions, Violations =	1728
Routed	252/784 Partitions, Violations =	1815
Routed	255/784 Partitions, Violations =	1853
Routed	258/784 Partitions, Violations =	1840
Routed	261/784 Partitions, Violations =	1853
Routed	264/784 Partitions, Violations =	1874
Routed	267/784 Partitions, Violations =	1928
Routed	270/784 Partitions, Violations =	1893
Routed	273/784 Partitions, Violations =	1903
Routed	276/784 Partitions, Violations =	1920
Routed	279/784 Partitions, Violations =	1901
Routed	282/784 Partitions, Violations =	1905
Routed	285/784 Partitions, Violations =	1883
Routed	288/784 Partitions, Violations =	1922
Routed	291/784 Partitions, Violations =	1931
Routed	294/784 Partitions, Violations =	1966
Routed	297/784 Partitions, Violations =	1910
Routed	300/784 Partitions, Violations =	1923
Routed	303/784 Partitions, Violations =	1871
Routed	306/784 Partitions, Violations =	1882
Routed	309/784 Partitions, Violations =	1890
Routed	312/784 Partitions, Violations =	1924
Routed	315/784 Partitions, Violations =	1930
Routed	318/784 Partitions, Violations =	1896
Routed	321/784 Partitions, Violations =	1889
Routed	324/784 Partitions, Violations =	1872
Routed	327/784 Partitions, Violations =	1839
Routed	330/784 Partitions, Violations =	1859
Routed	333/784 Partitions, Violations =	1894
Routed	336/784 Partitions, Violations =	1869
Routed	339/784 Partitions, Violations =	1926
Routed	342/784 Partitions, Violations =	1931
Routed	345/784 Partitions, Violations =	1868
Routed	348/784 Partitions, Violations =	1970
Routed	351/784 Partitions, Violations =	1951
Routed	354/784 Partitions, Violations =	1951
Routed	357/784 Partitions, Violations =	2000
Routed	360/784 Partitions, Violations =	1967
Routed	363/784 Partitions, Violations =	1954
Routed	366/784 Partitions, Violations =	1940
Routed	369/784 Partitions, Violations =	1962
Routed	372/784 Partitions, Violations =	1958
Routed	375/784 Partitions, Violations =	1966
Routed	378/784 Partitions, Violations =	1964
Routed	381/784 Partitions, Violations =	1976
Routed	384/784 Partitions, Violations =	1982
Routed	387/784 Partitions, Violations =	1997
Routed	390/784 Partitions, Violations =	1977
Routed	393/784 Partitions, Violations =	1980
Routed	396/784 Partitions, Violations =	2008
Routed	399/784 Partitions, Violations =	2030
Routed	402/784 Partitions, Violations =	2030
Routed	405/784 Partitions, Violations =	2053
Routed	408/784 Partitions, Violations =	2053
Routed	411/784 Partitions, Violations =	2044
Routed	414/784 Partitions, Violations =	2065
Routed	417/784 Partitions, Violations =	2065
Routed	420/784 Partitions, Violations =	2062
Routed	423/784 Partitions, Violations =	2071
Routed	426/784 Partitions, Violations =	2083
Routed	429/784 Partitions, Violations =	2122
Routed	432/784 Partitions, Violations =	2151
Routed	435/784 Partitions, Violations =	2229
Routed	438/784 Partitions, Violations =	2236
Routed	441/784 Partitions, Violations =	2232
Routed	444/784 Partitions, Violations =	2238
Routed	447/784 Partitions, Violations =	2236
Routed	450/784 Partitions, Violations =	2288
Routed	453/784 Partitions, Violations =	2267
Routed	456/784 Partitions, Violations =	2287
Routed	459/784 Partitions, Violations =	2258
Routed	462/784 Partitions, Violations =	2258
Routed	465/784 Partitions, Violations =	2244
Routed	468/784 Partitions, Violations =	2287
Routed	471/784 Partitions, Violations =	2268
Routed	474/784 Partitions, Violations =	2305
Routed	477/784 Partitions, Violations =	2325
Routed	480/784 Partitions, Violations =	2384
Routed	483/784 Partitions, Violations =	2457
Routed	486/784 Partitions, Violations =	2463
Routed	489/784 Partitions, Violations =	2511
Routed	492/784 Partitions, Violations =	2524
Routed	495/784 Partitions, Violations =	2473
Routed	498/784 Partitions, Violations =	2463
Routed	501/784 Partitions, Violations =	2475
Routed	504/784 Partitions, Violations =	2475
Routed	507/784 Partitions, Violations =	2496
Routed	510/784 Partitions, Violations =	2487
Routed	513/784 Partitions, Violations =	2485
Routed	516/784 Partitions, Violations =	2492
Routed	519/784 Partitions, Violations =	2554
Routed	522/784 Partitions, Violations =	2561
Routed	525/784 Partitions, Violations =	2535
Routed	528/784 Partitions, Violations =	2513
Routed	531/784 Partitions, Violations =	2537
Routed	534/784 Partitions, Violations =	2542
Routed	537/784 Partitions, Violations =	2578
Routed	540/784 Partitions, Violations =	2527
Routed	543/784 Partitions, Violations =	2523
Routed	546/784 Partitions, Violations =	2487
Routed	549/784 Partitions, Violations =	2496
Routed	552/784 Partitions, Violations =	2493
Routed	555/784 Partitions, Violations =	2488
Routed	558/784 Partitions, Violations =	2455
Routed	561/784 Partitions, Violations =	2462
Routed	564/784 Partitions, Violations =	2471
Routed	567/784 Partitions, Violations =	2415
Routed	570/784 Partitions, Violations =	2397
Routed	573/784 Partitions, Violations =	2353
Routed	576/784 Partitions, Violations =	2347
Routed	579/784 Partitions, Violations =	2314
Routed	582/784 Partitions, Violations =	2327
Routed	585/784 Partitions, Violations =	2337
Routed	588/784 Partitions, Violations =	2311
Routed	591/784 Partitions, Violations =	2271
Routed	594/784 Partitions, Violations =	2252
Routed	597/784 Partitions, Violations =	2252
Routed	600/784 Partitions, Violations =	2238
Routed	603/784 Partitions, Violations =	2186
Routed	606/784 Partitions, Violations =	2127
Routed	609/784 Partitions, Violations =	2065
Routed	612/784 Partitions, Violations =	2075
Routed	615/784 Partitions, Violations =	2015
Routed	618/784 Partitions, Violations =	1999
Routed	621/784 Partitions, Violations =	1984
Routed	624/784 Partitions, Violations =	1966
Routed	627/784 Partitions, Violations =	1910
Routed	630/784 Partitions, Violations =	1894
Routed	633/784 Partitions, Violations =	1877
Routed	636/784 Partitions, Violations =	1875
Routed	639/784 Partitions, Violations =	1904
Routed	642/784 Partitions, Violations =	1885
Routed	645/784 Partitions, Violations =	1840
Routed	648/784 Partitions, Violations =	1845
Routed	651/784 Partitions, Violations =	1816
Routed	654/784 Partitions, Violations =	1805
Routed	657/784 Partitions, Violations =	1761
Routed	660/784 Partitions, Violations =	1736
Routed	663/784 Partitions, Violations =	1730
Routed	666/784 Partitions, Violations =	1704
Routed	669/784 Partitions, Violations =	1663
Routed	672/784 Partitions, Violations =	1692
Routed	675/784 Partitions, Violations =	1683
Routed	678/784 Partitions, Violations =	1683
Routed	681/784 Partitions, Violations =	1646
Routed	684/784 Partitions, Violations =	1617
Routed	687/784 Partitions, Violations =	1632
Routed	690/784 Partitions, Violations =	1589
Routed	693/784 Partitions, Violations =	1599
Routed	696/784 Partitions, Violations =	1575
Routed	699/784 Partitions, Violations =	1525
Routed	702/784 Partitions, Violations =	1503
Routed	705/784 Partitions, Violations =	1475
Routed	708/784 Partitions, Violations =	1420
Routed	711/784 Partitions, Violations =	1390
Routed	714/784 Partitions, Violations =	1388
Routed	717/784 Partitions, Violations =	1349
Routed	720/784 Partitions, Violations =	1275
Routed	723/784 Partitions, Violations =	1133
Routed	726/784 Partitions, Violations =	1074
Routed	729/784 Partitions, Violations =	1046
Routed	732/784 Partitions, Violations =	1006
Routed	735/784 Partitions, Violations =	955
Routed	738/784 Partitions, Violations =	956
Routed	741/784 Partitions, Violations =	892
Routed	744/784 Partitions, Violations =	893
Routed	747/784 Partitions, Violations =	822
Routed	750/784 Partitions, Violations =	815
Routed	753/784 Partitions, Violations =	785
Routed	756/784 Partitions, Violations =	717
Routed	759/784 Partitions, Violations =	684
Routed	762/784 Partitions, Violations =	664
Routed	765/784 Partitions, Violations =	592
Routed	768/784 Partitions, Violations =	535
Routed	771/784 Partitions, Violations =	502
Routed	774/784 Partitions, Violations =	502
Routed	777/784 Partitions, Violations =	502
Routed	780/784 Partitions, Violations =	400
Routed	783/784 Partitions, Violations =	387

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	333
	Diff net spacing : 145
	Less than minimum area : 46
	Same net spacing : 19
	Short : 123

[Iter 0] Elapsed real time: 0:01:02 
[Iter 0] Elapsed cpu  time: sys=0:00:02 usr=0:07:54 total=0:07:56
[Iter 0] Stage (MB): Used   66  Alloctr   67  Proc    0 
[Iter 0] Total (MB): Used  189  Alloctr  193  Proc 6215 

End DR iteration 0 with 784 parts

Start DR iteration 1: non-uniform partition
Routed	1/160 Partitions, Violations =	324
Routed	2/160 Partitions, Violations =	322
Routed	3/160 Partitions, Violations =	321
Routed	4/160 Partitions, Violations =	321
Routed	5/160 Partitions, Violations =	321
Routed	6/160 Partitions, Violations =	320
Routed	7/160 Partitions, Violations =	318
Routed	8/160 Partitions, Violations =	318
Routed	9/160 Partitions, Violations =	313
Routed	10/160 Partitions, Violations =	313
Routed	11/160 Partitions, Violations =	308
Routed	12/160 Partitions, Violations =	304
Routed	13/160 Partitions, Violations =	304
Routed	14/160 Partitions, Violations =	304
Routed	15/160 Partitions, Violations =	302
Routed	16/160 Partitions, Violations =	284
Routed	17/160 Partitions, Violations =	284
Routed	18/160 Partitions, Violations =	284
Routed	19/160 Partitions, Violations =	284
Routed	20/160 Partitions, Violations =	278
Routed	21/160 Partitions, Violations =	278
Routed	22/160 Partitions, Violations =	275
Routed	23/160 Partitions, Violations =	272
Routed	24/160 Partitions, Violations =	269
Routed	25/160 Partitions, Violations =	265
Routed	26/160 Partitions, Violations =	265
Routed	27/160 Partitions, Violations =	263
Routed	28/160 Partitions, Violations =	262
Routed	29/160 Partitions, Violations =	262
Routed	30/160 Partitions, Violations =	262
Routed	31/160 Partitions, Violations =	261
Routed	32/160 Partitions, Violations =	259
Routed	33/160 Partitions, Violations =	259
Routed	34/160 Partitions, Violations =	249
Routed	35/160 Partitions, Violations =	249
Routed	36/160 Partitions, Violations =	249
Routed	37/160 Partitions, Violations =	249
Routed	38/160 Partitions, Violations =	248
Routed	39/160 Partitions, Violations =	243
Routed	40/160 Partitions, Violations =	232
Routed	41/160 Partitions, Violations =	226
Routed	42/160 Partitions, Violations =	222
Routed	43/160 Partitions, Violations =	221
Routed	44/160 Partitions, Violations =	221
Routed	45/160 Partitions, Violations =	221
Routed	46/160 Partitions, Violations =	220
Routed	47/160 Partitions, Violations =	215
Routed	48/160 Partitions, Violations =	213
Routed	49/160 Partitions, Violations =	213
Routed	50/160 Partitions, Violations =	208
Routed	51/160 Partitions, Violations =	208
Routed	52/160 Partitions, Violations =	203
Routed	53/160 Partitions, Violations =	203
Routed	54/160 Partitions, Violations =	203
Routed	55/160 Partitions, Violations =	198
Routed	56/160 Partitions, Violations =	198
Routed	57/160 Partitions, Violations =	198
Routed	58/160 Partitions, Violations =	198
Routed	59/160 Partitions, Violations =	195
Routed	60/160 Partitions, Violations =	194
Routed	61/160 Partitions, Violations =	192
Routed	62/160 Partitions, Violations =	188
Routed	63/160 Partitions, Violations =	183
Routed	64/160 Partitions, Violations =	183
Routed	65/160 Partitions, Violations =	183
Routed	66/160 Partitions, Violations =	183
Routed	67/160 Partitions, Violations =	182
Routed	68/160 Partitions, Violations =	182
Routed	69/160 Partitions, Violations =	174
Routed	70/160 Partitions, Violations =	171
Routed	71/160 Partitions, Violations =	166
Routed	72/160 Partitions, Violations =	159
Routed	73/160 Partitions, Violations =	159
Routed	74/160 Partitions, Violations =	159
Routed	75/160 Partitions, Violations =	159
Routed	76/160 Partitions, Violations =	156
Routed	77/160 Partitions, Violations =	155
Routed	78/160 Partitions, Violations =	150
Routed	79/160 Partitions, Violations =	148
Routed	80/160 Partitions, Violations =	148
Routed	81/160 Partitions, Violations =	139
Routed	82/160 Partitions, Violations =	139
Routed	83/160 Partitions, Violations =	137
Routed	84/160 Partitions, Violations =	136
Routed	85/160 Partitions, Violations =	136
Routed	86/160 Partitions, Violations =	136
Routed	87/160 Partitions, Violations =	132
Routed	88/160 Partitions, Violations =	132
Routed	89/160 Partitions, Violations =	131
Routed	90/160 Partitions, Violations =	127
Routed	91/160 Partitions, Violations =	113
Routed	92/160 Partitions, Violations =	113
Routed	93/160 Partitions, Violations =	113
Routed	94/160 Partitions, Violations =	110
Routed	95/160 Partitions, Violations =	110
Routed	96/160 Partitions, Violations =	110
Routed	97/160 Partitions, Violations =	105
Routed	98/160 Partitions, Violations =	102
Routed	99/160 Partitions, Violations =	94
Routed	100/160 Partitions, Violations =	94
Routed	101/160 Partitions, Violations =	94
Routed	102/160 Partitions, Violations =	94
Routed	103/160 Partitions, Violations =	81
Routed	104/160 Partitions, Violations =	81
Routed	105/160 Partitions, Violations =	79
Routed	106/160 Partitions, Violations =	79
Routed	107/160 Partitions, Violations =	79
Routed	108/160 Partitions, Violations =	74
Routed	109/160 Partitions, Violations =	74
Routed	110/160 Partitions, Violations =	74
Routed	111/160 Partitions, Violations =	72
Routed	112/160 Partitions, Violations =	64
Routed	113/160 Partitions, Violations =	61
Routed	114/160 Partitions, Violations =	61
Routed	115/160 Partitions, Violations =	59
Routed	116/160 Partitions, Violations =	59
Routed	117/160 Partitions, Violations =	55
Routed	118/160 Partitions, Violations =	55
Routed	119/160 Partitions, Violations =	55
Routed	120/160 Partitions, Violations =	53
Routed	121/160 Partitions, Violations =	53
Routed	122/160 Partitions, Violations =	51
Routed	123/160 Partitions, Violations =	50
Routed	124/160 Partitions, Violations =	50
Routed	125/160 Partitions, Violations =	50
Routed	126/160 Partitions, Violations =	45
Routed	127/160 Partitions, Violations =	45
Routed	128/160 Partitions, Violations =	37
Routed	129/160 Partitions, Violations =	37
Routed	130/160 Partitions, Violations =	36
Routed	131/160 Partitions, Violations =	36
Routed	132/160 Partitions, Violations =	35
Routed	133/160 Partitions, Violations =	33
Routed	134/160 Partitions, Violations =	33
Routed	135/160 Partitions, Violations =	33
Routed	136/160 Partitions, Violations =	27
Routed	137/160 Partitions, Violations =	26
Routed	138/160 Partitions, Violations =	26
Routed	139/160 Partitions, Violations =	26
Routed	140/160 Partitions, Violations =	26
Routed	141/160 Partitions, Violations =	26
Routed	142/160 Partitions, Violations =	24
Routed	143/160 Partitions, Violations =	24
Routed	144/160 Partitions, Violations =	22
Routed	145/160 Partitions, Violations =	21
Routed	146/160 Partitions, Violations =	21
Routed	147/160 Partitions, Violations =	21
Routed	148/160 Partitions, Violations =	12
Routed	149/160 Partitions, Violations =	9
Routed	150/160 Partitions, Violations =	7
Routed	151/160 Partitions, Violations =	7
Routed	152/160 Partitions, Violations =	7
Routed	153/160 Partitions, Violations =	7
Routed	154/160 Partitions, Violations =	7
Routed	155/160 Partitions, Violations =	4
Routed	156/160 Partitions, Violations =	3
Routed	157/160 Partitions, Violations =	3
Routed	158/160 Partitions, Violations =	3
Routed	159/160 Partitions, Violations =	2
Routed	160/160 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 1] Elapsed real time: 0:01:03 
[Iter 1] Elapsed cpu  time: sys=0:00:02 usr=0:08:02 total=0:08:05
[Iter 1] Stage (MB): Used   66  Alloctr   67  Proc    0 
[Iter 1] Total (MB): Used  189  Alloctr  193  Proc 6215 

End DR iteration 1 with 160 parts

Start DR iteration 2: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 2] Elapsed real time: 0:01:04 
[Iter 2] Elapsed cpu  time: sys=0:00:03 usr=0:08:04 total=0:08:07
[Iter 2] Stage (MB): Used   66  Alloctr   67  Proc    0 
[Iter 2] Total (MB): Used  189  Alloctr  193  Proc 6215 

End DR iteration 2 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:01:04 
[DR] Elapsed cpu  time: sys=0:00:03 usr=0:08:04 total=0:08:07
[DR] Stage (MB): Used   12  Alloctr   14  Proc    0 
[DR] Total (MB): Used  136  Alloctr  140  Proc 6215 
[DR: Done] Elapsed real time: 0:01:04 
[DR: Done] Elapsed cpu  time: sys=0:00:03 usr=0:08:04 total=0:08:07
[DR: Done] Stage (MB): Used   12  Alloctr   14  Proc    0 
[DR: Done] Total (MB): Used  136  Alloctr  140  Proc 6215 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    1067764 micron
Total Number of Contacts =             439886
Total Number of Wires =                448637
Total Number of PtConns =              24978
Total Number of Routed Wires =       448637
Total Routed Wire Length =           1064893 micron
Total Number of Routed Contacts =       439886
	Layer                 M1 :      34198 micron
	Layer                 M2 :     322504 micron
	Layer                 M3 :     311743 micron
	Layer                 M4 :     189557 micron
	Layer                 M5 :     176085 micron
	Layer                 M6 :      33677 micron
	Layer                 M7 :          0 micron
	Layer                 M8 :          0 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via            VIA56SQ_C :       3622
	Via            VIA45SQ_C :         14
	Via       VIA45SQ_C(rot) :      22897
	Via            VIA34SQ_C :      41134
	Via       VIA34SQ_C(rot) :        381
	Via            VIA23SQ_C :       2642
	Via       VIA23SQ_C(rot) :     180217
	Via           VIA23BAR_C :          1
	Via      VIA23BAR_C(rot) :          2
	Via   VIA23SQ_C(rot)_1x2 :         57
	Via     VIA23SQ(rot)_1x2 :        213
	Via          VIA23SQ_1x2 :          1
	Via            VIA12SQ_C :      46365
	Via       VIA12SQ_C(rot) :       1191
	Via           VIA12BAR_C :      49586
	Via      VIA12BAR_C(rot) :       1214
	Via             VIA12BAR :        555
	Via        VIA12BAR(rot) :       3498
	Via        VIA12SQ_C_2x1 :      58010
	Via   VIA12SQ_C(rot)_1x2 :        108
	Via   VIA12SQ_C(rot)_2x1 :          6
	Via        VIA12SQ_C_1x2 :          1
	Via          VIA12SQ_2x1 :      22576
	Via     VIA12SQ(rot)_1x2 :       5593
	Via     VIA12SQ(rot)_2x1 :          1
	Via     VIA12SQ(rot)_1x4 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 19.68% (86567 / 439886 vias)
 
    Layer VIA1       = 45.73% (86296  / 188705  vias)
        Weight 1     = 45.73% (86296   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 54.27% (102409  vias)
    Layer VIA2       =  0.15% (271    / 183133  vias)
        Weight 1     =  0.15% (271     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.85% (182862  vias)
    Layer VIA3       =  0.00% (0      / 41515   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (41515   vias)
    Layer VIA4       =  0.00% (0      / 22911   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22911   vias)
    Layer VIA5       =  0.00% (0      / 3622    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3622    vias)
 
  Total double via conversion rate    = 19.68% (86567 / 439886 vias)
 
    Layer VIA1       = 45.73% (86296  / 188705  vias)
    Layer VIA2       =  0.15% (271    / 183133  vias)
    Layer VIA3       =  0.00% (0      / 41515   vias)
    Layer VIA4       =  0.00% (0      / 22911   vias)
    Layer VIA5       =  0.00% (0      / 3622    vias)
 
  The optimized via conversion rate based on total routed via count = 19.68% (86567 / 439886 vias)
 
    Layer VIA1       = 45.73% (86296  / 188705  vias)
        Weight 1     = 45.73% (86296   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 54.27% (102409  vias)
    Layer VIA2       =  0.15% (271    / 183133  vias)
        Weight 1     =  0.15% (271     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.85% (182862  vias)
    Layer VIA3       =  0.00% (0      / 41515   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (41515   vias)
    Layer VIA4       =  0.00% (0      / 22911   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22911   vias)
    Layer VIA5       =  0.00% (0      / 3622    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3622    vias)
 

Total number of nets = 54646
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
Information: Ending 'route_auto' (FLW-8001)
Information: Time: 2024-09-09 12:18:55 / Session: 0.36 hr / Command: 0.03 hr / Memory: 2602 MB (FLW-8100)
route_opt
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2024-09-09 12:18:55 / Session: 0.36 hr / Command: 0.00 hr / Memory: 2602 MB (FLW-8100)
INFO: route_opt running in balanced mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: Freeing timing information from routing. (ZRT-574)
Route-opt command begin                   CPU:  4095 s (  1.14 hr )  ELAPSE:  1281 s (  0.36 hr )  MEM-PEAK:  2601 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Dynamic Scenario ASR Mode:  0
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/clock_opt.design'. (TIM-125)
Information: Design MYTOP has 54646 nets, 0 global routed, 54644 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'MYTOP'. (NEX-022)
---extraction options---
Corner: default
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: MYTOP 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 54644 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 54644, routed nets = 54644, across physical hierarchy nets = 0, parasitics cached nets = 54644, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt timing update complete          CPU:  4133 s (  1.15 hr )  ELAPSE:  1287 s (  0.36 hr )  MEM-PEAK:  2601 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 7 ****
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0579     0.1023      4   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0579     0.1023   0.1023      4   0.0000     0.0000      0        0     0.0000      249 39945850880
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0579     0.1023   0.1023      4   0.0000     0.0000      0        0     0.0000      249 39945850880    136738.11      49077
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0579     0.1023   0.1023      4   0.0000     0.0000      0        0      249 39945850880    136738.11      49077
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
Route-opt initialization complete         CPU:  4187 s (  1.16 hr )  ELAPSE:  1296 s (  0.36 hr )  MEM-PEAK:  2601 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 47485 total shapes.
Layer M2: cached 132 shapes out of 233188 total shapes.
Cached 21120 vias out of 479310 total vias.
Total 0.5022 seconds to build cellmap data
Total 1.5960 seconds to load 49077 cell instances into cellmap
Moveable cells: 49054; Application fixed cells: 23; Macro cells: 0; User fixed cells: 0
54620 out of 54696 data nets are detail routed, 24 out of 24 clock nets are detail routed and total 54720 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 1.6664, cell height 1.6720, cell area 2.7862 for total 49077 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)


Route-opt optimization Phase 2 Iter  1          0.15        0.15      0.00      1739     136738.11  39945850880.00       49077              0.36      2601

Route-opt optimization Phase 3 Iter  1          0.15        0.15      0.00      1739     136735.83  39945342976.00       49076              0.36      2601

Route-opt optimization Phase 4 Iter  1          0.15        0.15      0.00      1739     136722.36  39926235136.00       49076              0.36      2601
Route-opt optimization Phase 4 Iter  2          0.15        0.15      0.00        84     137605.50  40442159104.00       49076              0.36      2601
Route-opt optimization Phase 4 Iter  3          0.15        0.15      0.00        84     137605.50  40442159104.00       49076              0.36      2601


Route-opt optimization Phase 6 Iter  1          0.15        0.15      0.00        77     137605.50  40442159104.00       49362              0.36      2601
Route-opt optimization Phase 6 Iter  2          0.15        0.15      0.00        77     137609.31  40448872448.00       49362              0.36      2601
Route-opt optimization Phase 6 Iter  3          0.15        0.15      0.00        77     137609.06  40450433024.00       49362              0.36      2601
Route-opt optimization Phase 6 Iter  4          0.15        0.15      0.00        77     137609.31  40450686976.00       49362              0.36      2601
Route-opt optimization Phase 6 Iter  5          0.15        0.15      0.00        77     137609.58  40452194304.00       49362              0.36      2601
Route-opt optimization Phase 6 Iter  6          0.15        0.15      0.00        77     137609.58  40452263936.00       49362              0.36      2601
Route-opt optimization Phase 6 Iter  7          0.15        0.15      0.00        77     137609.58  40452263936.00       49362              0.36      2601
Route-opt optimization Phase 6 Iter  8          0.15        0.15      0.00        77     137609.06  40450998272.00       49362              0.36      2601
Route-opt optimization Phase 6 Iter  9          0.15        0.15      0.00        77     137609.06  40450998272.00       49362              0.36      2601
Route-opt optimization Phase 6 Iter 10          0.15        0.15      0.00        77     137609.06  40450998272.00       49362              0.36      2601
Route-opt optimization Phase 6 Iter 11          0.15        0.15      0.00        77     137609.06  40450998272.00       49362              0.36      2601
Route-opt optimization Phase 6 Iter 12          0.15        0.15      0.00        77     137609.06  40450998272.00       49362              0.36      2601
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 6 Iter 13          0.15        0.15      0.00        77     137609.06  40450998272.00       49362              0.36      2601
Route-opt optimization Phase 6 Iter 14          0.15        0.15      0.00        77     137609.06  40450998272.00       49362              0.36      2601
Route-opt optimization Phase 6 Iter 15          0.15        0.15      0.00        77     137609.06  40450998272.00       49362              0.36      2601
Route-opt optimization Phase 6 Iter 16          0.15        0.15      0.00        77     137609.06  40450998272.00       49362              0.36      2601

Route-opt optimization Phase 7 Iter  1          0.15        0.15      0.00        77     137609.06  40450998272.00       49362              0.37      2601
Route-opt optimization Phase 7 Iter  2          0.15        0.15      0.00        77     137611.09  40451719168.00       49362              0.37      2601

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00        77     137611.09  40451719168.00       49362              0.37      2601
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 9 Iter  1          0.00        0.00      0.00        77     137611.09  40451719168.00       49362              0.37      2601
Route-opt optimization Phase 9 Iter  2          0.00        0.00      0.00        77     137611.09  40451719168.00       49362              0.37      2601
Route-opt optimization Phase 9 Iter  3          0.00        0.00      0.00        77     137611.09  40451719168.00       49362              0.37      2601
Route-opt optimization Phase 9 Iter  4          0.00        0.00      0.00        77     137611.09  40451719168.00       49362              0.37      2601
Route-opt optimization Phase 9 Iter  5          0.00        0.00      0.00        77     137611.09  40451719168.00       49362              0.37      2601
Route-opt optimization Phase 9 Iter  6          0.00        0.00      0.00        77     137611.09  40451719168.00       49362              0.37      2601
Route-opt optimization Phase 9 Iter  7          0.00        0.00      0.00        77     137611.09  40451719168.00       49362              0.37      2601
Route-opt optimization Phase 9 Iter  8          0.00        0.00      0.00        77     137611.09  40451719168.00       49362              0.37      2601

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 10 Iter  1         0.00        0.00      0.00        77     137611.09  40451719168.00       49362              0.37      2601
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 11 Iter  1         0.00        0.00      0.00        77     137611.09  40451719168.00       49362              0.37      2601
Route-opt optimization Phase 11 Iter  2         0.00        0.00      0.00        77     137583.14  40419782656.00       49362              0.37      2601

Route-opt optimization Phase 12 Iter  1         0.00        0.00      0.00        77     137580.86  40412905472.00       49362              0.37      2601

Route-opt optimization Phase 13 Iter  1         0.00        0.00      0.00        77     137070.03  40144498688.00       49179              0.37      2601
Route-opt optimization Phase 13 Iter  2         0.00        0.00      0.00        77     137070.03  40144498688.00       49179              0.37      2601

Route-opt optimization complete                 0.00        0.00      0.00        77     137070.03  40144498688.00       49179              0.37      2601

Route-opt route preserve complete         CPU:  4403 s (  1.22 hr )  ELAPSE:  1343 s (  0.37 hr )  MEM-PEAK:  2601 MB
INFO: Sending timing info to router
Generating Timing information  
Design  Scenario default (Mode default Corner default)
Generating Timing information  ... Done
Information: The net parasitics of block MYTOP are cleared. (TIM-123)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 47938 total shapes.
Layer M2: cached 132 shapes out of 233977 total shapes.
Cached 21120 vias out of 481222 total vias.

Legalizing Top Level Design MYTOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0985 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 67 ref cells (3 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      181977        49179        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (8 sec)
Legalization complete (14 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  49179
number of references:                67
number of site rows:                255
number of locations attempted:  1396162
number of locations failed:      590136  (42.3%)

Legality of references at locations:
63 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
 10626     177373     75848 ( 42.8%)     132557     61686 ( 46.5%)  OA21X1_LVT
  5206     101803     62044 ( 60.9%)      84714     50065 ( 59.1%)  AOI222X1_LVT
  5272      84174     48554 ( 57.7%)      61094     35171 ( 57.6%)  FADDX1_LVT
 10183     155536     34887 ( 22.4%)      93635     25899 ( 27.7%)  NAND2X0_LVT
  8424     129118     31873 ( 24.7%)      77287     23638 ( 30.6%)  INVX0_LVT
  2180      40084     24899 ( 62.1%)      31974     20016 ( 62.6%)  DFFARX1_LVT
   776      15106      8654 ( 57.3%)      11481      7320 ( 63.8%)  MUX21X1_LVT
   961      17308      6883 ( 39.8%)      12492      5540 ( 44.3%)  NOR2X0_LVT
   964      15838      7008 ( 44.2%)      11089      4894 ( 44.1%)  XNOR2X1_LVT
  1205      21337      7058 ( 33.1%)      13697      4761 ( 34.8%)  NBUFFX8_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         32        22 ( 68.8%)         32        21 ( 65.6%)  AO222X2_LVT
     2         32        19 ( 59.4%)         24        18 ( 75.0%)  OA221X2_LVT
     1         32        20 ( 62.5%)         32        22 ( 68.8%)  OA222X2_LVT
  2180      40084     24899 ( 62.1%)      31974     20016 ( 62.6%)  DFFARX1_LVT
     6        111        65 ( 58.6%)        103        67 ( 65.0%)  OA222X1_LVT
    60       1203       714 ( 59.4%)       1083       677 ( 62.5%)  MUX21X2_LVT
     2         40        24 ( 60.0%)         16        10 ( 62.5%)  XOR2X2_LVT
  5206     101803     62044 ( 60.9%)      84714     50065 ( 59.1%)  AOI222X1_LVT
   776      15106      8654 ( 57.3%)      11481      7320 ( 63.8%)  MUX21X1_LVT
     1         24        13 ( 54.2%)         16        11 ( 68.8%)  AND2X2_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       49156 (538524 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.149 um ( 0.09 row height)
rms weighted cell displacement:   0.149 um ( 0.09 row height)
max cell displacement:            3.358 um ( 2.01 row height)
avg cell displacement:            0.018 um ( 0.01 row height)
avg weighted cell displacement:   0.018 um ( 0.01 row height)
number of cells moved:             1111
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U9/ctmTdsLR_2_42327 (NAND2X0_LVT)
  Input location: (109.528,20)
  Legal location: (109.224,23.344)
  Displacement:   3.358 um ( 2.01 row height)
Cell: U1/ctmTdsLR_2_14476 (OA21X1_LVT)
  Input location: (323.088,302.568)
  Legal location: (323.088,299.224)
  Displacement:   3.344 um ( 2.00 row height)
Cell: U9/U2731 (AOI21X1_LVT)
  Input location: (32.16,21.672)
  Legal location: (28.968,21.672)
  Displacement:   3.192 um ( 1.91 row height)
Cell: U0/ctmTdsLR_2_11695 (OA21X1_LVT)
  Input location: (129.288,250.736)
  Legal location: (126.552,250.736)
  Displacement:   2.736 um ( 1.64 row height)
Cell: U0/U6069 (AOI222X1_LVT)
  Input location: (108.92,411.248)
  Legal location: (106.336,411.248)
  Displacement:   2.584 um ( 1.55 row height)
Cell: U1/U1750 (AOI222X1_LVT)
  Input location: (407.904,247.392)
  Legal location: (410.488,247.392)
  Displacement:   2.584 um ( 1.55 row height)
Cell: U0/U4641 (AOI222X1_LVT)
  Input location: (106.336,366.104)
  Legal location: (108.92,366.104)
  Displacement:   2.584 um ( 1.55 row height)
Cell: U9/U876 (AOI222X1_LVT)
  Input location: (145.248,66.816)
  Legal location: (147.832,66.816)
  Displacement:   2.584 um ( 1.55 row height)
Cell: U9/U4664 (AOI222X1_LVT)
  Input location: (99.192,150.416)
  Legal location: (96.608,150.416)
  Displacement:   2.584 um ( 1.55 row height)
Cell: U1/U2937 (AOI222X1_LVT)
  Input location: (410.488,325.976)
  Legal location: (407.904,325.976)
  Displacement:   2.584 um ( 1.55 row height)

Legalization succeeded.
Total Legalizer CPU: 17.271
Total Legalizer Wall Time: 16.764
----------------------------------------------------------------

Route-opt legalization complete           CPU:  4427 s (  1.23 hr )  ELAPSE:  1367 s (  0.38 hr )  MEM-PEAK:  2601 MB
****************************************
Report : Power/Ground Connection Summary
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:20:22 2024
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 49027/49179
Ground net VSS                49027/49179
--------------------------------------------------------------------------------
Information: connections of 304 power/ground pin(s) are created or changed.
Successfully added cut lay CO
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIA4
Successfully added cut lay VIA5
Successfully added cut lay VIA6
Successfully added cut lay VIA7
Successfully added cut lay VIA8
Successfully added cut lay VIARDL
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Warning: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
track auto-fill added 2 tracks on M1
track auto-fill added 2 tracks on M2
track auto-fill added 2 tracks on M3
track auto-fill added 2 tracks on M4
track auto-fill added 2 tracks on M5
track auto-fill added 2 tracks on M6
track auto-fill added 2 tracks on M7
track auto-fill added 2 tracks on M8
track auto-fill added 2 tracks on M9
track auto-fill added 1 tracks on MRDL
Found 0 pin access route guide groups.
Info: number of net_type_blockage: 0 
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Total number of nets = 54748, of which 0 are not extracted
Total number of open nets = 2410, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:02 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DBIn Done] Stage (MB): Used  113  Alloctr  114  Proc    0 
[DBIn Done] Total (MB): Used  116  Alloctr  118  Proc 7239 
[ECO: DbIn With Extraction] Elapsed real time: 0:00:02 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[ECO: DbIn With Extraction] Stage (MB): Used  111  Alloctr  112  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used  114  Alloctr  116  Proc 7239 
[ECO: Analysis] Elapsed real time: 0:00:02 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[ECO: Analysis] Stage (MB): Used  111  Alloctr  112  Proc    0 
[ECO: Analysis] Total (MB): Used  114  Alloctr  116  Proc 7239 
Num of eco nets = 54748
Num of open eco nets = 2410
[ECO: Init] Elapsed real time: 0:00:02 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[ECO: Init] Stage (MB): Used  117  Alloctr  118  Proc    0 
[ECO: Init] Total (MB): Used  120  Alloctr  122  Proc 7239 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  124  Alloctr  126  Proc 7239 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.aggressive_blockage_via_modeling                 :	 false               
common.allow_connection_to_stripe_covered_secondary_pg_pin:	 false               
common.allow_pg_as_shield                               :	 true                
common.allow_tie_off_connect_to_shield                  :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_with_pin_width_on_macros                 :	 false               
common.connect_with_pin_width_on_macros_effort_level    :	 low                 
common.connect_with_pin_width_on_top_level_ports        :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.continue_with_frozen_global_route                :	 false               
common.create_floating_shields                          :	 false               
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.crosstalk_effort_level                           :	 low                 
common.dbin_enable_safe_via_array_reading               :	 true                
common.debug_read_patterned_metal_shapes                :	 true                
common.derive_connect_within_pin_via_region             :	 false               
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_aggressive_stack_range_over_max_stack_level_fixing:	 false               
common.enable_multi_thread                              :	 true                
common.enable_non_zero_blockage_ek_block                :	 false               
common.enable_pin_width_connection                      :	 false               
common.enable_single_connection_for_var_width           :	 true                
common.enable_via_extension_blocking_for_blockage       :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_custom_via_def_with_no_vias               :	 false               
common.filter_redundant_via_mapping                     :	 true                
common.floorplan_aware_hier_va_gr                       :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.forbid_odd_pitch_jog_by_layer_name               :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_soft_drc_at_final_eco_stage               :	 false               
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_secondary_pg_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.no_merge_ndr_rule_for_single_connection          :	 false               
common.number_of_secondary_pg_pin_connections           :	 0                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.optimize_big_via_for_pin_access                  :	 false               
common.optimize_for_dense_pin_access                    :	 false               
common.optimize_for_fat_pin_access                      :	 true                
common.optimize_for_pin_access                          :	 false               
common.pg_shield_distance_threshold                     :	 0                   
common.pin_spacing_control_mode                         :	 true                
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 off                 
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.prevent_bridge_pattern                           :	 {secondary_pg false} {clock false}
common.process_design_masters_in_dbin                   :	 false               
common.process_pg_augmentation_shapes                   :	 false               
common.prune_orphaned_and_floating_nets_shapes_mode     :	 none                
common.query_based_shield_ratio_reporting               :	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.reconnect_pin_after_shield_modification          :	 false               
common.reduce_shield_same_net_drcs                      :	 false               
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.secondary_pg_pin_effort_level                    :	 hard                
common.separate_tie_off_from_secondary_pg               :	 false               
common.shield_tie_off_max_detail_route_iteration        :	 3                   
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.skip_pg_augmentation_rects                       :	 false               
common.skip_pg_augmentation_wires_and_vias              :	 false               
common.skip_pnet_ignore_shapes                          :	 false               
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.35                
common.tie_all_out_of_boundary_via_ladder_ports         :	 false               
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.track_use_area                                   :	 false               
common.track_width_constraint_relaxed_mode              :	 0                   
common.treat_all_analog_nets_as_signal_nets_for_routing :	 false               
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_all_scan_nets_as_signal_nets_for_routing   :	 true                
common.treat_rectangles_as_routes                       :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.use_min_shield_length_as_ndr_spacing_length_threshold:	 false               
common.use_weighted_secondary_pg_pin_count              :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_ndr_mode                              :	 full                
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.voltage_area_aware                               :	 relaxed             
common.weighted_number_of_secondary_pg_pin_connections  :	 0                   
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.global.*'
global.advance_node_timing_cost_enhancement             :	 0                   
global.auto_gcell                                       :	 true                
global.bail_out_for_high_congestion                     :	 false               
global.cgr_runtime_improvement                          :	 true                
global.clock_ndr_enhancement                            :	 true                
global.coarse_grid_refinement                           :	 true                
global.congestion_consistent_mode                       :	 true                
global.connect_pins_outside_routing_corridor            :	 true                
global.crosstalk_driven                                 :	 false               
global.custom_track_modeling_enhancement                :	 false               
global.deterministic                                    :	 off                 
global.disallow_routing_over_blocked_gcells             :	 soft                
global.double_pattern_utilization_by_layer_name         :	                     
global.effort_level                                     :	 medium              
global.enable_clock_routing_wide_ndr_flow               :	 false               
global.enforce_macro_track_utilization                  :	 false               
global.exclude_blocked_gcells_from_congestion_report    :	 false               
global.export_soft_congestion_maps                      :	 false               
global.extra_blocked_layer_utilization_reduction        :	 0                   
global.fast_congestion_estimation                       :	 false               
global.force_full_effort                                :	 false               
global.force_rerun_after_global_route_opt               :	 false               
global.improve_pg_connection_at_partition_boundary      :	 false               
global.insert_gr_via_ladders                            :	 false               
global.interactive_mode_insert_gr_via_ladders           :	 false               
global.interactive_multithread_mode                     :	 true                
global.macro_area_iterations                            :	 0                   
global.macro_boundary_track_utilization                 :	 100                 
global.macro_boundary_width                             :	 5                   
global.macro_corner_track_utilization                   :	 100                 
global.ndr_dr_shape_as_blockage                         :	 true                
global.pin_access_factor                                :	 1                   
global.place_mode_search_area_bloat                     :	 off                 
global.report_congestion_enable_cell_snapping           :	 false               
global.report_congestion_ignore_buffers                 :	 false               
global.river_routing_extra_effort                       :	 false               
global.routing_corridor_fast_mode                       :	 true                
global.rtla_congestion_estimation                       :	 false               
global.skip_congestion_map_normalization                :	 false               
global.span_pg_blk_nbr                                  :	 true                
global.stats_silent_mode                                :	 true                
global.timing_driven                                    :	 true                
global.timing_driven_effort_level                       :	 high                
global.tuned_rvi_demand                                 :	 true                
global.use_partially_blocked_track_on_zero_cap_gcell    :	 false               
global.via_cut_modeling                                 :	 false               
global.via_density                                      :	 0                   
global.via_optimization                                 :	 true                
global.voltage_area_corner_track_utilization            :	 100                 
global.wire_hugging_bias_enhancement                    :	 true                

Begin global routing.
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,466.82,466.36)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used  142  Alloctr  144  Proc 7239 
Net statistics:
Total number of nets     = 54748
Number of nets to route  = 2410
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-low = 1
2410 nets are partially connected,
 of which 2410 are detail routed and 220 are global routed.
52338 nets are fully connected,
 of which 52272 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Build All Nets] Total (MB): Used  164  Alloctr  167  Proc 7239 
Average gCell capacity  2.92	 on layer (1)	 M1
Average gCell capacity  9.26	 on layer (2)	 M2
Average gCell capacity  5.22	 on layer (3)	 M3
Average gCell capacity  5.41	 on layer (4)	 M4
Average gCell capacity  2.64	 on layer (5)	 M5
Average gCell capacity  2.69	 on layer (6)	 M6
Average gCell capacity  1.11	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 11.00	 on layer (1)	 M1
Average number of tracks per gCell 11.01	 on layer (2)	 M2
Average number of tracks per gCell 5.50	 on layer (3)	 M3
Average number of tracks per gCell 5.51	 on layer (4)	 M4
Average number of tracks per gCell 2.75	 on layer (5)	 M5
Average number of tracks per gCell 2.76	 on layer (6)	 M6
Average number of tracks per gCell 1.38	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.70	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 MRDL
Number of gCells = 778410
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:01 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion map] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build Congestion map] Total (MB): Used  175  Alloctr  178  Proc 7239 
Net Count 2410, Total HPWL 126823 microns
HPWL   0 ~  100 microns: Net Count     1846	Total HPWL      30568 microns
HPWL 100 ~  200 microns: Net Count      424	Total HPWL      61982 microns
HPWL 200 ~  300 microns: Net Count      125	Total HPWL      29011 microns
HPWL 300 ~  400 microns: Net Count       13	Total HPWL       4338 microns
HPWL 400 ~  500 microns: Net Count        1	Total HPWL        422 microns
HPWL 500 ~  600 microns: Net Count        1	Total HPWL        500 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   36  Alloctr   37  Proc    0 
[End of Build Data] Total (MB): Used  176  Alloctr  179  Proc 7239 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:02 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  352  Alloctr  355  Proc 7239 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  354  Alloctr  357  Proc 7239 
Initial. Routing result:
Initial. Both Dirs: Overflow =  8339 Max = 7 GRCs =  9676 (6.22%)
Initial. H routing: Overflow =  7908 Max = 6 (GRCs =  4) GRCs =  9194 (11.81%)
Initial. V routing: Overflow =   430 Max = 7 (GRCs =  1) GRCs =   482 (0.62%)
Initial. M1         Overflow =   346 Max = 4 (GRCs =  1) GRCs =   297 (0.38%)
Initial. M2         Overflow =   246 Max = 7 (GRCs =  1) GRCs =   271 (0.35%)
Initial. M3         Overflow =  7188 Max = 6 (GRCs =  4) GRCs =  8501 (10.92%)
Initial. M4         Overflow =   183 Max = 2 (GRCs = 12) GRCs =   210 (0.27%)
Initial. M5         Overflow =   374 Max = 3 (GRCs =  5) GRCs =   396 (0.51%)
Initial. M6         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       93.0 3.11 0.24 1.15 0.12 0.61 0.33 0.36 0.23 0.04 0.35 0.00 0.00 0.37
M2       18.4 7.72 7.87 14.0 6.83 17.3 14.5 8.28 3.86 0.48 0.52 0.05 0.02 0.04
M3       13.6 5.05 0.00 6.84 0.00 5.69 17.5 0.02 26.1 0.00 18.7 1.52 2.43 2.44
M4       28.5 19.0 0.61 18.8 0.00 8.57 14.5 0.48 6.95 0.00 2.21 0.04 0.08 0.05
M5       23.3 0.00 0.00 11.6 0.00 8.74 20.7 0.00 0.00 0.00 35.2 0.00 0.00 0.39
M6       76.4 0.00 0.00 14.0 0.00 5.01 4.05 0.00 0.00 0.00 0.40 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    56.5 4.38 1.10 8.36 0.87 5.76 9.00 1.15 4.66 0.07 7.21 0.20 0.32 0.41


Initial. Total Wire Length = 2723.96
Initial. Layer M1 wire length = 249.43
Initial. Layer M2 wire length = 1116.36
Initial. Layer M3 wire length = 1291.56
Initial. Layer M4 wire length = 18.94
Initial. Layer M5 wire length = 47.39
Initial. Layer M6 wire length = 0.27
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 3828
Initial. Via VIA12SQ_C count = 1932
Initial. Via VIA23SQ_C count = 1560
Initial. Via VIA34SQ_C count = 192
Initial. Via VIA45SQ_C count = 114
Initial. Via VIA56SQ_C count = 30
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Sep  9 12:20:30 2024
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  354  Alloctr  357  Proc 7239 
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
phase1. Routing result:
phase1. Both Dirs: Overflow =  8133 Max = 7 GRCs =  9622 (6.18%)
phase1. H routing: Overflow =  7706 Max = 4 (GRCs = 10) GRCs =  9143 (11.75%)
phase1. V routing: Overflow =   427 Max = 7 (GRCs =  1) GRCs =   479 (0.62%)
phase1. M1         Overflow =   331 Max = 3 (GRCs =  5) GRCs =   292 (0.38%)
phase1. M2         Overflow =   246 Max = 7 (GRCs =  1) GRCs =   270 (0.35%)
phase1. M3         Overflow =  7002 Max = 4 (GRCs = 10) GRCs =  8456 (10.86%)
phase1. M4         Overflow =   180 Max = 2 (GRCs = 11) GRCs =   208 (0.27%)
phase1. M5         Overflow =   372 Max = 3 (GRCs =  5) GRCs =   395 (0.51%)
phase1. M6         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       93.0 3.13 0.25 1.15 0.12 0.61 0.34 0.35 0.24 0.04 0.35 0.00 0.00 0.36
M2       18.4 7.70 7.86 14.0 6.82 17.3 14.5 8.32 3.89 0.49 0.52 0.05 0.01 0.04
M3       13.6 5.05 0.00 6.82 0.00 5.69 17.5 0.02 26.1 0.00 18.8 1.50 2.40 2.37
M4       28.4 19.0 0.61 18.8 0.00 8.57 14.5 0.48 6.97 0.00 2.21 0.04 0.08 0.05
M5       23.2 0.00 0.00 11.6 0.00 8.74 20.6 0.00 0.00 0.00 35.3 0.00 0.00 0.39
M6       76.4 0.00 0.00 14.0 0.00 5.01 4.05 0.00 0.00 0.00 0.40 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    57.3 4.29 1.07 8.19 0.85 5.65 8.82 1.13 4.58 0.07 7.09 0.20 0.31 0.40


phase1. Total Wire Length = 3201.93
phase1. Layer M1 wire length = 286.08
phase1. Layer M2 wire length = 1577.46
phase1. Layer M3 wire length = 1212.09
phase1. Layer M4 wire length = 55.43
phase1. Layer M5 wire length = 70.60
phase1. Layer M6 wire length = 0.27
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 3884
phase1. Via VIA12SQ_C count = 1954
phase1. Via VIA23SQ_C count = 1525
phase1. Via VIA34SQ_C count = 241
phase1. Via VIA45SQ_C count = 134
phase1. Via VIA56SQ_C count = 30
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Sep  9 12:20:31 2024
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  354  Alloctr  358  Proc 7239 
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
phase2. Routing result:
phase2. Both Dirs: Overflow =  8101 Max = 7 GRCs =  9604 (6.17%)
phase2. H routing: Overflow =  7673 Max = 4 (GRCs =  9) GRCs =  9126 (11.72%)
phase2. V routing: Overflow =   428 Max = 7 (GRCs =  1) GRCs =   478 (0.61%)
phase2. M1         Overflow =   332 Max = 3 (GRCs =  5) GRCs =   294 (0.38%)
phase2. M2         Overflow =   247 Max = 7 (GRCs =  1) GRCs =   269 (0.35%)
phase2. M3         Overflow =  6968 Max = 4 (GRCs =  9) GRCs =  8437 (10.84%)
phase2. M4         Overflow =   180 Max = 2 (GRCs = 11) GRCs =   208 (0.27%)
phase2. M5         Overflow =   372 Max = 3 (GRCs =  5) GRCs =   395 (0.51%)
phase2. M6         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       93.0 3.13 0.25 1.15 0.12 0.61 0.34 0.35 0.23 0.05 0.35 0.00 0.00 0.36
M2       18.4 7.70 7.85 14.0 6.82 17.3 14.5 8.33 3.90 0.50 0.52 0.05 0.01 0.04
M3       13.6 5.04 0.00 6.82 0.00 5.69 17.5 0.02 26.1 0.00 18.9 1.49 2.39 2.36
M4       28.4 19.0 0.61 18.8 0.00 8.57 14.5 0.48 6.99 0.00 2.21 0.04 0.08 0.05
M5       23.2 0.00 0.00 11.5 0.00 8.74 20.6 0.00 0.00 0.00 35.3 0.00 0.00 0.39
M6       76.4 0.00 0.00 14.0 0.00 5.01 4.05 0.00 0.00 0.00 0.41 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    57.6 4.26 1.06 8.13 0.85 5.61 8.75 1.12 4.55 0.07 7.05 0.19 0.30 0.39


phase2. Total Wire Length = 3444.47
phase2. Layer M1 wire length = 310.41
phase2. Layer M2 wire length = 1743.79
phase2. Layer M3 wire length = 1173.95
phase2. Layer M4 wire length = 113.11
phase2. Layer M5 wire length = 96.25
phase2. Layer M6 wire length = 6.96
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 3981
phase2. Via VIA12SQ_C count = 1970
phase2. Via VIA23SQ_C count = 1526
phase2. Via VIA34SQ_C count = 293
phase2. Via VIA45SQ_C count = 160
phase2. Via VIA56SQ_C count = 32
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
Total number of nets with coarse-to-detailed routing failures: 0
Number of multi gcell level routed nets = 0
[End of Whole Chip Routing] Elapsed real time: 0:00:06 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:08
[End of Whole Chip Routing] Stage (MB): Used  214  Alloctr  215  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  354  Alloctr  358  Proc 7239 
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)

Congestion utilization per direction:
Average vertical track utilization   = 35.87 %
Peak    vertical track utilization   = 129.41 %
Average horizontal track utilization = 44.55 %
Peak    horizontal track utilization = 300.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -11  Alloctr  -11  Proc    0 
[GR: Done] Total (MB): Used  343  Alloctr  347  Proc 7239 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:06 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:09
[GR: Done] Stage (MB): Used  219  Alloctr  220  Proc    0 
[GR: Done] Total (MB): Used  343  Alloctr  347  Proc 7239 
Total number of nets = 54748, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:07 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[End of Global Routing] Stage (MB): Used   44  Alloctr   46  Proc    0 
[End of Global Routing] Total (MB): Used  168  Alloctr  173  Proc 7239 
[ECO: GR] Elapsed real time: 0:00:09 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:21
[ECO: GR] Stage (MB): Used  165  Alloctr  169  Proc    0 
[ECO: GR] Total (MB): Used  168  Alloctr  173  Proc 7239 

Start track assignment

Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.aggressive_blockage_via_modeling                 :	 false               
common.allow_connection_to_stripe_covered_secondary_pg_pin:	 false               
common.allow_pg_as_shield                               :	 true                
common.allow_tie_off_connect_to_shield                  :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_with_pin_width_on_macros                 :	 false               
common.connect_with_pin_width_on_macros_effort_level    :	 low                 
common.connect_with_pin_width_on_top_level_ports        :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.continue_with_frozen_global_route                :	 false               
common.create_floating_shields                          :	 false               
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.crosstalk_effort_level                           :	 low                 
common.dbin_enable_safe_via_array_reading               :	 true                
common.debug_read_patterned_metal_shapes                :	 true                
common.derive_connect_within_pin_via_region             :	 false               
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_aggressive_stack_range_over_max_stack_level_fixing:	 false               
common.enable_multi_thread                              :	 true                
common.enable_non_zero_blockage_ek_block                :	 false               
common.enable_pin_width_connection                      :	 false               
common.enable_single_connection_for_var_width           :	 true                
common.enable_via_extension_blocking_for_blockage       :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_custom_via_def_with_no_vias               :	 false               
common.filter_redundant_via_mapping                     :	 true                
common.floorplan_aware_hier_va_gr                       :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.forbid_odd_pitch_jog_by_layer_name               :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_soft_drc_at_final_eco_stage               :	 false               
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_secondary_pg_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.no_merge_ndr_rule_for_single_connection          :	 false               
common.number_of_secondary_pg_pin_connections           :	 0                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.optimize_big_via_for_pin_access                  :	 false               
common.optimize_for_dense_pin_access                    :	 false               
common.optimize_for_fat_pin_access                      :	 true                
common.optimize_for_pin_access                          :	 false               
common.pg_shield_distance_threshold                     :	 0                   
common.pin_spacing_control_mode                         :	 true                
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 off                 
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.prevent_bridge_pattern                           :	 {secondary_pg false} {clock false}
common.process_design_masters_in_dbin                   :	 false               
common.process_pg_augmentation_shapes                   :	 false               
common.prune_orphaned_and_floating_nets_shapes_mode     :	 none                
common.query_based_shield_ratio_reporting               :	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.reconnect_pin_after_shield_modification          :	 false               
common.reduce_shield_same_net_drcs                      :	 false               
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.secondary_pg_pin_effort_level                    :	 hard                
common.separate_tie_off_from_secondary_pg               :	 false               
common.shield_tie_off_max_detail_route_iteration        :	 3                   
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.skip_pg_augmentation_rects                       :	 false               
common.skip_pg_augmentation_wires_and_vias              :	 false               
common.skip_pnet_ignore_shapes                          :	 false               
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.35                
common.tie_all_out_of_boundary_via_ladder_ports         :	 false               
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.track_use_area                                   :	 false               
common.track_width_constraint_relaxed_mode              :	 0                   
common.treat_all_analog_nets_as_signal_nets_for_routing :	 false               
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_all_scan_nets_as_signal_nets_for_routing   :	 true                
common.treat_rectangles_as_routes                       :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.use_min_shield_length_as_ndr_spacing_length_threshold:	 false               
common.use_weighted_secondary_pg_pin_count              :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_ndr_mode                              :	 full                
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.voltage_area_aware                               :	 relaxed             
common.weighted_number_of_secondary_pg_pin_connections  :	 0                   
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 true                
track.enable_blkg_improvement_for_all                   :	 false               
track.improve_overlap_optimization_for_transition_layer :	 true                
track.timing_driven                                     :	 true                

Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Read routes] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Track Assign: Read routes] Total (MB): Used  139  Alloctr  143  Proc 7239 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 9512 of 13293


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 0] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  140  Alloctr  144  Proc 7239 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[Track Assign: Iteration 1] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  140  Alloctr  144  Proc 7239 

Number of wires with overlap after iteration 1 = 7061 of 11377


Wire length and via report:
---------------------------
Number of M1 wires: 2554 		  : 0
Number of M2 wires: 5036 		 VIA12SQ_C: 3712
Number of M3 wires: 3027 		 VIA23SQ_C: 4113
Number of M4 wires: 548 		 VIA34SQ_C: 758
Number of M5 wires: 175 		 VIA45SQ_C: 244
Number of M6 wires: 37 		 VIA56SQ_C: 42
Number of M7 wires: 0 		 VIA67SQ_C: 0
Number of M8 wires: 0 		 VIA78SQ_C: 0
Number of M9 wires: 0 		 VIA89_C: 0
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 11377 		 vias: 8869

Total M1 wire length: 694.0
Total M2 wire length: 2470.2
Total M3 wire length: 2359.6
Total M4 wire length: 621.5
Total M5 wire length: 150.8
Total M6 wire length: 30.8
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 6326.8

Longest M1 wire length: 4.6
Longest M2 wire length: 12.8
Longest M3 wire length: 4.4
Longest M4 wire length: 8.8
Longest M5 wire length: 3.6
Longest M6 wire length: 6.7
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 
Total number of nets = 54748, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:07
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  132  Alloctr  137  Proc 7239 
[ECO: CDR] Elapsed real time: 0:00:12 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:27 total=0:00:28
[ECO: CDR] Stage (MB): Used  129  Alloctr  133  Proc    0 
[ECO: CDR] Total (MB): Used  132  Alloctr  137  Proc 7239 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.aggressive_blockage_via_modeling                 :	 false               
common.allow_connection_to_stripe_covered_secondary_pg_pin:	 false               
common.allow_pg_as_shield                               :	 true                
common.allow_tie_off_connect_to_shield                  :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_with_pin_width_on_macros                 :	 false               
common.connect_with_pin_width_on_macros_effort_level    :	 low                 
common.connect_with_pin_width_on_top_level_ports        :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.continue_with_frozen_global_route                :	 false               
common.create_floating_shields                          :	 false               
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.crosstalk_effort_level                           :	 low                 
common.dbin_enable_safe_via_array_reading               :	 true                
common.debug_read_patterned_metal_shapes                :	 true                
common.derive_connect_within_pin_via_region             :	 false               
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_aggressive_stack_range_over_max_stack_level_fixing:	 false               
common.enable_multi_thread                              :	 true                
common.enable_non_zero_blockage_ek_block                :	 false               
common.enable_pin_width_connection                      :	 false               
common.enable_single_connection_for_var_width           :	 true                
common.enable_via_extension_blocking_for_blockage       :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_custom_via_def_with_no_vias               :	 false               
common.filter_redundant_via_mapping                     :	 true                
common.floorplan_aware_hier_va_gr                       :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.forbid_odd_pitch_jog_by_layer_name               :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_soft_drc_at_final_eco_stage               :	 false               
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_secondary_pg_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.no_merge_ndr_rule_for_single_connection          :	 false               
common.number_of_secondary_pg_pin_connections           :	 0                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.optimize_big_via_for_pin_access                  :	 false               
common.optimize_for_dense_pin_access                    :	 false               
common.optimize_for_fat_pin_access                      :	 true                
common.optimize_for_pin_access                          :	 false               
common.pg_shield_distance_threshold                     :	 0                   
common.pin_spacing_control_mode                         :	 true                
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 off                 
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.prevent_bridge_pattern                           :	 {secondary_pg false} {clock false}
common.process_design_masters_in_dbin                   :	 false               
common.process_pg_augmentation_shapes                   :	 false               
common.prune_orphaned_and_floating_nets_shapes_mode     :	 none                
common.query_based_shield_ratio_reporting               :	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.reconnect_pin_after_shield_modification          :	 false               
common.reduce_shield_same_net_drcs                      :	 false               
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.secondary_pg_pin_effort_level                    :	 hard                
common.separate_tie_off_from_secondary_pg               :	 false               
common.shield_tie_off_max_detail_route_iteration        :	 3                   
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.skip_pg_augmentation_rects                       :	 false               
common.skip_pg_augmentation_wires_and_vias              :	 false               
common.skip_pnet_ignore_shapes                          :	 false               
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.35                
common.tie_all_out_of_boundary_via_ladder_ports         :	 false               
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.track_use_area                                   :	 false               
common.track_width_constraint_relaxed_mode              :	 0                   
common.treat_all_analog_nets_as_signal_nets_for_routing :	 false               
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_all_scan_nets_as_signal_nets_for_routing   :	 true                
common.treat_rectangles_as_routes                       :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.use_min_shield_length_as_ndr_spacing_length_threshold:	 false               
common.use_weighted_secondary_pg_pin_count              :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_ndr_mode                              :	 full                
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.voltage_area_aware                               :	 relaxed             
common.weighted_number_of_secondary_pg_pin_connections  :	 0                   
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.detail.*'
detail.allow_default_rule_nets_via_ladder_lower_layer_connection:	 false               
detail.allow_fixed_shape_extension_to_overlap_with_zero_spacing_blockage:	 false               
detail.allow_ndr_nets_via_ladder_lower_layer_connection :	 false               
detail.antenna                                          :	 true                
detail.antenna_fixing_preference                        :	 hop_layers          
detail.antenna_on_iteration                             :	 1                   
detail.antenna_verbose_level                            :	 1                   
detail.cache_via_enc_for_fat_wire_via_kpt_encl          :	 false               
detail.check_antenna_for_open_nets                      :	 false               
detail.check_antenna_on_abutting_pins                   :	 true                
detail.check_antenna_on_diode_pins                      :	 false               
detail.check_antenna_on_pg                              :	 false               
detail.check_encl_for_xy_dir_mincut_fat_via_rule        :	 true                
detail.check_on_wire_track_for_non_prefer_metal         :	 true                
detail.check_patchable_drc_from_fixed_shapes            :	 false               
detail.check_pin_access_via_mismatch                    :	 true                
detail.check_pin_min_area_min_length                    :	 true                
detail.check_port_min_area_min_length                   :	 true                
detail.check_routes_frozen_mode_include_shape_with_attribute_locked:	 false               
detail.continue_after_large_design_rule_value_error     :	 false               
detail.cost_adjustment_during_redundant_via_insertion   :	 false               
detail.debug_check_cellmap_query_for_diodes             :	 false               
detail.debug_force_all_shapes_colored                   :	 false               
detail.default_diode_protection                         :	 0                   
detail.default_gate_diffusion_length                    :	 -1                  
detail.default_gate_size                                :	 -1                  
detail.default_nwell_size                               :	 -1                  
detail.default_port_external_antenna_area               :	 0                   
detail.default_port_external_gate_diffusion_length      :	 -1                  
detail.default_port_external_gate_size                  :	 -1                  
detail.default_port_external_nwell_size                 :	 -1                  
detail.detail_route_special_design_rule_fixing_stage    :	 late_routing        
detail.diagonal_min_width                               :	 true                
detail.diode_insertion_mode                             :	 new_and_spare       
detail.diode_libcell_names                              :	                     
detail.diode_preference                                 :	 none                
detail.disable_clip_grid                                :	 false               
detail.disable_non_prefer_routing_for_cut_layers        :	 false               
detail.disable_ropt_eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.drc_convergence_effort_level                     :	 medium              
detail.drc_threshold_to_skip_redundant_via_insertion_and_post_route_vio_fixing:	 2147483647          
detail.eco_max_number_of_iterations                     :	 -1                  
detail.eco_route_special_design_rule_fixing_stage       :	 late_routing        
detail.eco_route_use_soft_spacing_for_timing_optimization:	 false               
detail.elapsed_time_limit                               :	 -1                  
detail.enable_cut_check_for_fat_via_patch               :	 true                
detail.enable_diff_net_space_runtime_improvements       :	 5                   
detail.enable_diodes_selection_for_variable_row_heights :	 true                
detail.enable_end_off_preferred_grid_patching_on_fixed_shapes:	 false               
detail.enable_fast_via_enclosure_metal_width_drc_fix    :	 true                
detail.enable_fixing_selective_design_rule_violations_on_fixed_shapes:	 false               
detail.enable_layer_hopping_high_effort                 :	 false               
detail.enable_min_area_patch_between_fixed_shapes       :	 true                
detail.enable_min_area_patch_between_nearby_pins        :	 true                
detail.enable_min_area_patch_between_nearby_pins_2      :	 true                
detail.enable_min_area_patch_between_short_pins         :	 true                
detail.enable_min_max_layer_cost_adjustment             :	 false               
detail.enable_ndr_tapering_on_voltage_rule              :	 true                
detail.enable_negative_parallel_legnth_span_blocking    :	 false               
detail.enable_new_sav_coloring_check                    :	 true                
detail.enable_orientation_check_for_fat_via_patch       :	 true                
detail.enable_patch_clean_up_iteration                  :	 false               
detail.enable_patch_clean_up_iteration_ripup_reroute    :	 true                
detail.enable_patch_ripup_count_propagation             :	 true                
detail.enable_selective_design_rules_patching_on_fixed_shape_types_by_layer_names:	                     
detail.enable_separate_pgate_ngate_antenna_ratio_check  :	 false               
detail.enable_taper_with_optimal_default_via            :	 false               
detail.enable_timing_driven_patch                       :	 false               
detail.enable_via_surround_check_in_alt_via             :	 true                
detail.end_keepout_fixed_bias_patch_mode                :	 2                   
detail.end_keepout_patch_mode                           :	 0                   
detail.enforce_via_surround_matching_width_tracks       :	 false               
detail.enhance_via_ladder_samenet_intersection          :	 false               
detail.export_soft_secondary_pg_pin_cluster             :	 off                 
detail.fix_min_area_for_shapes_with_color_conflict_drcs :	 true                
detail.force_max_number_iterations                      :	 false               
detail.generate_extra_off_grid_pin_tracks               :	 false               
detail.generate_off_grid_feed_through_tracks            :	 low                 
detail.group_route_special_design_rule_fixing_stage     :	 late_routing        
detail.hop_layers_to_fix_antenna                        :	 true                
detail.ignore_contained_metal_for_via_based_metal_min_width:	 true                
detail.ignore_drc                                       :	 {same_net_metal_space false} {same_net_enclosed_cut_space false} {all_same_net_drc_for_frozen_net false}
detail.ignore_needs_fat_contact_drcs_from_far_off_shapes:	 true                
detail.improve_optimize_route_runtime                   :	 false               
detail.improve_secondary_pg_topology                    :	 false               
detail.incremental_detail_route_special_design_rule_fixing_stage:	 late_routing        
detail.insert_diodes_during_routing                     :	 false               
detail.insert_redundant_vias_layer_order_low_to_high    :	 false               
detail.keep_track_color_for_large_shape                 :	 false               
detail.macro_pin_antenna_mode                           :	 normal              
detail.max_antenna_pin_count                            :	 -1                  
detail.merge_gates_for_antenna                          :	 true                
detail.min_number_iterations_after_last_patch_clean_up_iteration:	 3                   
detail.ndr_layer_based_taper_distance_threshold         :	 -1                  
detail.obs_patch_threshold_by_layer_name                :	                     
detail.on_wire_track_width_threshold_by_layer_name      :	                     
detail.optimize_for_aprg                                :	 false               
detail.optimize_for_cuts_near_pg                        :	 false               
detail.optimize_for_macro_pin_offset                    :	 false               
detail.optimize_for_macro_pins                          :	 false               
detail.optimize_for_non_pref_dir_route                  :	 false               
detail.optimize_partition_size_for_drc                  :	 false               
detail.optimize_tie_off_effort_level                    :	 low                 
detail.optimize_wire_via_effort_level                   :	 low                 
detail.patch_clean_up_iteration_frequency               :	 5                   
detail.patch_clean_up_iterations                        :	                     
detail.patch_clean_up_max_number_iterations             :	 0                   
detail.patch_clean_up_reconnect_open_net                :	 false               
detail.patch_clean_up_trimming_only                     :	 false               
detail.pattern_must_join_check_on_user_secondary_pg     :	 false               
detail.pin_taper_mode                                   :	 default_width       
detail.port_antenna_mode                                :	 float               
detail.post_process_special_design_rule_fixing_stage    :	 late_routing        
detail.prevent_bridge_pattern                           :	 {secondary_pg false} {clock false}
detail.process_gate_area_of_pins_on_metal_layers        :	 false               
detail.process_min_edge_length_drc_fixing_on_overlap_shapes:	 false               
detail.process_min_edge_length_drc_fixing_on_wide_width_tracks:	 true                
detail.process_min_edge_length_drc_fixing_with_via_swapping:	 true                
detail.process_min_edge_length_drc_on_large_shapes      :	 false               
detail.process_min_length_on_shapes_with_other_drcs     :	 true                
detail.process_other_layer_patch_for_iso_dense_via_enclosure:	 true                
detail.process_other_layer_patch_for_iso_dense_via_enclosure_2:	 true                
detail.process_patchable_drcs_in_diode_insertion        :	 true                
detail.process_via_enclosure_based_max_length_drcs_on_long_wires:	 true                
detail.reject_input_vio_type_in_alt_via_try_mode        :	 true                
detail.repair_shorts_over_macros_effort_level           :	 off                 
detail.repair_shorts_over_macros_verbose                :	 false               
detail.report_antenna_for_must_join_port_root           :	 false               
detail.report_ignore_drc                                :	                     
detail.reuse_filler_locations_for_diodes                :	 true                
detail.route_guide_based_min_area_by_layer_name         :	                     
detail.save_after_iterations                            :	                     
detail.save_cell_prefix                                 :	 DR                  
detail.save_with_best_drc_after_iteration               :	 -1                  
detail.save_with_best_drc_cell_name                     :	 DR_itrBestDRC       
detail.save_with_best_drc_reduction_threshold           :	 30                  
detail.skip_antenna_fixing_for_nets                     :	                     
detail.skip_m0_pg_pins_only_cell_for_1cpp_cell_gap_analysis:	 false               
detail.skip_no_m0_shapes_cells_for_1cpp_cell_gap        :	 false               
detail.skip_obs_patch_for_cut_aware_min_length          :	 true                
detail.sparse_end_extension_for_via_enclosure_patch_threshold_by_layer_name:	                     
detail.speedup_secondary_pg_routing                     :	 true                
detail.threshold_adjustment_for_single_connection_to_pins:	 false               
detail.timing_driven                                    :	 true                
detail.top_layer_antenna_fix_threshold                  :	 -1                  
detail.topology_eco_effort_level                        :	 medium              
detail.trim_pin_spots_for_custom_via_cuts               :	 false               
detail.use_blockage_over_pin_via_for_fat_wire_via_enclosure:	 true                
detail.use_default_width_for_min_area_min_len_stub      :	 false               
detail.use_diode_prot_based_max_ratio_for_diode_mode_16 :	 false               
detail.use_layer_check_for_fat_via_patching             :	 true                
detail.use_lower_hierarchy_for_port_diodes              :	 false               
detail.use_wide_wire_effort_level                       :	 off                 
detail.use_wide_wire_to_input_pin                       :	 false               
detail.use_wide_wire_to_macro_pin                       :	 false               
detail.use_wide_wire_to_output_pin                      :	 false               
detail.use_wide_wire_to_pad_pin                         :	 same_as_macro_pin   
detail.use_wide_wire_to_port                            :	 same_as_macro_pin   
detail.user_defined_partition                           :	                     
detail.var_spacing_to_same_net                          :	 false               
detail.via_ladder_ndr_mode                              :	 full                
detail.via_ladder_upper_layer_via_connection_mode       :	 above               
detail.write_voltage_area_drcs_to_error_data_file       :	 true                

Printing options for 'route.auto_via_ladder.*'
auto_via_ladder.allow_drcs                              :	 false               
auto_via_ladder.allow_patching                          :	 false               
auto_via_ladder.allow_samenet_intersection              :	 false               
auto_via_ladder.allow_via_array_as_single_cut           :	 false               
auto_via_ladder.apply_app_options_to_insert_via_ladders_command:	 false               
auto_via_ladder.auto_stagger                            :	 false               
auto_via_ladder.auto_stagger_for_em_via_ladder_max_number_stagger_tracks_per_level:	 15                  
auto_via_ladder.auto_stagger_max_number_stagger_tracks_per_level:	 9                   
auto_via_ladder.bias_top_layer_to_samenet_connection    :	 false               
auto_via_ladder.check_drcs_on_existing_via_ladders      :	 false               
auto_via_ladder.clean                                   :	 false               
auto_via_ladder.connect_within_metal                    :	 false               
auto_via_ladder.connect_within_metal_for_em_via_ladder  :	 same_as_global      
auto_via_ladder.connect_within_metal_for_via_ladder     :	 same_as_global      
auto_via_ladder.connect_within_pin_mode                 :	 {all off} {via_ladder off} {pattern_must_join off}
auto_via_ladder.default_width_ndr_promotable_on_nonreserved_tracks:	 true                
auto_via_ladder.enable_em_to_performance_via_ladder_update:	 false               
auto_via_ladder.force_shifted_vias_flush_with_line_ends :	 true                
auto_via_ladder.generate_center_track_on_off_grid_pattern_must_join_pin_shapes:	 false               
auto_via_ladder.generate_track_width_by_layer_name      :	                     
auto_via_ladder.ignore_min_max_layer_constraints        :	 false               
auto_via_ladder.ignore_rippable_shapes                  :	 false               
auto_via_ladder.ignore_routing_shape_drcs               :	 false               
auto_via_ladder.ndr_mode                                :	 full                
auto_via_ladder.ndr_on_top_layer_only                   :	 false               
auto_via_ladder.pattern_must_join_max_number_stagger_tracks:	                     
auto_via_ladder.pattern_must_join_over_pin_layer        :	 1                   
auto_via_ladder.pin_access_aware                        :	 true                
auto_via_ladder.relax_line_end_via_enclosure_rule       :	 false               
auto_via_ladder.relax_pin_layer_metal_spacing_rules     :	 false               
auto_via_ladder.remove_routing_shapes_below_net_via_ladder_top_layer:	 false               
auto_via_ladder.report_all_via_ladders                  :	 true                
auto_via_ladder.shift_vias_on_transition_layers         :	 false               
auto_via_ladder.strictly_honor_cut_table                :	 false               
auto_via_ladder.top_layer_to_samenet_min_nonzero_distance:	 0                   
auto_via_ladder.update_during_route                     :	 false               
auto_via_ladder.update_on_route_eco_nets_only           :	 false               
auto_via_ladder.update_on_route_group_nets_only         :	 false               
auto_via_ladder.update_pattern_must_join_during_route   :	 true                
auto_via_ladder.user_debug                              :	 false               
auto_via_ladder.verbose                                 :	 false               

Information: RC layer preference is turned on for this design. (ZRT-613)
Total number of nets = 54748, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	1/784 Partitions, Violations =	0
Routed	3/784 Partitions, Violations =	0
Routed	6/784 Partitions, Violations =	5
Routed	9/784 Partitions, Violations =	7
Routed	12/784 Partitions, Violations =	7
Routed	15/784 Partitions, Violations =	9
Routed	18/784 Partitions, Violations =	9
Routed	21/784 Partitions, Violations =	12
Routed	24/784 Partitions, Violations =	12
Routed	27/784 Partitions, Violations =	12
Routed	30/784 Partitions, Violations =	12
Routed	33/784 Partitions, Violations =	12
Routed	36/784 Partitions, Violations =	12
Routed	39/784 Partitions, Violations =	12
Routed	42/784 Partitions, Violations =	12
Routed	45/784 Partitions, Violations =	12
Routed	48/784 Partitions, Violations =	12
Routed	51/784 Partitions, Violations =	15
Routed	54/784 Partitions, Violations =	33
Routed	57/784 Partitions, Violations =	34
Routed	60/784 Partitions, Violations =	37
Routed	63/784 Partitions, Violations =	37
Routed	66/784 Partitions, Violations =	38
Routed	69/784 Partitions, Violations =	76
Routed	72/784 Partitions, Violations =	76
Routed	75/784 Partitions, Violations =	78
Routed	78/784 Partitions, Violations =	73
Routed	81/784 Partitions, Violations =	74
Routed	84/784 Partitions, Violations =	74
Routed	87/784 Partitions, Violations =	82
Routed	90/784 Partitions, Violations =	50
Routed	93/784 Partitions, Violations =	60
Routed	96/784 Partitions, Violations =	60
Routed	99/784 Partitions, Violations =	79
Routed	102/784 Partitions, Violations =	81
Routed	105/784 Partitions, Violations =	81
Routed	108/784 Partitions, Violations =	81
Routed	111/784 Partitions, Violations =	83
Routed	114/784 Partitions, Violations =	83
Routed	117/784 Partitions, Violations =	83
Routed	120/784 Partitions, Violations =	83
Routed	123/784 Partitions, Violations =	89
Routed	126/784 Partitions, Violations =	89
Routed	129/784 Partitions, Violations =	90
Routed	132/784 Partitions, Violations =	85
Routed	135/784 Partitions, Violations =	105
Routed	138/784 Partitions, Violations =	97
Routed	141/784 Partitions, Violations =	98
Routed	144/784 Partitions, Violations =	97
Routed	147/784 Partitions, Violations =	81
Routed	150/784 Partitions, Violations =	81
Routed	153/784 Partitions, Violations =	81
Routed	156/784 Partitions, Violations =	81
Routed	159/784 Partitions, Violations =	91
Routed	162/784 Partitions, Violations =	91
Routed	165/784 Partitions, Violations =	91
Routed	168/784 Partitions, Violations =	91
Routed	171/784 Partitions, Violations =	91
Routed	174/784 Partitions, Violations =	102
Routed	177/784 Partitions, Violations =	127
Routed	180/784 Partitions, Violations =	131
Routed	183/784 Partitions, Violations =	126
Routed	186/784 Partitions, Violations =	126
Routed	189/784 Partitions, Violations =	128
Routed	192/784 Partitions, Violations =	128
Routed	195/784 Partitions, Violations =	139
Routed	198/784 Partitions, Violations =	133
Routed	201/784 Partitions, Violations =	133
Routed	204/784 Partitions, Violations =	162
Routed	207/784 Partitions, Violations =	162
Routed	210/784 Partitions, Violations =	160
Routed	213/784 Partitions, Violations =	184
Routed	216/784 Partitions, Violations =	184
Routed	219/784 Partitions, Violations =	192
Routed	222/784 Partitions, Violations =	192
Routed	225/784 Partitions, Violations =	192
Routed	228/784 Partitions, Violations =	192
Routed	231/784 Partitions, Violations =	189
Routed	234/784 Partitions, Violations =	189
Routed	237/784 Partitions, Violations =	189
Routed	240/784 Partitions, Violations =	189
Routed	243/784 Partitions, Violations =	189
Routed	246/784 Partitions, Violations =	184
Routed	249/784 Partitions, Violations =	184
Routed	252/784 Partitions, Violations =	184
Routed	255/784 Partitions, Violations =	184
Routed	258/784 Partitions, Violations =	190
Routed	261/784 Partitions, Violations =	190
Routed	264/784 Partitions, Violations =	180
Routed	267/784 Partitions, Violations =	180
Routed	270/784 Partitions, Violations =	180
Routed	273/784 Partitions, Violations =	199
Routed	276/784 Partitions, Violations =	171
Routed	279/784 Partitions, Violations =	172
Routed	282/784 Partitions, Violations =	172
Routed	285/784 Partitions, Violations =	174
Routed	288/784 Partitions, Violations =	174
Routed	291/784 Partitions, Violations =	170
Routed	294/784 Partitions, Violations =	159
Routed	297/784 Partitions, Violations =	159
Routed	300/784 Partitions, Violations =	159
Routed	303/784 Partitions, Violations =	157
Routed	306/784 Partitions, Violations =	155
Routed	309/784 Partitions, Violations =	155
Routed	312/784 Partitions, Violations =	164
Routed	315/784 Partitions, Violations =	172
Routed	318/784 Partitions, Violations =	178
Routed	321/784 Partitions, Violations =	178
Routed	324/784 Partitions, Violations =	178
Routed	327/784 Partitions, Violations =	187
Routed	330/784 Partitions, Violations =	190
Routed	333/784 Partitions, Violations =	190
Routed	336/784 Partitions, Violations =	188
Routed	339/784 Partitions, Violations =	208
Routed	342/784 Partitions, Violations =	206
Routed	345/784 Partitions, Violations =	206
Routed	348/784 Partitions, Violations =	187
Routed	351/784 Partitions, Violations =	188
Routed	354/784 Partitions, Violations =	192
Routed	357/784 Partitions, Violations =	195
Routed	360/784 Partitions, Violations =	295
Routed	363/784 Partitions, Violations =	299
Routed	366/784 Partitions, Violations =	302
Routed	369/784 Partitions, Violations =	302
Routed	372/784 Partitions, Violations =	302
Routed	375/784 Partitions, Violations =	302
Routed	378/784 Partitions, Violations =	303
Routed	381/784 Partitions, Violations =	304
Routed	384/784 Partitions, Violations =	287
Routed	387/784 Partitions, Violations =	286
Routed	390/784 Partitions, Violations =	297
Routed	393/784 Partitions, Violations =	285
Routed	396/784 Partitions, Violations =	272
Routed	399/784 Partitions, Violations =	273
Routed	402/784 Partitions, Violations =	273
Routed	405/784 Partitions, Violations =	273
Routed	408/784 Partitions, Violations =	294
Routed	411/784 Partitions, Violations =	273
Routed	414/784 Partitions, Violations =	270
Routed	417/784 Partitions, Violations =	270
Routed	420/784 Partitions, Violations =	270
Routed	423/784 Partitions, Violations =	263
Routed	426/784 Partitions, Violations =	263
Routed	429/784 Partitions, Violations =	263
Routed	432/784 Partitions, Violations =	268
Routed	435/784 Partitions, Violations =	274
Routed	438/784 Partitions, Violations =	350
Routed	441/784 Partitions, Violations =	343
Routed	444/784 Partitions, Violations =	357
Routed	447/784 Partitions, Violations =	330
Routed	450/784 Partitions, Violations =	353
Routed	453/784 Partitions, Violations =	369
Routed	456/784 Partitions, Violations =	349
Routed	459/784 Partitions, Violations =	349
Routed	462/784 Partitions, Violations =	351
Routed	465/784 Partitions, Violations =	356
Routed	468/784 Partitions, Violations =	356
Routed	471/784 Partitions, Violations =	356
Routed	474/784 Partitions, Violations =	356
Routed	477/784 Partitions, Violations =	291
Routed	480/784 Partitions, Violations =	294
Routed	483/784 Partitions, Violations =	294
Routed	486/784 Partitions, Violations =	295
Routed	489/784 Partitions, Violations =	308
Routed	492/784 Partitions, Violations =	308
Routed	495/784 Partitions, Violations =	385
Routed	498/784 Partitions, Violations =	419
Routed	501/784 Partitions, Violations =	419
Routed	504/784 Partitions, Violations =	430
Routed	507/784 Partitions, Violations =	430
Routed	510/784 Partitions, Violations =	483
Routed	513/784 Partitions, Violations =	484
Routed	516/784 Partitions, Violations =	485
Routed	519/784 Partitions, Violations =	487
Routed	522/784 Partitions, Violations =	487
Routed	525/784 Partitions, Violations =	487
Routed	528/784 Partitions, Violations =	532
Routed	531/784 Partitions, Violations =	532
Routed	534/784 Partitions, Violations =	527
Routed	537/784 Partitions, Violations =	527
Routed	540/784 Partitions, Violations =	527
Routed	543/784 Partitions, Violations =	506
Routed	546/784 Partitions, Violations =	506
Routed	549/784 Partitions, Violations =	506
Routed	552/784 Partitions, Violations =	506
Routed	555/784 Partitions, Violations =	511
Routed	558/784 Partitions, Violations =	511
Routed	561/784 Partitions, Violations =	511
Routed	564/784 Partitions, Violations =	507
Routed	567/784 Partitions, Violations =	507
Routed	570/784 Partitions, Violations =	507
Routed	573/784 Partitions, Violations =	504
Routed	576/784 Partitions, Violations =	504
Routed	579/784 Partitions, Violations =	504
Routed	582/784 Partitions, Violations =	476
Routed	585/784 Partitions, Violations =	460
Routed	588/784 Partitions, Violations =	466
Routed	591/784 Partitions, Violations =	466
Routed	594/784 Partitions, Violations =	466
Routed	597/784 Partitions, Violations =	466
Routed	600/784 Partitions, Violations =	466
Routed	603/784 Partitions, Violations =	449
Routed	606/784 Partitions, Violations =	449
Routed	609/784 Partitions, Violations =	449
Routed	612/784 Partitions, Violations =	449
Routed	615/784 Partitions, Violations =	450
Routed	618/784 Partitions, Violations =	450
Routed	621/784 Partitions, Violations =	450
Routed	624/784 Partitions, Violations =	440
Routed	627/784 Partitions, Violations =	438
Routed	630/784 Partitions, Violations =	440
Routed	633/784 Partitions, Violations =	440
Routed	636/784 Partitions, Violations =	440
Routed	639/784 Partitions, Violations =	440
Routed	642/784 Partitions, Violations =	439
Routed	645/784 Partitions, Violations =	455
Routed	648/784 Partitions, Violations =	494
Routed	651/784 Partitions, Violations =	403
Routed	654/784 Partitions, Violations =	400
Routed	657/784 Partitions, Violations =	404
Routed	660/784 Partitions, Violations =	388
Routed	663/784 Partitions, Violations =	345
Routed	666/784 Partitions, Violations =	352
Routed	669/784 Partitions, Violations =	290
Routed	672/784 Partitions, Violations =	290
Routed	675/784 Partitions, Violations =	290
Routed	678/784 Partitions, Violations =	290
Routed	681/784 Partitions, Violations =	291
Routed	684/784 Partitions, Violations =	314
Routed	687/784 Partitions, Violations =	314
Routed	690/784 Partitions, Violations =	279
Routed	693/784 Partitions, Violations =	236
Routed	696/784 Partitions, Violations =	236
Routed	699/784 Partitions, Violations =	238
Routed	702/784 Partitions, Violations =	250
Routed	705/784 Partitions, Violations =	316
Routed	708/784 Partitions, Violations =	232
Routed	711/784 Partitions, Violations =	216
Routed	714/784 Partitions, Violations =	162
Routed	717/784 Partitions, Violations =	162
Routed	720/784 Partitions, Violations =	159
Routed	723/784 Partitions, Violations =	159
Routed	726/784 Partitions, Violations =	160
Routed	729/784 Partitions, Violations =	171
Routed	732/784 Partitions, Violations =	171
Routed	735/784 Partitions, Violations =	171
Routed	738/784 Partitions, Violations =	162
Routed	741/784 Partitions, Violations =	162
Routed	744/784 Partitions, Violations =	158
Routed	747/784 Partitions, Violations =	159
Routed	750/784 Partitions, Violations =	159
Routed	753/784 Partitions, Violations =	148
Routed	756/784 Partitions, Violations =	148
Routed	759/784 Partitions, Violations =	148
Routed	762/784 Partitions, Violations =	85
Routed	765/784 Partitions, Violations =	85
Routed	768/784 Partitions, Violations =	85
Routed	771/784 Partitions, Violations =	81
Routed	774/784 Partitions, Violations =	44
Routed	777/784 Partitions, Violations =	50
Routed	780/784 Partitions, Violations =	48
Routed	783/784 Partitions, Violations =	48

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	48
	Diff net spacing : 15
	Less than minimum area : 7
	Same net spacing : 6
	Short : 20

[Iter 0] Elapsed real time: 0:00:16 
[Iter 0] Elapsed cpu  time: sys=0:00:02 usr=0:01:58 total=0:02:01
[Iter 0] Stage (MB): Used   55  Alloctr   56  Proc    0 
[Iter 0] Total (MB): Used  188  Alloctr  193  Proc 7239 

End DR iteration 0 with 784 parts

Start DR iteration 1: non-uniform partition
Routed	1/20 Partitions, Violations =	44
Routed	2/20 Partitions, Violations =	44
Routed	3/20 Partitions, Violations =	31
Routed	4/20 Partitions, Violations =	31
Routed	5/20 Partitions, Violations =	26
Routed	6/20 Partitions, Violations =	26
Routed	7/20 Partitions, Violations =	26
Routed	8/20 Partitions, Violations =	24
Routed	9/20 Partitions, Violations =	21
Routed	10/20 Partitions, Violations =	8
Routed	11/20 Partitions, Violations =	8
Routed	12/20 Partitions, Violations =	8
Routed	13/20 Partitions, Violations =	6
Routed	14/20 Partitions, Violations =	6
Routed	15/20 Partitions, Violations =	6
Routed	16/20 Partitions, Violations =	5
Routed	17/20 Partitions, Violations =	3
Routed	18/20 Partitions, Violations =	3
Routed	19/20 Partitions, Violations =	3
Routed	20/20 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Less than minimum area : 1

[Iter 1] Elapsed real time: 0:00:16 
[Iter 1] Elapsed cpu  time: sys=0:00:02 usr=0:02:01 total=0:02:04
[Iter 1] Stage (MB): Used   55  Alloctr   56  Proc    0 
[Iter 1] Total (MB): Used  188  Alloctr  193  Proc 7239 

End DR iteration 1 with 20 parts

Start DR iteration 2: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 2] Elapsed real time: 0:00:17 
[Iter 2] Elapsed cpu  time: sys=0:00:03 usr=0:02:03 total=0:02:06
[Iter 2] Stage (MB): Used   55  Alloctr   56  Proc    0 
[Iter 2] Total (MB): Used  188  Alloctr  193  Proc 7239 

End DR iteration 2 with 1 parts

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = in1[63]
Net 2 = in1[61]
Net 3 = in1[60]
Net 4 = in1[59]
Net 5 = in1[56]
Net 6 = in1[55]
Net 7 = in1[51]
Net 8 = in1[45]
Net 9 = in1[44]
Net 10 = in1[43]
Net 11 = in1[42]
Net 12 = in1[41]
Net 13 = in1[40]
Net 14 = in1[37]
Net 15 = in1[34]
Net 16 = in1[33]
Net 17 = in1[26]
Net 18 = in1[18]
Net 19 = in1[17]
Net 20 = in1[14]
Net 21 = in1[10]
Net 22 = in2[61]
Net 23 = in2[42]
Net 24 = in2[40]
Net 25 = in2[12]
Net 26 = in2[8]
Net 27 = in2[7]
Net 28 = in2[6]
Net 29 = in2[1]
Net 30 = UA_N95
Net 31 = n23
Net 32 = n34
Net 33 = n54
Net 34 = n55
Net 35 = n59
Net 36 = n70
Net 37 = n80
Net 38 = n81
Net 39 = n86
Net 40 = n145
Net 41 = n146
Net 42 = n174
Net 43 = n176
Net 44 = n212
Net 45 = n232
Net 46 = n238
Net 47 = n240
Net 48 = n259
Net 49 = n310
Net 50 = n361
Net 51 = HFSNET_170
Net 52 = HFSNET_76
Net 53 = n412
Net 54 = gre_a_BUF_36_15
Net 55 = gre_a_BUF_36_16
Net 56 = n449
Net 57 = n450
Net 58 = n451
Net 59 = n452
Net 60 = n453
Net 61 = U6/gre_net_20712
Net 62 = n460
Net 63 = n461
Net 64 = n463
Net 65 = U9/gre_a_INV_14_43
Net 66 = U9/gre_a_INV_86_43
Net 67 = gre_a_BUF_28_20
Net 68 = gre_net_20732
Net 69 = U0/gre_a_BUF_5360_22
Net 70 = U0/gre_a_BUF_2962_22
Net 71 = U9/gre_a_INV_14_22
Net 72 = U9/gre_a_INV_14_23
Net 73 = U1/gre_net_20737
Net 74 = U6/gre_a_BUF_1295_65
Net 75 = U9/gre_net_20740
Net 76 = U9/ropt_10
Net 77 = ropt_15
Net 78 = U9/gre_net_20747
Net 79 = U9/gre_net_20749
Net 80 = U1/gre_a_BUF_6356_26
Net 81 = U1/gre_a_BUF_6925_26
Net 82 = U6/gre_net_20753
Net 83 = U1/gre_a_BUF_3262_26
Net 84 = U1/gre_net_20755
Net 85 = U1/gre_net_20757
Net 86 = U1/gre_a_BUF_2678_26
Net 87 = U9/gre_net_20765
Net 88 = U6/gre_a_BUF_1960_30
Net 89 = U9/gre_net_20770
Net 90 = U0/gre_a_BUF_6675_30
Net 91 = U0/gre_a_BUF_7143_30
Net 92 = U0/gre_net_20789
Net 93 = U9/gre_net_20792
Net 94 = U9/gre_net_20795
Net 95 = U9/gre_net_20796
Net 96 = U0/gre_a_BUF_2356_33
Net 97 = U0/gre_a_BUF_7853_33
Net 98 = U0/gre_a_BUF_3626_33
Net 99 = U0/gre_a_BUF_5052_33
Net 100 = U9/gre_a_INV_1080_63
.... and 3074 other nets
Total number of changed nets = 3174 (out of 54748)

[DR: Done] Elapsed real time: 0:00:17 
[DR: Done] Elapsed cpu  time: sys=0:00:03 usr=0:02:03 total=0:02:06
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used  134  Alloctr  140  Proc 7239 
[ECO: DR] Elapsed real time: 0:00:29 
[ECO: DR] Elapsed cpu  time: sys=0:00:04 usr=0:02:31 total=0:02:35
[ECO: DR] Stage (MB): Used  131  Alloctr  136  Proc    0 
[ECO: DR] Total (MB): Used  134  Alloctr  140  Proc 7239 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    1070442 micron
Total Number of Contacts =             441861
Total Number of Wires =                453198
Total Number of PtConns =              25396
Total Number of Routed Wires =       453198
Total Routed Wire Length =           1067515 micron
Total Number of Routed Contacts =       441861
	Layer                 M1 :      34604 micron
	Layer                 M2 :     323339 micron
	Layer                 M3 :     312933 micron
	Layer                 M4 :     189985 micron
	Layer                 M5 :     175956 micron
	Layer                 M6 :      33625 micron
	Layer                 M7 :          0 micron
	Layer                 M8 :          0 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via            VIA56SQ_C :       3666
	Via            VIA45SQ_C :         14
	Via       VIA45SQ_C(rot) :      22985
	Via            VIA34SQ_C :      41572
	Via       VIA34SQ_C(rot) :        397
	Via            VIA23SQ_C :       2698
	Via       VIA23SQ_C(rot) :     181182
	Via           VIA23BAR_C :          1
	Via      VIA23BAR_C(rot) :          2
	Via             VIA23BAR :          2
	Via   VIA23SQ_C(rot)_1x2 :         80
	Via     VIA23SQ(rot)_1x2 :        213
	Via          VIA23SQ_1x2 :          2
	Via            VIA12SQ_C :      47311
	Via       VIA12SQ_C(rot) :       1239
	Via           VIA12BAR_C :      49519
	Via      VIA12BAR_C(rot) :       1236
	Via             VIA12BAR :        584
	Via        VIA12BAR(rot) :       3587
	Via        VIA12SQ_C_2x1 :      57473
	Via   VIA12SQ_C(rot)_1x2 :        139
	Via   VIA12SQ_C(rot)_2x1 :         22
	Via        VIA12SQ_C_1x2 :          3
	Via          VIA12SQ_2x1 :      22358
	Via     VIA12SQ(rot)_1x2 :       5566
	Via     VIA12SQ(rot)_2x1 :          7
	Via          VIA12SQ_1x2 :          2
	Via     VIA12SQ(rot)_1x4 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 19.43% (85866 / 441861 vias)
 
    Layer VIA1       = 45.26% (85571  / 189047  vias)
        Weight 1     = 45.26% (85571   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 54.74% (103476  vias)
    Layer VIA2       =  0.16% (295    / 184180  vias)
        Weight 1     =  0.16% (295     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.84% (183885  vias)
    Layer VIA3       =  0.00% (0      / 41969   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (41969   vias)
    Layer VIA4       =  0.00% (0      / 22999   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22999   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3666    vias)
 
  Total double via conversion rate    = 19.43% (85866 / 441861 vias)
 
    Layer VIA1       = 45.26% (85571  / 189047  vias)
    Layer VIA2       =  0.16% (295    / 184180  vias)
    Layer VIA3       =  0.00% (0      / 41969   vias)
    Layer VIA4       =  0.00% (0      / 22999   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
 
  The optimized via conversion rate based on total routed via count = 19.43% (85866 / 441861 vias)
 
    Layer VIA1       = 45.26% (85571  / 189047  vias)
        Weight 1     = 45.26% (85571   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 54.74% (103476  vias)
    Layer VIA2       =  0.16% (295    / 184180  vias)
        Weight 1     =  0.16% (295     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.84% (183885  vias)
    Layer VIA3       =  0.00% (0      / 41969   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (41969   vias)
    Layer VIA4       =  0.00% (0      / 22999   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22999   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3666    vias)
 

Total number of nets = 54748
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    1070442 micron
Total Number of Contacts =             441861
Total Number of Wires =                453198
Total Number of PtConns =              25396
Total Number of Routed Wires =       453198
Total Routed Wire Length =           1067515 micron
Total Number of Routed Contacts =       441861
	Layer                 M1 :      34604 micron
	Layer                 M2 :     323339 micron
	Layer                 M3 :     312933 micron
	Layer                 M4 :     189985 micron
	Layer                 M5 :     175956 micron
	Layer                 M6 :      33625 micron
	Layer                 M7 :          0 micron
	Layer                 M8 :          0 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via            VIA56SQ_C :       3666
	Via            VIA45SQ_C :         14
	Via       VIA45SQ_C(rot) :      22985
	Via            VIA34SQ_C :      41572
	Via       VIA34SQ_C(rot) :        397
	Via            VIA23SQ_C :       2698
	Via       VIA23SQ_C(rot) :     181182
	Via           VIA23BAR_C :          1
	Via      VIA23BAR_C(rot) :          2
	Via             VIA23BAR :          2
	Via   VIA23SQ_C(rot)_1x2 :         80
	Via     VIA23SQ(rot)_1x2 :        213
	Via          VIA23SQ_1x2 :          2
	Via            VIA12SQ_C :      47311
	Via       VIA12SQ_C(rot) :       1239
	Via           VIA12BAR_C :      49519
	Via      VIA12BAR_C(rot) :       1236
	Via             VIA12BAR :        584
	Via        VIA12BAR(rot) :       3587
	Via        VIA12SQ_C_2x1 :      57473
	Via   VIA12SQ_C(rot)_1x2 :        139
	Via   VIA12SQ_C(rot)_2x1 :         22
	Via        VIA12SQ_C_1x2 :          3
	Via          VIA12SQ_2x1 :      22358
	Via     VIA12SQ(rot)_1x2 :       5566
	Via     VIA12SQ(rot)_2x1 :          7
	Via          VIA12SQ_1x2 :          2
	Via     VIA12SQ(rot)_1x4 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 19.43% (85866 / 441861 vias)
 
    Layer VIA1       = 45.26% (85571  / 189047  vias)
        Weight 1     = 45.26% (85571   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 54.74% (103476  vias)
    Layer VIA2       =  0.16% (295    / 184180  vias)
        Weight 1     =  0.16% (295     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.84% (183885  vias)
    Layer VIA3       =  0.00% (0      / 41969   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (41969   vias)
    Layer VIA4       =  0.00% (0      / 22999   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22999   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3666    vias)
 
  Total double via conversion rate    = 19.43% (85866 / 441861 vias)
 
    Layer VIA1       = 45.26% (85571  / 189047  vias)
    Layer VIA2       =  0.16% (295    / 184180  vias)
    Layer VIA3       =  0.00% (0      / 41969   vias)
    Layer VIA4       =  0.00% (0      / 22999   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
 
  The optimized via conversion rate based on total routed via count = 19.43% (85866 / 441861 vias)
 
    Layer VIA1       = 45.26% (85571  / 189047  vias)
        Weight 1     = 45.26% (85571   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 54.74% (103476  vias)
    Layer VIA2       =  0.16% (295    / 184180  vias)
        Weight 1     =  0.16% (295     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.84% (183885  vias)
    Layer VIA3       =  0.00% (0      / 41969   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (41969   vias)
    Layer VIA4       =  0.00% (0      / 22999   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22999   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3666    vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 3174 nets
[ECO: End] Elapsed real time: 0:00:31 
[ECO: End] Elapsed cpu  time: sys=0:00:04 usr=0:02:33 total=0:02:37
[ECO: End] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[ECO: End] Total (MB): Used    1  Alloctr    1  Proc 7239 
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/clock_opt.design'. (TIM-125)
Information: Design MYTOP has 54748 nets, 0 global routed, 54746 detail routed. (NEX-024)
Information: Serialized np data
INFO: timer data saved to /tmp/MYTOP_3336_507351712.timdat

Route-opt ECO routing complete            CPU:  4581 s (  1.27 hr )  ELAPSE:  1400 s (  0.39 hr )  MEM-PEAK:  2601 MB
Co-efficient Ratio Summary:
4.193421605255  6.578038173830  2.479639287377  7.744187640401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937605874  6090.557192933986  3.442172661534  8.127861785274  4.208426223831  8.115516807969
9.225026088921  4.623950074353  2.370221236153  7.184029019314  2.429406669096  8.752789964661  3.180723294414  6.578793224787  6.358918112219  1.135127596096  6628.626072270014  8.456454194972  0.068347075020
6.053169761020  8.842299631445  1.167950785182  8.473967186224  3.056717040238  7.977150003284  5.095897059611  1.512371470128  7.396892720513  5.512183727835  4282.743196372519  0.900906253577  8.248483460973
1.622717384113  5.364966991114  9.761759158959  7.087763610639  3.266767907806  3.326983131428  8.630187880581  7.928323007234  3.539122627003  7.326720045049  7674.774589417363  1.626558736217  4.414928606611
0.127471853356  5.457074664043  3.562487889529  0.782685025367  8.475913341826  3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918762102249  8943.988182262150  2.760633081199  1.985241210361
8.147231216727  8.167536589034  8.604182222155  8.456246475620  4.172738711939  2.116086733806  5.048868234594  7.245890240933  6.848439499448  9.711155102068  0058.139355620001  0.418829640953  4.594694121970
4.170951205161  0.006744366020  9.230842693886  9.005588846071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  6.270838536178  9211.473299867726  3.778971149695  3.274671499466
5.626230909814  0.979555807300  3.699311313016  6.351007417096  2.525475159474  1.769006493222  0.937110170310  4.351358115196  6.626958267308  8.334244693832  3288.591989369183  1.709881320475  2.777047767821
0.408235191416  2.803561612866  9.380220195692  8.426031325858  4.450248025513  6.313593595213  5.354075634512  0.128041234775  1.812653000522  0.004178803135  7353.409630450816  4.498238470159  8.487667325482
9.368010550338  6.714941242254  2.123053166109  0.076272701123  3.081071784525  6.074711099858  5.147436404232  7.646769794349  3.242169387701  5.511990099972  7040.153932050754  6.863062890236  4.218042162781
3.033414183355  3.751556509437  9.098936029136  7.026425459020  2.092084649978  4.714951177467  4.577340473171  2.747214219815  9.207400444331  4.146372580413  9284.914529109910  1.999858551063  2.065967102827
9.245295623407  2.595477269363  0.086963367403  1.037847093641  5.157027411336  1.564766944246  9.766505239565  9.210874802189  6.473823894401  4.638325731610  8138.592511955657  8.041834839512  9.633113477774
4.187540401048  5.050000353317  9.565833784556  7.214754587289  4.454387461656  5.921217863901  7.937505874310  4.670800933986  3.439509851607  8.123966885274  8249.531660031811  5.617655944859  5.020919446462
3.950064138237  0.221226938718  4.029619314242  9.406669096875  2.789964661318  0.723294414657  8.793224787635  8.918112219113  5.103696096373  4.141096070014  2457.220142845006  4.453072023720  3.163673245884
2.299621220116  7.950775967847  3.967786224305  6.717040238797  7.150003284509  5.897059611151  2.371470128739  6.892720513551  2.169827835139  8.268110172519  4901.772201440824  4.599467976287  2.711296338536
4.966981999976  1.759148734708  7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240394617363  5627.324012205441  0.034703614137  7.475765865545
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/clock_opt.design'. (TIM-125)
Information: Design MYTOP has 54748 nets, 0 global routed, 54746 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'MYTOP'. (NEX-022)
---extraction options---
Corner: default
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: MYTOP 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 54746 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 54746, routed nets = 54746, across physical hierarchy nets = 0, parasitics cached nets = 54746, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0137     0.0147      2   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0137     0.0147   0.0147      2   0.0000     0.0000      0        1     0.0005       42 40144494592
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0137     0.0147   0.0147      2   0.0000     0.0000      0        1     0.0005       42 40144494592    137070.03      49179
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0137     0.0147   0.0147      2   0.0000     0.0000      0        1       42 40144494592    137070.03      49179

Route-opt command complete                CPU:  4624 s (  1.28 hr )  ELAPSE:  1406 s (  0.39 hr )  MEM-PEAK:  2601 MB
Route-opt command statistics  CPU=529 sec (0.15 hr) ELAPSED=125 sec (0.03 hr) MEM-PEAK=2.540 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2024-09-09 12:21:00 / Session: 0.39 hr / Command: 0.03 hr / Memory: 2602 MB (FLW-8100)
1
group_path -name CAP -weight 5 -critical 0.2 -from [get_cells {U1* U6* in* H*}]
Warning: Object 'U1' is not a valid startpoint. The group_path command will not match this object. (UIC-009)
Warning: Object 'U6' is not a valid startpoint. The group_path command will not match this object. (UIC-009)
1
set_app_options -name time.pba_optimization_mode -value path
time.pba_optimization_mode path
set_app_options -name route.detail.eco_route_use_soft_spacing_for_timing_optimization -value false
route.detail.eco_route_use_soft_spacing_for_timing_optimization false
# Increase accuracy and better align with PT
set_app_options -name time.enable_ccs_rcv_cap -value true
time.enable_ccs_rcv_cap true
set_app_options -name time.delay_calc_waveform_analysis_mode -value full_design
Information: The net parasitics of block MYTOP are cleared. (TIM-123)
time.delay_calc_waveform_analysis_mode full_design
set_app_options -name time.awp_compatibility_mode -value false
Warning: application option <time.awp_compatibility_mode> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)
time.awp_compatibility_mode false
set_app_option -name time.enable_si_timing_windows -value true
time.enable_si_timing_windows true
route_auto
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2024-09-09 12:21:00 / Session: 0.39 hr / Command: 0.00 hr / Memory: 2602 MB (FLW-8100)
Generating Timing information  
Warning: Libraries do not have CCS noise model for accurate waveform analysis in advanced waveform propagation mode. (TIM-207)
Information: Corner default: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/clock_opt.design'. (TIM-125)
Information: The RC mode used is DR for design 'MYTOP'. (NEX-022)
Extracting design: MYTOP 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 54746 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Warning: Library saed32lvt_c is pre-18.06 version 1.200,  Correlation with Primetime can be low. (TIM-260)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 54746, routed nets = 54746, across physical hierarchy nets = 0, parasitics cached nets = 54746, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             full_design
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************
Design  Scenario default (Mode default Corner default)
Generating Timing information  ... Done
Information: The net parasitics of block MYTOP are cleared. (TIM-123)
Successfully added cut lay CO
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIA4
Successfully added cut lay VIA5
Successfully added cut lay VIA6
Successfully added cut lay VIA7
Successfully added cut lay VIA8
Successfully added cut lay VIARDL
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Warning: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
track auto-fill added 2 tracks on M1
track auto-fill added 2 tracks on M2
track auto-fill added 2 tracks on M3
track auto-fill added 2 tracks on M4
track auto-fill added 2 tracks on M5
track auto-fill added 2 tracks on M6
track auto-fill added 2 tracks on M7
track auto-fill added 2 tracks on M8
track auto-fill added 2 tracks on M9
track auto-fill added 1 tracks on MRDL
Found 0 pin access route guide groups.
Info: number of net_type_blockage: 0 
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Total number of nets = 54748, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:02 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DBIn Done] Stage (MB): Used  113  Alloctr  114  Proc   16 
[DBIn Done] Total (MB): Used  116  Alloctr  118  Proc 6727 
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)

Start track assignment

Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.aggressive_blockage_via_modeling                 :	 false               
common.allow_connection_to_stripe_covered_secondary_pg_pin:	 false               
common.allow_pg_as_shield                               :	 true                
common.allow_tie_off_connect_to_shield                  :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_with_pin_width_on_macros                 :	 false               
common.connect_with_pin_width_on_macros_effort_level    :	 low                 
common.connect_with_pin_width_on_top_level_ports        :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.continue_with_frozen_global_route                :	 false               
common.create_floating_shields                          :	 false               
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.crosstalk_effort_level                           :	 low                 
common.dbin_enable_safe_via_array_reading               :	 true                
common.debug_read_patterned_metal_shapes                :	 true                
common.derive_connect_within_pin_via_region             :	 false               
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_aggressive_stack_range_over_max_stack_level_fixing:	 false               
common.enable_multi_thread                              :	 true                
common.enable_non_zero_blockage_ek_block                :	 false               
common.enable_pin_width_connection                      :	 false               
common.enable_single_connection_for_var_width           :	 true                
common.enable_via_extension_blocking_for_blockage       :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_custom_via_def_with_no_vias               :	 false               
common.filter_redundant_via_mapping                     :	 true                
common.floorplan_aware_hier_va_gr                       :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.forbid_odd_pitch_jog_by_layer_name               :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_soft_drc_at_final_eco_stage               :	 false               
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_secondary_pg_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.no_merge_ndr_rule_for_single_connection          :	 false               
common.number_of_secondary_pg_pin_connections           :	 0                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.optimize_big_via_for_pin_access                  :	 false               
common.optimize_for_dense_pin_access                    :	 false               
common.optimize_for_fat_pin_access                      :	 true                
common.optimize_for_pin_access                          :	 false               
common.pg_shield_distance_threshold                     :	 0                   
common.pin_spacing_control_mode                         :	 true                
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 off                 
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.prevent_bridge_pattern                           :	 {secondary_pg false} {clock false}
common.process_design_masters_in_dbin                   :	 false               
common.process_pg_augmentation_shapes                   :	 false               
common.prune_orphaned_and_floating_nets_shapes_mode     :	 none                
common.query_based_shield_ratio_reporting               :	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.reconnect_pin_after_shield_modification          :	 false               
common.reduce_shield_same_net_drcs                      :	 false               
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.secondary_pg_pin_effort_level                    :	 hard                
common.separate_tie_off_from_secondary_pg               :	 false               
common.shield_tie_off_max_detail_route_iteration        :	 3                   
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.skip_pg_augmentation_rects                       :	 false               
common.skip_pg_augmentation_wires_and_vias              :	 false               
common.skip_pnet_ignore_shapes                          :	 false               
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.35                
common.tie_all_out_of_boundary_via_ladder_ports         :	 false               
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.track_use_area                                   :	 false               
common.track_width_constraint_relaxed_mode              :	 0                   
common.treat_all_analog_nets_as_signal_nets_for_routing :	 false               
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_all_scan_nets_as_signal_nets_for_routing   :	 true                
common.treat_rectangles_as_routes                       :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.use_min_shield_length_as_ndr_spacing_length_threshold:	 false               
common.use_weighted_secondary_pg_pin_count              :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_ndr_mode                              :	 full                
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.voltage_area_aware                               :	 relaxed             
common.weighted_number_of_secondary_pg_pin_connections  :	 0                   
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 true                
track.enable_blkg_improvement_for_all                   :	 false               
track.improve_overlap_optimization_for_transition_layer :	 true                
track.timing_driven                                     :	 true                

Loading timing information to the router from design
Timing information loaded to the router.
Information: Using 8 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Track Assign: Read routes] Total (MB): Used  132  Alloctr  134  Proc 6727 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.aggressive_blockage_via_modeling                 :	 false               
common.allow_connection_to_stripe_covered_secondary_pg_pin:	 false               
common.allow_pg_as_shield                               :	 true                
common.allow_tie_off_connect_to_shield                  :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_with_pin_width_on_macros                 :	 false               
common.connect_with_pin_width_on_macros_effort_level    :	 low                 
common.connect_with_pin_width_on_top_level_ports        :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.continue_with_frozen_global_route                :	 false               
common.create_floating_shields                          :	 false               
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.crosstalk_effort_level                           :	 low                 
common.dbin_enable_safe_via_array_reading               :	 true                
common.debug_read_patterned_metal_shapes                :	 true                
common.derive_connect_within_pin_via_region             :	 false               
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_aggressive_stack_range_over_max_stack_level_fixing:	 false               
common.enable_multi_thread                              :	 true                
common.enable_non_zero_blockage_ek_block                :	 false               
common.enable_pin_width_connection                      :	 false               
common.enable_single_connection_for_var_width           :	 true                
common.enable_via_extension_blocking_for_blockage       :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_custom_via_def_with_no_vias               :	 false               
common.filter_redundant_via_mapping                     :	 true                
common.floorplan_aware_hier_va_gr                       :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.forbid_odd_pitch_jog_by_layer_name               :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_soft_drc_at_final_eco_stage               :	 false               
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_secondary_pg_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.no_merge_ndr_rule_for_single_connection          :	 false               
common.number_of_secondary_pg_pin_connections           :	 0                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.optimize_big_via_for_pin_access                  :	 false               
common.optimize_for_dense_pin_access                    :	 false               
common.optimize_for_fat_pin_access                      :	 true                
common.optimize_for_pin_access                          :	 false               
common.pg_shield_distance_threshold                     :	 0                   
common.pin_spacing_control_mode                         :	 true                
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 off                 
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.prevent_bridge_pattern                           :	 {secondary_pg false} {clock false}
common.process_design_masters_in_dbin                   :	 false               
common.process_pg_augmentation_shapes                   :	 false               
common.prune_orphaned_and_floating_nets_shapes_mode     :	 none                
common.query_based_shield_ratio_reporting               :	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.reconnect_pin_after_shield_modification          :	 false               
common.reduce_shield_same_net_drcs                      :	 false               
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.secondary_pg_pin_effort_level                    :	 hard                
common.separate_tie_off_from_secondary_pg               :	 false               
common.shield_tie_off_max_detail_route_iteration        :	 3                   
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.skip_pg_augmentation_rects                       :	 false               
common.skip_pg_augmentation_wires_and_vias              :	 false               
common.skip_pnet_ignore_shapes                          :	 false               
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.35                
common.tie_all_out_of_boundary_via_ladder_ports         :	 false               
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.track_use_area                                   :	 false               
common.track_width_constraint_relaxed_mode              :	 0                   
common.treat_all_analog_nets_as_signal_nets_for_routing :	 false               
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_all_scan_nets_as_signal_nets_for_routing   :	 true                
common.treat_rectangles_as_routes                       :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.use_min_shield_length_as_ndr_spacing_length_threshold:	 false               
common.use_weighted_secondary_pg_pin_count              :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_ndr_mode                              :	 full                
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.voltage_area_aware                               :	 relaxed             
common.weighted_number_of_secondary_pg_pin_connections  :	 0                   
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.detail.*'
detail.allow_default_rule_nets_via_ladder_lower_layer_connection:	 false               
detail.allow_fixed_shape_extension_to_overlap_with_zero_spacing_blockage:	 false               
detail.allow_ndr_nets_via_ladder_lower_layer_connection :	 false               
detail.antenna                                          :	 true                
detail.antenna_fixing_preference                        :	 hop_layers          
detail.antenna_on_iteration                             :	 1                   
detail.antenna_verbose_level                            :	 1                   
detail.cache_via_enc_for_fat_wire_via_kpt_encl          :	 false               
detail.check_antenna_for_open_nets                      :	 false               
detail.check_antenna_on_abutting_pins                   :	 true                
detail.check_antenna_on_diode_pins                      :	 false               
detail.check_antenna_on_pg                              :	 false               
detail.check_encl_for_xy_dir_mincut_fat_via_rule        :	 true                
detail.check_on_wire_track_for_non_prefer_metal         :	 true                
detail.check_patchable_drc_from_fixed_shapes            :	 false               
detail.check_pin_access_via_mismatch                    :	 true                
detail.check_pin_min_area_min_length                    :	 true                
detail.check_port_min_area_min_length                   :	 true                
detail.check_routes_frozen_mode_include_shape_with_attribute_locked:	 false               
detail.continue_after_large_design_rule_value_error     :	 false               
detail.cost_adjustment_during_redundant_via_insertion   :	 false               
detail.debug_check_cellmap_query_for_diodes             :	 false               
detail.debug_force_all_shapes_colored                   :	 false               
detail.default_diode_protection                         :	 0                   
detail.default_gate_diffusion_length                    :	 -1                  
detail.default_gate_size                                :	 -1                  
detail.default_nwell_size                               :	 -1                  
detail.default_port_external_antenna_area               :	 0                   
detail.default_port_external_gate_diffusion_length      :	 -1                  
detail.default_port_external_gate_size                  :	 -1                  
detail.default_port_external_nwell_size                 :	 -1                  
detail.detail_route_special_design_rule_fixing_stage    :	 late_routing        
detail.diagonal_min_width                               :	 true                
detail.diode_insertion_mode                             :	 new_and_spare       
detail.diode_libcell_names                              :	                     
detail.diode_preference                                 :	 none                
detail.disable_clip_grid                                :	 false               
detail.disable_non_prefer_routing_for_cut_layers        :	 false               
detail.disable_ropt_eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.drc_convergence_effort_level                     :	 medium              
detail.drc_threshold_to_skip_redundant_via_insertion_and_post_route_vio_fixing:	 2147483647          
detail.eco_max_number_of_iterations                     :	 -1                  
detail.eco_route_special_design_rule_fixing_stage       :	 late_routing        
detail.eco_route_use_soft_spacing_for_timing_optimization:	 false               
detail.elapsed_time_limit                               :	 -1                  
detail.enable_cut_check_for_fat_via_patch               :	 true                
detail.enable_diff_net_space_runtime_improvements       :	 5                   
detail.enable_diodes_selection_for_variable_row_heights :	 true                
detail.enable_end_off_preferred_grid_patching_on_fixed_shapes:	 false               
detail.enable_fast_via_enclosure_metal_width_drc_fix    :	 true                
detail.enable_fixing_selective_design_rule_violations_on_fixed_shapes:	 false               
detail.enable_layer_hopping_high_effort                 :	 false               
detail.enable_min_area_patch_between_fixed_shapes       :	 true                
detail.enable_min_area_patch_between_nearby_pins        :	 true                
detail.enable_min_area_patch_between_nearby_pins_2      :	 true                
detail.enable_min_area_patch_between_short_pins         :	 true                
detail.enable_min_max_layer_cost_adjustment             :	 false               
detail.enable_ndr_tapering_on_voltage_rule              :	 true                
detail.enable_negative_parallel_legnth_span_blocking    :	 false               
detail.enable_new_sav_coloring_check                    :	 true                
detail.enable_orientation_check_for_fat_via_patch       :	 true                
detail.enable_patch_clean_up_iteration                  :	 false               
detail.enable_patch_clean_up_iteration_ripup_reroute    :	 true                
detail.enable_patch_ripup_count_propagation             :	 true                
detail.enable_selective_design_rules_patching_on_fixed_shape_types_by_layer_names:	                     
detail.enable_separate_pgate_ngate_antenna_ratio_check  :	 false               
detail.enable_taper_with_optimal_default_via            :	 false               
detail.enable_timing_driven_patch                       :	 false               
detail.enable_via_surround_check_in_alt_via             :	 true                
detail.end_keepout_fixed_bias_patch_mode                :	 2                   
detail.end_keepout_patch_mode                           :	 0                   
detail.enforce_via_surround_matching_width_tracks       :	 false               
detail.enhance_via_ladder_samenet_intersection          :	 false               
detail.export_soft_secondary_pg_pin_cluster             :	 off                 
detail.fix_min_area_for_shapes_with_color_conflict_drcs :	 true                
detail.force_max_number_iterations                      :	 false               
detail.generate_extra_off_grid_pin_tracks               :	 false               
detail.generate_off_grid_feed_through_tracks            :	 low                 
detail.group_route_special_design_rule_fixing_stage     :	 late_routing        
detail.hop_layers_to_fix_antenna                        :	 true                
detail.ignore_contained_metal_for_via_based_metal_min_width:	 true                
detail.ignore_drc                                       :	 {same_net_metal_space false} {same_net_enclosed_cut_space false} {all_same_net_drc_for_frozen_net false}
detail.ignore_needs_fat_contact_drcs_from_far_off_shapes:	 true                
detail.improve_optimize_route_runtime                   :	 false               
detail.improve_secondary_pg_topology                    :	 false               
detail.incremental_detail_route_special_design_rule_fixing_stage:	 late_routing        
detail.insert_diodes_during_routing                     :	 false               
detail.insert_redundant_vias_layer_order_low_to_high    :	 false               
detail.keep_track_color_for_large_shape                 :	 false               
detail.macro_pin_antenna_mode                           :	 normal              
detail.max_antenna_pin_count                            :	 -1                  
detail.merge_gates_for_antenna                          :	 true                
detail.min_number_iterations_after_last_patch_clean_up_iteration:	 3                   
detail.ndr_layer_based_taper_distance_threshold         :	 -1                  
detail.obs_patch_threshold_by_layer_name                :	                     
detail.on_wire_track_width_threshold_by_layer_name      :	                     
detail.optimize_for_aprg                                :	 false               
detail.optimize_for_cuts_near_pg                        :	 false               
detail.optimize_for_macro_pin_offset                    :	 false               
detail.optimize_for_macro_pins                          :	 false               
detail.optimize_for_non_pref_dir_route                  :	 false               
detail.optimize_partition_size_for_drc                  :	 false               
detail.optimize_tie_off_effort_level                    :	 low                 
detail.optimize_wire_via_effort_level                   :	 low                 
detail.patch_clean_up_iteration_frequency               :	 5                   
detail.patch_clean_up_iterations                        :	                     
detail.patch_clean_up_max_number_iterations             :	 0                   
detail.patch_clean_up_reconnect_open_net                :	 false               
detail.patch_clean_up_trimming_only                     :	 false               
detail.pattern_must_join_check_on_user_secondary_pg     :	 false               
detail.pin_taper_mode                                   :	 default_width       
detail.port_antenna_mode                                :	 float               
detail.post_process_special_design_rule_fixing_stage    :	 late_routing        
detail.prevent_bridge_pattern                           :	 {secondary_pg false} {clock false}
detail.process_gate_area_of_pins_on_metal_layers        :	 false               
detail.process_min_edge_length_drc_fixing_on_overlap_shapes:	 false               
detail.process_min_edge_length_drc_fixing_on_wide_width_tracks:	 true                
detail.process_min_edge_length_drc_fixing_with_via_swapping:	 true                
detail.process_min_edge_length_drc_on_large_shapes      :	 false               
detail.process_min_length_on_shapes_with_other_drcs     :	 true                
detail.process_other_layer_patch_for_iso_dense_via_enclosure:	 true                
detail.process_other_layer_patch_for_iso_dense_via_enclosure_2:	 true                
detail.process_patchable_drcs_in_diode_insertion        :	 true                
detail.process_via_enclosure_based_max_length_drcs_on_long_wires:	 true                
detail.reject_input_vio_type_in_alt_via_try_mode        :	 true                
detail.repair_shorts_over_macros_effort_level           :	 off                 
detail.repair_shorts_over_macros_verbose                :	 false               
detail.report_antenna_for_must_join_port_root           :	 false               
detail.report_ignore_drc                                :	                     
detail.reuse_filler_locations_for_diodes                :	 true                
detail.route_guide_based_min_area_by_layer_name         :	                     
detail.save_after_iterations                            :	                     
detail.save_cell_prefix                                 :	 DR                  
detail.save_with_best_drc_after_iteration               :	 -1                  
detail.save_with_best_drc_cell_name                     :	 DR_itrBestDRC       
detail.save_with_best_drc_reduction_threshold           :	 30                  
detail.skip_antenna_fixing_for_nets                     :	                     
detail.skip_m0_pg_pins_only_cell_for_1cpp_cell_gap_analysis:	 false               
detail.skip_no_m0_shapes_cells_for_1cpp_cell_gap        :	 false               
detail.skip_obs_patch_for_cut_aware_min_length          :	 true                
detail.sparse_end_extension_for_via_enclosure_patch_threshold_by_layer_name:	                     
detail.speedup_secondary_pg_routing                     :	 true                
detail.threshold_adjustment_for_single_connection_to_pins:	 false               
detail.timing_driven                                    :	 true                
detail.top_layer_antenna_fix_threshold                  :	 -1                  
detail.topology_eco_effort_level                        :	 medium              
detail.trim_pin_spots_for_custom_via_cuts               :	 false               
detail.use_blockage_over_pin_via_for_fat_wire_via_enclosure:	 true                
detail.use_default_width_for_min_area_min_len_stub      :	 false               
detail.use_diode_prot_based_max_ratio_for_diode_mode_16 :	 false               
detail.use_layer_check_for_fat_via_patching             :	 true                
detail.use_lower_hierarchy_for_port_diodes              :	 false               
detail.use_wide_wire_effort_level                       :	 off                 
detail.use_wide_wire_to_input_pin                       :	 false               
detail.use_wide_wire_to_macro_pin                       :	 false               
detail.use_wide_wire_to_output_pin                      :	 false               
detail.use_wide_wire_to_pad_pin                         :	 same_as_macro_pin   
detail.use_wide_wire_to_port                            :	 same_as_macro_pin   
detail.user_defined_partition                           :	                     
detail.var_spacing_to_same_net                          :	 false               
detail.via_ladder_ndr_mode                              :	 full                
detail.via_ladder_upper_layer_via_connection_mode       :	 above               
detail.write_voltage_area_drcs_to_error_data_file       :	 true                

Printing options for 'route.auto_via_ladder.*'
auto_via_ladder.allow_drcs                              :	 false               
auto_via_ladder.allow_patching                          :	 false               
auto_via_ladder.allow_samenet_intersection              :	 false               
auto_via_ladder.allow_via_array_as_single_cut           :	 false               
auto_via_ladder.apply_app_options_to_insert_via_ladders_command:	 false               
auto_via_ladder.auto_stagger                            :	 false               
auto_via_ladder.auto_stagger_for_em_via_ladder_max_number_stagger_tracks_per_level:	 15                  
auto_via_ladder.auto_stagger_max_number_stagger_tracks_per_level:	 9                   
auto_via_ladder.bias_top_layer_to_samenet_connection    :	 false               
auto_via_ladder.check_drcs_on_existing_via_ladders      :	 false               
auto_via_ladder.clean                                   :	 false               
auto_via_ladder.connect_within_metal                    :	 false               
auto_via_ladder.connect_within_metal_for_em_via_ladder  :	 same_as_global      
auto_via_ladder.connect_within_metal_for_via_ladder     :	 same_as_global      
auto_via_ladder.connect_within_pin_mode                 :	 {all off} {via_ladder off} {pattern_must_join off}
auto_via_ladder.default_width_ndr_promotable_on_nonreserved_tracks:	 true                
auto_via_ladder.enable_em_to_performance_via_ladder_update:	 false               
auto_via_ladder.force_shifted_vias_flush_with_line_ends :	 true                
auto_via_ladder.generate_center_track_on_off_grid_pattern_must_join_pin_shapes:	 false               
auto_via_ladder.generate_track_width_by_layer_name      :	                     
auto_via_ladder.ignore_min_max_layer_constraints        :	 false               
auto_via_ladder.ignore_rippable_shapes                  :	 false               
auto_via_ladder.ignore_routing_shape_drcs               :	 false               
auto_via_ladder.ndr_mode                                :	 full                
auto_via_ladder.ndr_on_top_layer_only                   :	 false               
auto_via_ladder.pattern_must_join_max_number_stagger_tracks:	                     
auto_via_ladder.pattern_must_join_over_pin_layer        :	 1                   
auto_via_ladder.pin_access_aware                        :	 true                
auto_via_ladder.relax_line_end_via_enclosure_rule       :	 false               
auto_via_ladder.relax_pin_layer_metal_spacing_rules     :	 false               
auto_via_ladder.remove_routing_shapes_below_net_via_ladder_top_layer:	 false               
auto_via_ladder.report_all_via_ladders                  :	 true                
auto_via_ladder.shift_vias_on_transition_layers         :	 false               
auto_via_ladder.strictly_honor_cut_table                :	 false               
auto_via_ladder.top_layer_to_samenet_min_nonzero_distance:	 0                   
auto_via_ladder.update_during_route                     :	 false               
auto_via_ladder.update_on_route_eco_nets_only           :	 false               
auto_via_ladder.update_on_route_group_nets_only         :	 false               
auto_via_ladder.update_pattern_must_join_during_route   :	 true                
auto_via_ladder.user_debug                              :	 false               
auto_via_ladder.verbose                                 :	 false               

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Dr init] Total (MB): Used  144  Alloctr  146  Proc 6727 
Total number of nets = 54748, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	1/784 Partitions, Violations =	0
Routed	3/784 Partitions, Violations =	0
Routed	6/784 Partitions, Violations =	0
Routed	9/784 Partitions, Violations =	0
Routed	12/784 Partitions, Violations =	0
Routed	15/784 Partitions, Violations =	0
Routed	18/784 Partitions, Violations =	0
Routed	21/784 Partitions, Violations =	0
Routed	24/784 Partitions, Violations =	0
Routed	27/784 Partitions, Violations =	0
Routed	30/784 Partitions, Violations =	0
Routed	33/784 Partitions, Violations =	0
Routed	36/784 Partitions, Violations =	0
Routed	39/784 Partitions, Violations =	0
Routed	42/784 Partitions, Violations =	0
Routed	45/784 Partitions, Violations =	0
Routed	48/784 Partitions, Violations =	0
Routed	51/784 Partitions, Violations =	0
Routed	54/784 Partitions, Violations =	0
Routed	57/784 Partitions, Violations =	0
Routed	60/784 Partitions, Violations =	0
Routed	63/784 Partitions, Violations =	0
Routed	66/784 Partitions, Violations =	0
Routed	69/784 Partitions, Violations =	0
Routed	72/784 Partitions, Violations =	0
Routed	75/784 Partitions, Violations =	0
Routed	78/784 Partitions, Violations =	0
Routed	81/784 Partitions, Violations =	0
Routed	84/784 Partitions, Violations =	0
Routed	87/784 Partitions, Violations =	0
Routed	90/784 Partitions, Violations =	0
Routed	93/784 Partitions, Violations =	0
Routed	96/784 Partitions, Violations =	0
Routed	99/784 Partitions, Violations =	0
Routed	102/784 Partitions, Violations =	0
Routed	105/784 Partitions, Violations =	0
Routed	108/784 Partitions, Violations =	0
Routed	111/784 Partitions, Violations =	0
Routed	114/784 Partitions, Violations =	0
Routed	117/784 Partitions, Violations =	0
Routed	120/784 Partitions, Violations =	0
Routed	123/784 Partitions, Violations =	0
Routed	126/784 Partitions, Violations =	0
Routed	129/784 Partitions, Violations =	0
Routed	132/784 Partitions, Violations =	0
Routed	135/784 Partitions, Violations =	0
Routed	138/784 Partitions, Violations =	0
Routed	141/784 Partitions, Violations =	0
Routed	144/784 Partitions, Violations =	0
Routed	147/784 Partitions, Violations =	0
Routed	150/784 Partitions, Violations =	0
Routed	153/784 Partitions, Violations =	0
Routed	156/784 Partitions, Violations =	0
Routed	159/784 Partitions, Violations =	0
Routed	162/784 Partitions, Violations =	0
Routed	165/784 Partitions, Violations =	0
Routed	168/784 Partitions, Violations =	0
Routed	171/784 Partitions, Violations =	0
Routed	174/784 Partitions, Violations =	0
Routed	177/784 Partitions, Violations =	0
Routed	180/784 Partitions, Violations =	0
Routed	183/784 Partitions, Violations =	0
Routed	186/784 Partitions, Violations =	0
Routed	189/784 Partitions, Violations =	0
Routed	192/784 Partitions, Violations =	0
Routed	195/784 Partitions, Violations =	0
Routed	198/784 Partitions, Violations =	0
Routed	201/784 Partitions, Violations =	0
Routed	204/784 Partitions, Violations =	0
Routed	207/784 Partitions, Violations =	0
Routed	210/784 Partitions, Violations =	0
Routed	213/784 Partitions, Violations =	0
Routed	216/784 Partitions, Violations =	0
Routed	219/784 Partitions, Violations =	0
Routed	222/784 Partitions, Violations =	0
Routed	225/784 Partitions, Violations =	0
Routed	228/784 Partitions, Violations =	0
Routed	231/784 Partitions, Violations =	0
Routed	234/784 Partitions, Violations =	0
Routed	237/784 Partitions, Violations =	0
Routed	240/784 Partitions, Violations =	0
Routed	243/784 Partitions, Violations =	0
Routed	246/784 Partitions, Violations =	0
Routed	249/784 Partitions, Violations =	0
Routed	252/784 Partitions, Violations =	0
Routed	255/784 Partitions, Violations =	0
Routed	258/784 Partitions, Violations =	0
Routed	261/784 Partitions, Violations =	0
Routed	264/784 Partitions, Violations =	0
Routed	267/784 Partitions, Violations =	0
Routed	270/784 Partitions, Violations =	0
Routed	273/784 Partitions, Violations =	0
Routed	276/784 Partitions, Violations =	0
Routed	279/784 Partitions, Violations =	0
Routed	282/784 Partitions, Violations =	0
Routed	285/784 Partitions, Violations =	0
Routed	288/784 Partitions, Violations =	0
Routed	291/784 Partitions, Violations =	0
Routed	294/784 Partitions, Violations =	0
Routed	297/784 Partitions, Violations =	0
Routed	300/784 Partitions, Violations =	0
Routed	303/784 Partitions, Violations =	0
Routed	306/784 Partitions, Violations =	0
Routed	309/784 Partitions, Violations =	0
Routed	312/784 Partitions, Violations =	0
Routed	315/784 Partitions, Violations =	0
Routed	318/784 Partitions, Violations =	0
Routed	321/784 Partitions, Violations =	0
Routed	324/784 Partitions, Violations =	0
Routed	327/784 Partitions, Violations =	0
Routed	330/784 Partitions, Violations =	0
Routed	333/784 Partitions, Violations =	0
Routed	336/784 Partitions, Violations =	0
Routed	339/784 Partitions, Violations =	0
Routed	342/784 Partitions, Violations =	0
Routed	345/784 Partitions, Violations =	0
Routed	348/784 Partitions, Violations =	0
Routed	351/784 Partitions, Violations =	0
Routed	354/784 Partitions, Violations =	0
Routed	357/784 Partitions, Violations =	0
Routed	360/784 Partitions, Violations =	0
Routed	363/784 Partitions, Violations =	0
Routed	366/784 Partitions, Violations =	0
Routed	369/784 Partitions, Violations =	0
Routed	372/784 Partitions, Violations =	0
Routed	375/784 Partitions, Violations =	0
Routed	378/784 Partitions, Violations =	0
Routed	381/784 Partitions, Violations =	0
Routed	384/784 Partitions, Violations =	0
Routed	387/784 Partitions, Violations =	0
Routed	390/784 Partitions, Violations =	0
Routed	393/784 Partitions, Violations =	0
Routed	396/784 Partitions, Violations =	0
Routed	399/784 Partitions, Violations =	0
Routed	402/784 Partitions, Violations =	0
Routed	405/784 Partitions, Violations =	0
Routed	408/784 Partitions, Violations =	0
Routed	411/784 Partitions, Violations =	0
Routed	414/784 Partitions, Violations =	0
Routed	417/784 Partitions, Violations =	0
Routed	420/784 Partitions, Violations =	0
Routed	423/784 Partitions, Violations =	0
Routed	426/784 Partitions, Violations =	0
Routed	429/784 Partitions, Violations =	0
Routed	432/784 Partitions, Violations =	0
Routed	435/784 Partitions, Violations =	0
Routed	438/784 Partitions, Violations =	0
Routed	441/784 Partitions, Violations =	0
Routed	444/784 Partitions, Violations =	0
Routed	447/784 Partitions, Violations =	0
Routed	450/784 Partitions, Violations =	0
Routed	453/784 Partitions, Violations =	0
Routed	456/784 Partitions, Violations =	0
Routed	459/784 Partitions, Violations =	0
Routed	462/784 Partitions, Violations =	0
Routed	465/784 Partitions, Violations =	0
Routed	468/784 Partitions, Violations =	0
Routed	471/784 Partitions, Violations =	0
Routed	474/784 Partitions, Violations =	0
Routed	477/784 Partitions, Violations =	0
Routed	480/784 Partitions, Violations =	0
Routed	483/784 Partitions, Violations =	0
Routed	486/784 Partitions, Violations =	0
Routed	489/784 Partitions, Violations =	0
Routed	492/784 Partitions, Violations =	0
Routed	495/784 Partitions, Violations =	0
Routed	498/784 Partitions, Violations =	0
Routed	501/784 Partitions, Violations =	0
Routed	504/784 Partitions, Violations =	0
Routed	507/784 Partitions, Violations =	0
Routed	510/784 Partitions, Violations =	0
Routed	513/784 Partitions, Violations =	0
Routed	516/784 Partitions, Violations =	0
Routed	519/784 Partitions, Violations =	0
Routed	522/784 Partitions, Violations =	0
Routed	525/784 Partitions, Violations =	0
Routed	528/784 Partitions, Violations =	0
Routed	531/784 Partitions, Violations =	0
Routed	534/784 Partitions, Violations =	0
Routed	537/784 Partitions, Violations =	0
Routed	540/784 Partitions, Violations =	0
Routed	543/784 Partitions, Violations =	0
Routed	546/784 Partitions, Violations =	0
Routed	549/784 Partitions, Violations =	0
Routed	552/784 Partitions, Violations =	0
Routed	555/784 Partitions, Violations =	0
Routed	558/784 Partitions, Violations =	0
Routed	561/784 Partitions, Violations =	0
Routed	564/784 Partitions, Violations =	0
Routed	567/784 Partitions, Violations =	0
Routed	570/784 Partitions, Violations =	0
Routed	573/784 Partitions, Violations =	0
Routed	576/784 Partitions, Violations =	0
Routed	579/784 Partitions, Violations =	0
Routed	582/784 Partitions, Violations =	0
Routed	585/784 Partitions, Violations =	0
Routed	588/784 Partitions, Violations =	0
Routed	591/784 Partitions, Violations =	0
Routed	594/784 Partitions, Violations =	0
Routed	597/784 Partitions, Violations =	0
Routed	600/784 Partitions, Violations =	0
Routed	603/784 Partitions, Violations =	0
Routed	606/784 Partitions, Violations =	0
Routed	609/784 Partitions, Violations =	0
Routed	612/784 Partitions, Violations =	0
Routed	615/784 Partitions, Violations =	0
Routed	618/784 Partitions, Violations =	0
Routed	621/784 Partitions, Violations =	0
Routed	624/784 Partitions, Violations =	0
Routed	627/784 Partitions, Violations =	0
Routed	630/784 Partitions, Violations =	0
Routed	633/784 Partitions, Violations =	0
Routed	636/784 Partitions, Violations =	0
Routed	639/784 Partitions, Violations =	0
Routed	642/784 Partitions, Violations =	0
Routed	645/784 Partitions, Violations =	0
Routed	648/784 Partitions, Violations =	0
Routed	651/784 Partitions, Violations =	0
Routed	654/784 Partitions, Violations =	0
Routed	657/784 Partitions, Violations =	0
Routed	660/784 Partitions, Violations =	0
Routed	663/784 Partitions, Violations =	0
Routed	666/784 Partitions, Violations =	0
Routed	669/784 Partitions, Violations =	0
Routed	672/784 Partitions, Violations =	0
Routed	675/784 Partitions, Violations =	0
Routed	678/784 Partitions, Violations =	0
Routed	681/784 Partitions, Violations =	0
Routed	684/784 Partitions, Violations =	0
Routed	687/784 Partitions, Violations =	0
Routed	690/784 Partitions, Violations =	0
Routed	693/784 Partitions, Violations =	0
Routed	696/784 Partitions, Violations =	0
Routed	699/784 Partitions, Violations =	0
Routed	702/784 Partitions, Violations =	0
Routed	705/784 Partitions, Violations =	0
Routed	708/784 Partitions, Violations =	0
Routed	711/784 Partitions, Violations =	0
Routed	714/784 Partitions, Violations =	0
Routed	717/784 Partitions, Violations =	0
Routed	720/784 Partitions, Violations =	0
Routed	723/784 Partitions, Violations =	0
Routed	726/784 Partitions, Violations =	0
Routed	729/784 Partitions, Violations =	0
Routed	732/784 Partitions, Violations =	0
Routed	735/784 Partitions, Violations =	0
Routed	738/784 Partitions, Violations =	0
Routed	741/784 Partitions, Violations =	0
Routed	744/784 Partitions, Violations =	0
Routed	747/784 Partitions, Violations =	0
Routed	750/784 Partitions, Violations =	0
Routed	753/784 Partitions, Violations =	0
Routed	756/784 Partitions, Violations =	0
Routed	759/784 Partitions, Violations =	0
Routed	762/784 Partitions, Violations =	0
Routed	765/784 Partitions, Violations =	0
Routed	768/784 Partitions, Violations =	0
Routed	771/784 Partitions, Violations =	0
Routed	774/784 Partitions, Violations =	0
Routed	777/784 Partitions, Violations =	0
Routed	780/784 Partitions, Violations =	0
Routed	783/784 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 0] Elapsed real time: 0:00:13 
[Iter 0] Elapsed cpu  time: sys=0:00:01 usr=0:01:32 total=0:01:33
[Iter 0] Stage (MB): Used   61  Alloctr   62  Proc    0 
[Iter 0] Total (MB): Used  187  Alloctr  191  Proc 6727 

End DR iteration 0 with 784 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:13 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:01:32 total=0:01:33
[DR] Stage (MB): Used    7  Alloctr    9  Proc    0 
[DR] Total (MB): Used  134  Alloctr  138  Proc 6727 
[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:01:32 total=0:01:33
[DR: Done] Stage (MB): Used    7  Alloctr    9  Proc    0 
[DR: Done] Total (MB): Used  134  Alloctr  138  Proc 6727 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    1070442 micron
Total Number of Contacts =             441855
Total Number of Wires =                453178
Total Number of PtConns =              25398
Total Number of Routed Wires =       453178
Total Routed Wire Length =           1067515 micron
Total Number of Routed Contacts =       441855
	Layer                 M1 :      34603 micron
	Layer                 M2 :     323339 micron
	Layer                 M3 :     312933 micron
	Layer                 M4 :     189985 micron
	Layer                 M5 :     175956 micron
	Layer                 M6 :      33625 micron
	Layer                 M7 :          0 micron
	Layer                 M8 :          0 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via            VIA56SQ_C :       3666
	Via            VIA45SQ_C :         14
	Via       VIA45SQ_C(rot) :      22985
	Via            VIA34SQ_C :      41571
	Via       VIA34SQ_C(rot) :        397
	Via            VIA23SQ_C :       2697
	Via       VIA23SQ_C(rot) :     181178
	Via           VIA23BAR_C :          1
	Via      VIA23BAR_C(rot) :          2
	Via             VIA23BAR :          2
	Via   VIA23SQ_C(rot)_1x2 :         80
	Via     VIA23SQ(rot)_1x2 :        213
	Via          VIA23SQ_1x2 :          2
	Via            VIA12SQ_C :      47311
	Via       VIA12SQ_C(rot) :       1239
	Via           VIA12BAR_C :      49519
	Via      VIA12BAR_C(rot) :       1236
	Via             VIA12BAR :        584
	Via        VIA12BAR(rot) :       3587
	Via        VIA12SQ_C_2x1 :      57473
	Via   VIA12SQ_C(rot)_1x2 :        139
	Via   VIA12SQ_C(rot)_2x1 :         22
	Via        VIA12SQ_C_1x2 :          3
	Via          VIA12SQ_2x1 :      22358
	Via     VIA12SQ(rot)_1x2 :       5566
	Via     VIA12SQ(rot)_2x1 :          7
	Via          VIA12SQ_1x2 :          2
	Via     VIA12SQ(rot)_1x4 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 19.43% (85866 / 441855 vias)
 
    Layer VIA1       = 45.26% (85571  / 189047  vias)
        Weight 1     = 45.26% (85571   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 54.74% (103476  vias)
    Layer VIA2       =  0.16% (295    / 184175  vias)
        Weight 1     =  0.16% (295     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.84% (183880  vias)
    Layer VIA3       =  0.00% (0      / 41968   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (41968   vias)
    Layer VIA4       =  0.00% (0      / 22999   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22999   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3666    vias)
 
  Total double via conversion rate    = 19.43% (85866 / 441855 vias)
 
    Layer VIA1       = 45.26% (85571  / 189047  vias)
    Layer VIA2       =  0.16% (295    / 184175  vias)
    Layer VIA3       =  0.00% (0      / 41968   vias)
    Layer VIA4       =  0.00% (0      / 22999   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
 
  The optimized via conversion rate based on total routed via count = 19.43% (85866 / 441855 vias)
 
    Layer VIA1       = 45.26% (85571  / 189047  vias)
        Weight 1     = 45.26% (85571   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 54.74% (103476  vias)
    Layer VIA2       =  0.16% (295    / 184175  vias)
        Weight 1     =  0.16% (295     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.84% (183880  vias)
    Layer VIA3       =  0.00% (0      / 41968   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (41968   vias)
    Layer VIA4       =  0.00% (0      / 22999   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (22999   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3666    vias)
 

Total number of nets = 54748
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
Information: Ending 'route_auto' (FLW-8001)
Information: Time: 2024-09-09 12:21:37 / Session: 0.40 hr / Command: 0.01 hr / Memory: 2602 MB (FLW-8100)
route_opt
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2024-09-09 12:21:37 / Session: 0.40 hr / Command: 0.00 hr / Memory: 2602 MB (FLW-8100)
INFO: route_opt running in balanced mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: Freeing timing information from routing. (ZRT-574)
Route-opt command begin                   CPU:  4800 s (  1.33 hr )  ELAPSE:  1443 s (  0.40 hr )  MEM-PEAK:  2601 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Dynamic Scenario ASR Mode:  0
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/clock_opt.design'. (TIM-125)
Information: Design MYTOP has 54748 nets, 0 global routed, 54746 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'MYTOP'. (NEX-022)
---extraction options---
Corner: default
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: MYTOP 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 54746 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 54746, routed nets = 54746, across physical hierarchy nets = 0, parasitics cached nets = 54746, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt timing update complete          CPU:  4840 s (  1.34 hr )  ELAPSE:  1449 s (  0.40 hr )  MEM-PEAK:  2601 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 7 ****
INFO: Switching Activity propagation took     0.00004 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk
8: CAP

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0139     0.0139      1   0.0000     0.0000      0
    1   8   0.0011     0.0011      1   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0139     0.0149   0.0149      2   0.0000     0.0000      0        1     0.0005       41 40144494592
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0139     0.0149   0.0149      2   0.0000     0.0000      0        1     0.0005       41 40144494592    137070.03      49179
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0139     0.0149   0.0149      2   0.0000     0.0000      0        1       41 40144494592    137070.03      49179
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
Route-opt initialization complete         CPU:  4892 s (  1.36 hr )  ELAPSE:  1458 s (  0.41 hr )  MEM-PEAK:  2601 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 48944 total shapes.
Layer M2: cached 132 shapes out of 234987 total shapes.
Cached 21120 vias out of 481279 total vias.
Total 0.5168 seconds to build cellmap data
Total 1.6019 seconds to load 49179 cell instances into cellmap
Moveable cells: 49156; Application fixed cells: 23; Macro cells: 0; User fixed cells: 0
54722 out of 54798 data nets are detail routed, 24 out of 24 clock nets are detail routed and total 54822 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 1.6670, cell height 1.6720, cell area 2.7872 for total 49179 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)


Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 2 Iter  1          0.02        0.02      0.00       294     137070.03  40144494592.00       49179              0.41      2601
Route-opt optimization Phase 2 Iter  2          0.02        0.02      0.00       126     137082.73  40159973376.00       49179              0.41      2601
Route-opt optimization Phase 2 Iter  3          0.02        0.02      0.00       126     137082.73  40159973376.00       49179              0.41      2601
Route-opt optimization Phase 2 Iter  4          0.02        0.02      0.00       119     137085.02  40162603008.00       49179              0.41      2601


Route-opt optimization Phase 4 Iter  1          0.02        0.02      0.00       112     137085.02  40162603008.00       49181              0.41      2601
Route-opt optimization Phase 4 Iter  2          0.02        0.02      0.00       112     137085.53  40163766272.00       49181              0.41      2601
Route-opt optimization Phase 4 Iter  3          0.02        0.02      0.00       112     137085.53  40163766272.00       49181              0.41      2601
Route-opt optimization Phase 4 Iter  4          0.02        0.02      0.00       112     137085.53  40163766272.00       49181              0.41      2601
Route-opt optimization Phase 4 Iter  5          0.02        0.02      0.00       112     137086.55  40164884480.00       49181              0.41      2601
Route-opt optimization Phase 4 Iter  6          0.02        0.02      0.00       112     137086.55  40164884480.00       49181              0.41      2601
Route-opt optimization Phase 4 Iter  7          0.02        0.02      0.00       112     137086.55  40164884480.00       49181              0.41      2601
Route-opt optimization Phase 4 Iter  8          0.02        0.02      0.00       112     137086.55  40164884480.00       49181              0.41      2601

Route-opt optimization Phase 5 Iter  1          0.00        0.00      0.00       112     137086.55  40164884480.00       49181              0.41      2601
Route-opt optimization Phase 5 Iter  2          0.00        0.00      0.00       112     137086.55  40164884480.00       49181              0.41      2601
Route-opt optimization Phase 5 Iter  3          0.00        0.00      0.00       112     137086.55  40164884480.00       49181              0.41      2601
Route-opt optimization Phase 5 Iter  4          0.00        0.00      0.00       112     137086.55  40164884480.00       49181              0.41      2601
Route-opt optimization Phase 5 Iter  5          0.00        0.00      0.00       112     137086.55  40164884480.00       49181              0.41      2601
Route-opt optimization Phase 5 Iter  6          0.00        0.00      0.00       112     137086.55  40164884480.00       49181              0.41      2601
Route-opt optimization Phase 5 Iter  7          0.00        0.00      0.00       112     137086.55  40164884480.00       49181              0.41      2601
Route-opt optimization Phase 5 Iter  8          0.00        0.00      0.00       112     137086.55  40164884480.00       49181              0.41      2601
Route-opt optimization Phase 5 Iter  9          0.00        0.00      0.00       112     137086.55  40164884480.00       49181              0.41      2601
Route-opt optimization Phase 5 Iter 10          0.00        0.00      0.00       112     137086.55  40164884480.00       49181              0.41      2601
Route-opt optimization Phase 5 Iter 11          0.00        0.00      0.00       112     137086.55  40164884480.00       49181              0.41      2601
Route-opt optimization Phase 5 Iter 12          0.00        0.00      0.00       112     137086.55  40164884480.00       49181              0.41      2601
Route-opt optimization Phase 5 Iter 13          0.00        0.00      0.00       112     137086.55  40164884480.00       49181              0.41      2601
Route-opt optimization Phase 5 Iter 14          0.00        0.00      0.00       112     137086.55  40164884480.00       49181              0.41      2601

Route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00       112     137086.55  40164884480.00       49181              0.41      2601

Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00       112     137082.98  40159977472.00       49181              0.41      2601
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00       112     137082.98  40159977472.00       49181              0.41      2601

Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization complete                 0.00        0.00      0.00       112     137082.98  40159977472.00       49181              0.41      2601

Route-opt route preserve complete         CPU:  4942 s (  1.37 hr )  ELAPSE:  1472 s (  0.41 hr )  MEM-PEAK:  2601 MB
INFO: Sending timing info to router
Generating Timing information  
Design  Scenario default (Mode default Corner default)
Generating Timing information  ... Done
Information: The net parasitics of block MYTOP are cleared. (TIM-123)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 48946 total shapes.
Layer M2: cached 132 shapes out of 234991 total shapes.
Cached 21120 vias out of 481289 total vias.

Legalizing Top Level Design MYTOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0961 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 67 ref cells (3 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      181977        49181        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (7 sec)
Legalization complete (12 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  49181
number of references:                67
number of site rows:                255
number of locations attempted:  1318409
number of locations failed:      553916  (42.0%)

Legality of references at locations:
63 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
 10626     170695     72453 ( 42.4%)     126095     58184 ( 46.1%)  OA21X1_LVT
  5206      97011     59001 ( 60.8%)      79487     46666 ( 58.7%)  AOI222X1_LVT
  5261      80702     46556 ( 57.7%)      57734     33138 ( 57.4%)  FADDX1_LVT
 10182     148990     32957 ( 22.1%)      89113     23884 ( 26.8%)  NAND2X0_LVT
  8423     122711     30189 ( 24.6%)      73200     21876 ( 29.9%)  INVX0_LVT
  2180      39500     24553 ( 62.2%)      31398     19626 ( 62.5%)  DFFARX1_LVT
   776      14626      8329 ( 56.9%)      10953      6937 ( 63.3%)  MUX21X1_LVT
   961      15740      6189 ( 39.3%)      11044      4807 ( 43.5%)  NOR2X0_LVT
   964      14766      6535 ( 44.3%)      10089      4457 ( 44.2%)  XNOR2X1_LVT
  1206      19305      6372 ( 33.0%)      11833      4117 ( 34.8%)  NBUFFX8_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     2         32        19 ( 59.4%)         24        18 ( 75.0%)  OA221X2_LVT
     1         16        11 ( 68.8%)         16        10 ( 62.5%)  NAND2X2_LVT
     2         32        21 ( 65.6%)         16        10 ( 62.5%)  XOR2X2_LVT
  2180      39500     24553 ( 62.2%)      31398     19626 ( 62.5%)  DFFARX1_LVT
     1         24        13 ( 54.2%)         16        11 ( 68.8%)  AND2X2_LVT
  5206      97011     59001 ( 60.8%)      79487     46666 ( 58.7%)  AOI222X1_LVT
    60       1091       636 ( 58.3%)        963       591 ( 61.4%)  MUX21X2_LVT
   776      14626      8329 ( 56.9%)      10953      6937 ( 63.3%)  MUX21X1_LVT
     6         95        52 ( 54.7%)         87        55 ( 63.2%)  OA222X1_LVT
     1         24        14 ( 58.3%)         24        14 ( 58.3%)  AO222X1_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       49158 (538575 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.014 um ( 0.01 row height)
rms weighted cell displacement:   0.014 um ( 0.01 row height)
max cell displacement:            1.216 um ( 0.73 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:               17
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U6/U3340 (FADDX1_LVT)
  Input location: (327.952,101.928)
  Legal location: (326.736,101.928)
  Displacement:   1.216 um ( 0.73 row height)
Cell: U9/ctmTdsLR_2_31042 (INVX0_LVT)
  Input location: (156.344,173.824)
  Legal location: (157.56,173.824)
  Displacement:   1.216 um ( 0.73 row height)
Cell: U6/ctmTdsLR_3_29309 (NAND2X0_LVT)
  Input location: (327.04,101.928)
  Legal location: (325.824,101.928)
  Displacement:   1.216 um ( 0.73 row height)
Cell: U2533 (MUX21X1_LVT)
  Input location: (249.216,150.416)
  Legal location: (248.152,150.416)
  Displacement:   1.064 um ( 0.64 row height)
Cell: U9/ctmTdsLR_3_31043 (NAND2X0_LVT)
  Input location: (157.56,173.824)
  Legal location: (158.32,173.824)
  Displacement:   0.760 um ( 0.45 row height)
Cell: U9/U4947 (FADDX1_LVT)
  Input location: (158.472,173.824)
  Legal location: (159.232,173.824)
  Displacement:   0.760 um ( 0.45 row height)
Cell: U9/U4477 (AOI222X1_LVT)
  Input location: (161.664,173.824)
  Legal location: (162.424,173.824)
  Displacement:   0.760 um ( 0.45 row height)
Cell: U0/ctmTdsLR_1_22696 (INVX8_LVT)
  Input location: (193.432,294.208)
  Legal location: (192.824,294.208)
  Displacement:   0.608 um ( 0.36 row height)
Cell: U1/ropt_mt_inst_44553 (NBUFFX4_LVT)
  Input location: (278.552,332.664)
  Legal location: (279.16,332.664)
  Displacement:   0.608 um ( 0.36 row height)
Cell: inA_reg_48_ (DFFARX1_LVT)
  Input location: (189.024,294.208)
  Legal location: (188.568,294.208)
  Displacement:   0.456 um ( 0.27 row height)

Legalization succeeded.
Total Legalizer CPU: 15.203
Total Legalizer Wall Time: 15.204
----------------------------------------------------------------

Route-opt legalization complete           CPU:  4964 s (  1.38 hr )  ELAPSE:  1494 s (  0.42 hr )  MEM-PEAK:  2601 MB
****************************************
Report : Power/Ground Connection Summary
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:22:29 2024
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 49179/49181
Ground net VSS                49179/49181
--------------------------------------------------------------------------------
Information: connections of 4 power/ground pin(s) are created or changed.
Successfully added cut lay CO
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIA4
Successfully added cut lay VIA5
Successfully added cut lay VIA6
Successfully added cut lay VIA7
Successfully added cut lay VIA8
Successfully added cut lay VIARDL
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Warning: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
track auto-fill added 2 tracks on M1
track auto-fill added 2 tracks on M2
track auto-fill added 2 tracks on M3
track auto-fill added 2 tracks on M4
track auto-fill added 2 tracks on M5
track auto-fill added 2 tracks on M6
track auto-fill added 2 tracks on M7
track auto-fill added 2 tracks on M8
track auto-fill added 2 tracks on M9
track auto-fill added 1 tracks on MRDL
Found 0 pin access route guide groups.
Info: number of net_type_blockage: 0 
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Total number of nets = 54750, of which 0 are not extracted
Total number of open nets = 73, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:02 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DBIn Done] Stage (MB): Used  113  Alloctr  114  Proc    0 
[DBIn Done] Total (MB): Used  116  Alloctr  118  Proc 7239 
[ECO: DbIn With Extraction] Elapsed real time: 0:00:02 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[ECO: DbIn With Extraction] Stage (MB): Used  111  Alloctr  112  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used  114  Alloctr  116  Proc 7239 
[ECO: Analysis] Elapsed real time: 0:00:02 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[ECO: Analysis] Stage (MB): Used  111  Alloctr  112  Proc    0 
[ECO: Analysis] Total (MB): Used  114  Alloctr  116  Proc 7239 
Num of eco nets = 54750
Num of open eco nets = 73
[ECO: Init] Elapsed real time: 0:00:02 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[ECO: Init] Stage (MB): Used  116  Alloctr  118  Proc    0 
[ECO: Init] Total (MB): Used  119  Alloctr  122  Proc 7239 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  124  Alloctr  126  Proc 7239 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.aggressive_blockage_via_modeling                 :	 false               
common.allow_connection_to_stripe_covered_secondary_pg_pin:	 false               
common.allow_pg_as_shield                               :	 true                
common.allow_tie_off_connect_to_shield                  :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_with_pin_width_on_macros                 :	 false               
common.connect_with_pin_width_on_macros_effort_level    :	 low                 
common.connect_with_pin_width_on_top_level_ports        :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.continue_with_frozen_global_route                :	 false               
common.create_floating_shields                          :	 false               
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.crosstalk_effort_level                           :	 low                 
common.dbin_enable_safe_via_array_reading               :	 true                
common.debug_read_patterned_metal_shapes                :	 true                
common.derive_connect_within_pin_via_region             :	 false               
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_aggressive_stack_range_over_max_stack_level_fixing:	 false               
common.enable_multi_thread                              :	 true                
common.enable_non_zero_blockage_ek_block                :	 false               
common.enable_pin_width_connection                      :	 false               
common.enable_single_connection_for_var_width           :	 true                
common.enable_via_extension_blocking_for_blockage       :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_custom_via_def_with_no_vias               :	 false               
common.filter_redundant_via_mapping                     :	 true                
common.floorplan_aware_hier_va_gr                       :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.forbid_odd_pitch_jog_by_layer_name               :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_soft_drc_at_final_eco_stage               :	 false               
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_secondary_pg_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.no_merge_ndr_rule_for_single_connection          :	 false               
common.number_of_secondary_pg_pin_connections           :	 0                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.optimize_big_via_for_pin_access                  :	 false               
common.optimize_for_dense_pin_access                    :	 false               
common.optimize_for_fat_pin_access                      :	 true                
common.optimize_for_pin_access                          :	 false               
common.pg_shield_distance_threshold                     :	 0                   
common.pin_spacing_control_mode                         :	 true                
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 off                 
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.prevent_bridge_pattern                           :	 {secondary_pg false} {clock false}
common.process_design_masters_in_dbin                   :	 false               
common.process_pg_augmentation_shapes                   :	 false               
common.prune_orphaned_and_floating_nets_shapes_mode     :	 none                
common.query_based_shield_ratio_reporting               :	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.reconnect_pin_after_shield_modification          :	 false               
common.reduce_shield_same_net_drcs                      :	 false               
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.secondary_pg_pin_effort_level                    :	 hard                
common.separate_tie_off_from_secondary_pg               :	 false               
common.shield_tie_off_max_detail_route_iteration        :	 3                   
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.skip_pg_augmentation_rects                       :	 false               
common.skip_pg_augmentation_wires_and_vias              :	 false               
common.skip_pnet_ignore_shapes                          :	 false               
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.35                
common.tie_all_out_of_boundary_via_ladder_ports         :	 false               
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.track_use_area                                   :	 false               
common.track_width_constraint_relaxed_mode              :	 0                   
common.treat_all_analog_nets_as_signal_nets_for_routing :	 false               
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_all_scan_nets_as_signal_nets_for_routing   :	 true                
common.treat_rectangles_as_routes                       :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.use_min_shield_length_as_ndr_spacing_length_threshold:	 false               
common.use_weighted_secondary_pg_pin_count              :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_ndr_mode                              :	 full                
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.voltage_area_aware                               :	 relaxed             
common.weighted_number_of_secondary_pg_pin_connections  :	 0                   
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.global.*'
global.advance_node_timing_cost_enhancement             :	 0                   
global.auto_gcell                                       :	 true                
global.bail_out_for_high_congestion                     :	 false               
global.cgr_runtime_improvement                          :	 true                
global.clock_ndr_enhancement                            :	 true                
global.coarse_grid_refinement                           :	 true                
global.congestion_consistent_mode                       :	 true                
global.connect_pins_outside_routing_corridor            :	 true                
global.crosstalk_driven                                 :	 false               
global.custom_track_modeling_enhancement                :	 false               
global.deterministic                                    :	 off                 
global.disallow_routing_over_blocked_gcells             :	 soft                
global.double_pattern_utilization_by_layer_name         :	                     
global.effort_level                                     :	 medium              
global.enable_clock_routing_wide_ndr_flow               :	 false               
global.enforce_macro_track_utilization                  :	 false               
global.exclude_blocked_gcells_from_congestion_report    :	 false               
global.export_soft_congestion_maps                      :	 false               
global.extra_blocked_layer_utilization_reduction        :	 0                   
global.fast_congestion_estimation                       :	 false               
global.force_full_effort                                :	 false               
global.force_rerun_after_global_route_opt               :	 false               
global.improve_pg_connection_at_partition_boundary      :	 false               
global.insert_gr_via_ladders                            :	 false               
global.interactive_mode_insert_gr_via_ladders           :	 false               
global.interactive_multithread_mode                     :	 true                
global.macro_area_iterations                            :	 0                   
global.macro_boundary_track_utilization                 :	 100                 
global.macro_boundary_width                             :	 5                   
global.macro_corner_track_utilization                   :	 100                 
global.ndr_dr_shape_as_blockage                         :	 true                
global.pin_access_factor                                :	 1                   
global.place_mode_search_area_bloat                     :	 off                 
global.report_congestion_enable_cell_snapping           :	 false               
global.report_congestion_ignore_buffers                 :	 false               
global.river_routing_extra_effort                       :	 false               
global.routing_corridor_fast_mode                       :	 true                
global.rtla_congestion_estimation                       :	 false               
global.skip_congestion_map_normalization                :	 false               
global.span_pg_blk_nbr                                  :	 true                
global.stats_silent_mode                                :	 true                
global.timing_driven                                    :	 true                
global.timing_driven_effort_level                       :	 high                
global.tuned_rvi_demand                                 :	 true                
global.use_partially_blocked_track_on_zero_cap_gcell    :	 false               
global.via_cut_modeling                                 :	 false               
global.via_density                                      :	 0                   
global.via_optimization                                 :	 true                
global.voltage_area_corner_track_utilization            :	 100                 
global.wire_hugging_bias_enhancement                    :	 true                

Begin global routing.
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,466.82,466.36)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used  142  Alloctr  143  Proc 7239 
Net statistics:
Total number of nets     = 54750
Number of nets to route  = 73
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-low = 1
73 nets are partially connected,
 of which 73 are detail routed and 1 are global routed.
54677 nets are fully connected,
 of which 54674 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   21  Alloctr   22  Proc    0 
[End of Build All Nets] Total (MB): Used  163  Alloctr  166  Proc 7239 
Average gCell capacity  2.93	 on layer (1)	 M1
Average gCell capacity  9.27	 on layer (2)	 M2
Average gCell capacity  5.23	 on layer (3)	 M3
Average gCell capacity  5.41	 on layer (4)	 M4
Average gCell capacity  2.64	 on layer (5)	 M5
Average gCell capacity  2.69	 on layer (6)	 M6
Average gCell capacity  1.11	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 11.00	 on layer (1)	 M1
Average number of tracks per gCell 11.01	 on layer (2)	 M2
Average number of tracks per gCell 5.50	 on layer (3)	 M3
Average number of tracks per gCell 5.51	 on layer (4)	 M4
Average number of tracks per gCell 2.75	 on layer (5)	 M5
Average number of tracks per gCell 2.76	 on layer (6)	 M6
Average number of tracks per gCell 1.38	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.70	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 MRDL
Number of gCells = 778410
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:01 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion map] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build Congestion map] Total (MB): Used  175  Alloctr  178  Proc 7239 
Net Count 73, Total HPWL 3982 microns
HPWL   0 ~  100 microns: Net Count       58	Total HPWL       1365 microns
HPWL 100 ~  200 microns: Net Count       11	Total HPWL       1655 microns
HPWL 200 ~  300 microns: Net Count        4	Total HPWL        960 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL          0 microns
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   36  Alloctr   37  Proc    0 
[End of Build Data] Total (MB): Used  176  Alloctr  179  Proc 7239 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  352  Alloctr  355  Proc 7239 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  352  Alloctr  355  Proc 7239 
Initial. Routing result:
Initial. Both Dirs: Overflow =  7813 Max = 6 GRCs =  8162 (5.24%)
Initial. H routing: Overflow =  7410 Max = 4 (GRCs =  2) GRCs =  7787 (10.00%)
Initial. V routing: Overflow =   403 Max = 6 (GRCs =  3) GRCs =   375 (0.48%)
Initial. M1         Overflow =    49 Max = 2 (GRCs =  5) GRCs =    44 (0.06%)
Initial. M2         Overflow =   213 Max = 6 (GRCs =  3) GRCs =   152 (0.20%)
Initial. M3         Overflow =  7031 Max = 4 (GRCs =  2) GRCs =  7366 (9.46%)
Initial. M4         Overflow =   190 Max = 2 (GRCs = 10) GRCs =   223 (0.29%)
Initial. M5         Overflow =   329 Max = 3 (GRCs =  1) GRCs =   377 (0.48%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       93.4 3.09 0.24 1.15 0.12 0.60 0.34 0.35 0.23 0.04 0.35 0.00 0.00 0.05
M2       18.4 7.68 7.90 14.0 6.82 17.3 14.6 8.31 3.85 0.48 0.48 0.05 0.01 0.03
M3       13.6 5.03 0.00 6.78 0.00 5.67 17.4 0.00 26.1 0.00 18.9 1.56 2.44 2.39
M4       28.4 19.0 0.61 18.8 0.00 8.53 14.5 0.48 7.01 0.00 2.26 0.04 0.09 0.05
M5       23.3 0.00 0.00 11.6 0.00 8.75 20.6 0.00 0.00 0.00 35.2 0.00 0.00 0.35
M6       76.4 0.00 0.00 14.0 0.00 5.00 4.04 0.00 0.00 0.00 0.41 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    52.4 4.78 1.20 9.12 0.95 6.29 9.84 1.25 5.11 0.07 7.91 0.23 0.35 0.40


Initial. Total Wire Length = 42.65
Initial. Layer M1 wire length = 6.53
Initial. Layer M2 wire length = 16.17
Initial. Layer M3 wire length = 19.23
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.72
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 80
Initial. Via VIA12SQ_C count = 42
Initial. Via VIA23SQ_C count = 32
Initial. Via VIA34SQ_C count = 4
Initial. Via VIA45SQ_C count = 2
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Sep  9 12:22:35 2024
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  352  Alloctr  355  Proc 7239 
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
phase1. Routing result:
phase1. Both Dirs: Overflow =  7810 Max = 6 GRCs =  8161 (5.24%)
phase1. H routing: Overflow =  7407 Max = 4 (GRCs =  2) GRCs =  7786 (10.00%)
phase1. V routing: Overflow =   403 Max = 6 (GRCs =  3) GRCs =   375 (0.48%)
phase1. M1         Overflow =    49 Max = 2 (GRCs =  5) GRCs =    44 (0.06%)
phase1. M2         Overflow =   213 Max = 6 (GRCs =  3) GRCs =   152 (0.20%)
phase1. M3         Overflow =  7028 Max = 4 (GRCs =  2) GRCs =  7365 (9.46%)
phase1. M4         Overflow =   190 Max = 2 (GRCs = 10) GRCs =   223 (0.29%)
phase1. M5         Overflow =   329 Max = 3 (GRCs =  1) GRCs =   377 (0.48%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       93.4 3.09 0.24 1.15 0.12 0.60 0.34 0.35 0.23 0.04 0.35 0.00 0.00 0.05
M2       18.4 7.68 7.90 14.0 6.81 17.3 14.6 8.31 3.85 0.48 0.48 0.05 0.01 0.03
M3       13.6 5.03 0.00 6.78 0.00 5.67 17.4 0.00 26.1 0.00 18.9 1.56 2.44 2.39
M4       28.4 19.0 0.61 18.8 0.00 8.53 14.5 0.48 7.01 0.00 2.26 0.04 0.09 0.05
M5       23.3 0.00 0.00 11.6 0.00 8.75 20.6 0.00 0.00 0.00 35.2 0.00 0.00 0.35
M6       76.4 0.00 0.00 14.0 0.00 5.00 4.04 0.00 0.00 0.00 0.41 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    52.4 4.78 1.20 9.12 0.95 6.29 9.84 1.25 5.11 0.07 7.91 0.23 0.35 0.40


phase1. Total Wire Length = 48.83
phase1. Layer M1 wire length = 7.39
phase1. Layer M2 wire length = 22.35
phase1. Layer M3 wire length = 18.38
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.72
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 79
phase1. Via VIA12SQ_C count = 44
phase1. Via VIA23SQ_C count = 29
phase1. Via VIA34SQ_C count = 4
phase1. Via VIA45SQ_C count = 2
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Sep  9 12:22:36 2024
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  352  Alloctr  355  Proc 7239 
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)
phase2. Routing result:
phase2. Both Dirs: Overflow =  7810 Max = 6 GRCs =  8161 (5.24%)
phase2. H routing: Overflow =  7407 Max = 4 (GRCs =  2) GRCs =  7786 (10.00%)
phase2. V routing: Overflow =   403 Max = 6 (GRCs =  3) GRCs =   375 (0.48%)
phase2. M1         Overflow =    49 Max = 2 (GRCs =  5) GRCs =    44 (0.06%)
phase2. M2         Overflow =   213 Max = 6 (GRCs =  3) GRCs =   152 (0.20%)
phase2. M3         Overflow =  7028 Max = 4 (GRCs =  2) GRCs =  7365 (9.46%)
phase2. M4         Overflow =   190 Max = 2 (GRCs = 10) GRCs =   223 (0.29%)
phase2. M5         Overflow =   329 Max = 3 (GRCs =  1) GRCs =   377 (0.48%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       93.4 3.09 0.24 1.15 0.12 0.60 0.34 0.35 0.23 0.04 0.35 0.00 0.00 0.05
M2       18.4 7.68 7.90 14.0 6.81 17.3 14.6 8.31 3.85 0.48 0.48 0.05 0.01 0.03
M3       13.6 5.03 0.00 6.78 0.00 5.67 17.4 0.00 26.1 0.00 18.9 1.56 2.44 2.39
M4       28.4 19.0 0.61 18.8 0.00 8.53 14.5 0.48 7.01 0.00 2.26 0.04 0.09 0.05
M5       23.3 0.00 0.00 11.6 0.00 8.75 20.6 0.00 0.00 0.00 35.2 0.00 0.00 0.35
M6       76.4 0.00 0.00 14.0 0.00 5.00 4.04 0.00 0.00 0.00 0.41 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    52.4 4.78 1.20 9.12 0.95 6.29 9.84 1.25 5.11 0.07 7.91 0.23 0.35 0.40


phase2. Total Wire Length = 48.83
phase2. Layer M1 wire length = 7.39
phase2. Layer M2 wire length = 22.35
phase2. Layer M3 wire length = 18.38
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.72
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 79
phase2. Via VIA12SQ_C count = 44
phase2. Via VIA23SQ_C count = 29
phase2. Via VIA34SQ_C count = 4
phase2. Via VIA45SQ_C count = 2
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
Total number of nets with coarse-to-detailed routing failures: 0
Number of multi gcell level routed nets = 0
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used  212  Alloctr  213  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  352  Alloctr  355  Proc 7239 
numPartCol 2 numPartRow 2 numCol 160 numRow 160
Number of partitions: 4 (2 x 2)

Congestion utilization per direction:
Average vertical track utilization   = 35.37 %
Peak    vertical track utilization   = 123.53 %
Average horizontal track utilization = 44.09 %
Peak    horizontal track utilization = 300.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -10  Alloctr  -10  Proc    0 
[GR: Done] Total (MB): Used  342  Alloctr  345  Proc 7239 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:04 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[GR: Done] Stage (MB): Used  218  Alloctr  219  Proc    0 
[GR: Done] Total (MB): Used  342  Alloctr  345  Proc 7239 
Total number of nets = 54750, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:04 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used   44  Alloctr   44  Proc    0 
[End of Global Routing] Total (MB): Used  168  Alloctr  171  Proc 7239 
[ECO: GR] Elapsed real time: 0:00:06 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[ECO: GR] Stage (MB): Used  165  Alloctr  167  Proc    0 
[ECO: GR] Total (MB): Used  168  Alloctr  171  Proc 7239 

Start track assignment

Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.aggressive_blockage_via_modeling                 :	 false               
common.allow_connection_to_stripe_covered_secondary_pg_pin:	 false               
common.allow_pg_as_shield                               :	 true                
common.allow_tie_off_connect_to_shield                  :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_with_pin_width_on_macros                 :	 false               
common.connect_with_pin_width_on_macros_effort_level    :	 low                 
common.connect_with_pin_width_on_top_level_ports        :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.continue_with_frozen_global_route                :	 false               
common.create_floating_shields                          :	 false               
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.crosstalk_effort_level                           :	 low                 
common.dbin_enable_safe_via_array_reading               :	 true                
common.debug_read_patterned_metal_shapes                :	 true                
common.derive_connect_within_pin_via_region             :	 false               
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_aggressive_stack_range_over_max_stack_level_fixing:	 false               
common.enable_multi_thread                              :	 true                
common.enable_non_zero_blockage_ek_block                :	 false               
common.enable_pin_width_connection                      :	 false               
common.enable_single_connection_for_var_width           :	 true                
common.enable_via_extension_blocking_for_blockage       :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_custom_via_def_with_no_vias               :	 false               
common.filter_redundant_via_mapping                     :	 true                
common.floorplan_aware_hier_va_gr                       :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.forbid_odd_pitch_jog_by_layer_name               :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_soft_drc_at_final_eco_stage               :	 false               
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_secondary_pg_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.no_merge_ndr_rule_for_single_connection          :	 false               
common.number_of_secondary_pg_pin_connections           :	 0                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.optimize_big_via_for_pin_access                  :	 false               
common.optimize_for_dense_pin_access                    :	 false               
common.optimize_for_fat_pin_access                      :	 true                
common.optimize_for_pin_access                          :	 false               
common.pg_shield_distance_threshold                     :	 0                   
common.pin_spacing_control_mode                         :	 true                
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 off                 
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.prevent_bridge_pattern                           :	 {secondary_pg false} {clock false}
common.process_design_masters_in_dbin                   :	 false               
common.process_pg_augmentation_shapes                   :	 false               
common.prune_orphaned_and_floating_nets_shapes_mode     :	 none                
common.query_based_shield_ratio_reporting               :	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.reconnect_pin_after_shield_modification          :	 false               
common.reduce_shield_same_net_drcs                      :	 false               
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.secondary_pg_pin_effort_level                    :	 hard                
common.separate_tie_off_from_secondary_pg               :	 false               
common.shield_tie_off_max_detail_route_iteration        :	 3                   
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.skip_pg_augmentation_rects                       :	 false               
common.skip_pg_augmentation_wires_and_vias              :	 false               
common.skip_pnet_ignore_shapes                          :	 false               
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.35                
common.tie_all_out_of_boundary_via_ladder_ports         :	 false               
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.track_use_area                                   :	 false               
common.track_width_constraint_relaxed_mode              :	 0                   
common.treat_all_analog_nets_as_signal_nets_for_routing :	 false               
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_all_scan_nets_as_signal_nets_for_routing   :	 true                
common.treat_rectangles_as_routes                       :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.use_min_shield_length_as_ndr_spacing_length_threshold:	 false               
common.use_weighted_secondary_pg_pin_count              :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_ndr_mode                              :	 full                
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.voltage_area_aware                               :	 relaxed             
common.weighted_number_of_secondary_pg_pin_connections  :	 0                   
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 true                
track.enable_blkg_improvement_for_all                   :	 false               
track.improve_overlap_optimization_for_transition_layer :	 true                
track.timing_driven                                     :	 true                

Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Track Assign: Read routes] Total (MB): Used  138  Alloctr  141  Proc 7239 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 181 of 272


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  139  Alloctr  142  Proc 7239 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  139  Alloctr  142  Proc 7239 

Number of wires with overlap after iteration 1 = 130 of 221


Wire length and via report:
---------------------------
Number of M1 wires: 50 		  : 0
Number of M2 wires: 96 		 VIA12SQ_C: 81
Number of M3 wires: 65 		 VIA23SQ_C: 94
Number of M4 wires: 8 		 VIA34SQ_C: 10
Number of M5 wires: 2 		 VIA45SQ_C: 6
Number of M6 wires: 0 		 VIA56SQ_C: 0
Number of M7 wires: 0 		 VIA67SQ_C: 0
Number of M8 wires: 0 		 VIA78SQ_C: 0
Number of M9 wires: 0 		 VIA89_C: 0
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 221 		 vias: 191

Total M1 wire length: 15.6
Total M2 wire length: 46.4
Total M3 wire length: 49.7
Total M4 wire length: 5.2
Total M5 wire length: 3.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 119.9

Longest M1 wire length: 2.5
Longest M2 wire length: 2.7
Longest M3 wire length: 3.3
Longest M4 wire length: 1.8
Longest M5 wire length: 1.8
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 
Total number of nets = 54750, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  132  Alloctr  135  Proc 7239 
[ECO: CDR] Elapsed real time: 0:00:07 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:19
[ECO: CDR] Stage (MB): Used  129  Alloctr  131  Proc    0 
[ECO: CDR] Total (MB): Used  132  Alloctr  135  Proc 7239 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.aggressive_blockage_via_modeling                 :	 false               
common.allow_connection_to_stripe_covered_secondary_pg_pin:	 false               
common.allow_pg_as_shield                               :	 true                
common.allow_tie_off_connect_to_shield                  :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_with_pin_width_on_macros                 :	 false               
common.connect_with_pin_width_on_macros_effort_level    :	 low                 
common.connect_with_pin_width_on_top_level_ports        :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.continue_with_frozen_global_route                :	 false               
common.create_floating_shields                          :	 false               
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.crosstalk_effort_level                           :	 low                 
common.dbin_enable_safe_via_array_reading               :	 true                
common.debug_read_patterned_metal_shapes                :	 true                
common.derive_connect_within_pin_via_region             :	 false               
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_aggressive_stack_range_over_max_stack_level_fixing:	 false               
common.enable_multi_thread                              :	 true                
common.enable_non_zero_blockage_ek_block                :	 false               
common.enable_pin_width_connection                      :	 false               
common.enable_single_connection_for_var_width           :	 true                
common.enable_via_extension_blocking_for_blockage       :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_custom_via_def_with_no_vias               :	 false               
common.filter_redundant_via_mapping                     :	 true                
common.floorplan_aware_hier_va_gr                       :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.forbid_odd_pitch_jog_by_layer_name               :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_soft_drc_at_final_eco_stage               :	 false               
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_secondary_pg_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.no_merge_ndr_rule_for_single_connection          :	 false               
common.number_of_secondary_pg_pin_connections           :	 0                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.optimize_big_via_for_pin_access                  :	 false               
common.optimize_for_dense_pin_access                    :	 false               
common.optimize_for_fat_pin_access                      :	 true                
common.optimize_for_pin_access                          :	 false               
common.pg_shield_distance_threshold                     :	 0                   
common.pin_spacing_control_mode                         :	 true                
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 off                 
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.prevent_bridge_pattern                           :	 {secondary_pg false} {clock false}
common.process_design_masters_in_dbin                   :	 false               
common.process_pg_augmentation_shapes                   :	 false               
common.prune_orphaned_and_floating_nets_shapes_mode     :	 none                
common.query_based_shield_ratio_reporting               :	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.reconnect_pin_after_shield_modification          :	 false               
common.reduce_shield_same_net_drcs                      :	 false               
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.secondary_pg_pin_effort_level                    :	 hard                
common.separate_tie_off_from_secondary_pg               :	 false               
common.shield_tie_off_max_detail_route_iteration        :	 3                   
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.skip_pg_augmentation_rects                       :	 false               
common.skip_pg_augmentation_wires_and_vias              :	 false               
common.skip_pnet_ignore_shapes                          :	 false               
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.35                
common.tie_all_out_of_boundary_via_ladder_ports         :	 false               
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.track_use_area                                   :	 false               
common.track_width_constraint_relaxed_mode              :	 0                   
common.treat_all_analog_nets_as_signal_nets_for_routing :	 false               
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_all_scan_nets_as_signal_nets_for_routing   :	 true                
common.treat_rectangles_as_routes                       :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.use_min_shield_length_as_ndr_spacing_length_threshold:	 false               
common.use_weighted_secondary_pg_pin_count              :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_ndr_mode                              :	 full                
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.voltage_area_aware                               :	 relaxed             
common.weighted_number_of_secondary_pg_pin_connections  :	 0                   
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.detail.*'
detail.allow_default_rule_nets_via_ladder_lower_layer_connection:	 false               
detail.allow_fixed_shape_extension_to_overlap_with_zero_spacing_blockage:	 false               
detail.allow_ndr_nets_via_ladder_lower_layer_connection :	 false               
detail.antenna                                          :	 true                
detail.antenna_fixing_preference                        :	 hop_layers          
detail.antenna_on_iteration                             :	 1                   
detail.antenna_verbose_level                            :	 1                   
detail.cache_via_enc_for_fat_wire_via_kpt_encl          :	 false               
detail.check_antenna_for_open_nets                      :	 false               
detail.check_antenna_on_abutting_pins                   :	 true                
detail.check_antenna_on_diode_pins                      :	 false               
detail.check_antenna_on_pg                              :	 false               
detail.check_encl_for_xy_dir_mincut_fat_via_rule        :	 true                
detail.check_on_wire_track_for_non_prefer_metal         :	 true                
detail.check_patchable_drc_from_fixed_shapes            :	 false               
detail.check_pin_access_via_mismatch                    :	 true                
detail.check_pin_min_area_min_length                    :	 true                
detail.check_port_min_area_min_length                   :	 true                
detail.check_routes_frozen_mode_include_shape_with_attribute_locked:	 false               
detail.continue_after_large_design_rule_value_error     :	 false               
detail.cost_adjustment_during_redundant_via_insertion   :	 false               
detail.debug_check_cellmap_query_for_diodes             :	 false               
detail.debug_force_all_shapes_colored                   :	 false               
detail.default_diode_protection                         :	 0                   
detail.default_gate_diffusion_length                    :	 -1                  
detail.default_gate_size                                :	 -1                  
detail.default_nwell_size                               :	 -1                  
detail.default_port_external_antenna_area               :	 0                   
detail.default_port_external_gate_diffusion_length      :	 -1                  
detail.default_port_external_gate_size                  :	 -1                  
detail.default_port_external_nwell_size                 :	 -1                  
detail.detail_route_special_design_rule_fixing_stage    :	 late_routing        
detail.diagonal_min_width                               :	 true                
detail.diode_insertion_mode                             :	 new_and_spare       
detail.diode_libcell_names                              :	                     
detail.diode_preference                                 :	 none                
detail.disable_clip_grid                                :	 false               
detail.disable_non_prefer_routing_for_cut_layers        :	 false               
detail.disable_ropt_eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.drc_convergence_effort_level                     :	 medium              
detail.drc_threshold_to_skip_redundant_via_insertion_and_post_route_vio_fixing:	 2147483647          
detail.eco_max_number_of_iterations                     :	 -1                  
detail.eco_route_special_design_rule_fixing_stage       :	 late_routing        
detail.eco_route_use_soft_spacing_for_timing_optimization:	 false               
detail.elapsed_time_limit                               :	 -1                  
detail.enable_cut_check_for_fat_via_patch               :	 true                
detail.enable_diff_net_space_runtime_improvements       :	 5                   
detail.enable_diodes_selection_for_variable_row_heights :	 true                
detail.enable_end_off_preferred_grid_patching_on_fixed_shapes:	 false               
detail.enable_fast_via_enclosure_metal_width_drc_fix    :	 true                
detail.enable_fixing_selective_design_rule_violations_on_fixed_shapes:	 false               
detail.enable_layer_hopping_high_effort                 :	 false               
detail.enable_min_area_patch_between_fixed_shapes       :	 true                
detail.enable_min_area_patch_between_nearby_pins        :	 true                
detail.enable_min_area_patch_between_nearby_pins_2      :	 true                
detail.enable_min_area_patch_between_short_pins         :	 true                
detail.enable_min_max_layer_cost_adjustment             :	 false               
detail.enable_ndr_tapering_on_voltage_rule              :	 true                
detail.enable_negative_parallel_legnth_span_blocking    :	 false               
detail.enable_new_sav_coloring_check                    :	 true                
detail.enable_orientation_check_for_fat_via_patch       :	 true                
detail.enable_patch_clean_up_iteration                  :	 false               
detail.enable_patch_clean_up_iteration_ripup_reroute    :	 true                
detail.enable_patch_ripup_count_propagation             :	 true                
detail.enable_selective_design_rules_patching_on_fixed_shape_types_by_layer_names:	                     
detail.enable_separate_pgate_ngate_antenna_ratio_check  :	 false               
detail.enable_taper_with_optimal_default_via            :	 false               
detail.enable_timing_driven_patch                       :	 false               
detail.enable_via_surround_check_in_alt_via             :	 true                
detail.end_keepout_fixed_bias_patch_mode                :	 2                   
detail.end_keepout_patch_mode                           :	 0                   
detail.enforce_via_surround_matching_width_tracks       :	 false               
detail.enhance_via_ladder_samenet_intersection          :	 false               
detail.export_soft_secondary_pg_pin_cluster             :	 off                 
detail.fix_min_area_for_shapes_with_color_conflict_drcs :	 true                
detail.force_max_number_iterations                      :	 false               
detail.generate_extra_off_grid_pin_tracks               :	 false               
detail.generate_off_grid_feed_through_tracks            :	 low                 
detail.group_route_special_design_rule_fixing_stage     :	 late_routing        
detail.hop_layers_to_fix_antenna                        :	 true                
detail.ignore_contained_metal_for_via_based_metal_min_width:	 true                
detail.ignore_drc                                       :	 {same_net_metal_space false} {same_net_enclosed_cut_space false} {all_same_net_drc_for_frozen_net false}
detail.ignore_needs_fat_contact_drcs_from_far_off_shapes:	 true                
detail.improve_optimize_route_runtime                   :	 false               
detail.improve_secondary_pg_topology                    :	 false               
detail.incremental_detail_route_special_design_rule_fixing_stage:	 late_routing        
detail.insert_diodes_during_routing                     :	 false               
detail.insert_redundant_vias_layer_order_low_to_high    :	 false               
detail.keep_track_color_for_large_shape                 :	 false               
detail.macro_pin_antenna_mode                           :	 normal              
detail.max_antenna_pin_count                            :	 -1                  
detail.merge_gates_for_antenna                          :	 true                
detail.min_number_iterations_after_last_patch_clean_up_iteration:	 3                   
detail.ndr_layer_based_taper_distance_threshold         :	 -1                  
detail.obs_patch_threshold_by_layer_name                :	                     
detail.on_wire_track_width_threshold_by_layer_name      :	                     
detail.optimize_for_aprg                                :	 false               
detail.optimize_for_cuts_near_pg                        :	 false               
detail.optimize_for_macro_pin_offset                    :	 false               
detail.optimize_for_macro_pins                          :	 false               
detail.optimize_for_non_pref_dir_route                  :	 false               
detail.optimize_partition_size_for_drc                  :	 false               
detail.optimize_tie_off_effort_level                    :	 low                 
detail.optimize_wire_via_effort_level                   :	 low                 
detail.patch_clean_up_iteration_frequency               :	 5                   
detail.patch_clean_up_iterations                        :	                     
detail.patch_clean_up_max_number_iterations             :	 0                   
detail.patch_clean_up_reconnect_open_net                :	 false               
detail.patch_clean_up_trimming_only                     :	 false               
detail.pattern_must_join_check_on_user_secondary_pg     :	 false               
detail.pin_taper_mode                                   :	 default_width       
detail.port_antenna_mode                                :	 float               
detail.post_process_special_design_rule_fixing_stage    :	 late_routing        
detail.prevent_bridge_pattern                           :	 {secondary_pg false} {clock false}
detail.process_gate_area_of_pins_on_metal_layers        :	 false               
detail.process_min_edge_length_drc_fixing_on_overlap_shapes:	 false               
detail.process_min_edge_length_drc_fixing_on_wide_width_tracks:	 true                
detail.process_min_edge_length_drc_fixing_with_via_swapping:	 true                
detail.process_min_edge_length_drc_on_large_shapes      :	 false               
detail.process_min_length_on_shapes_with_other_drcs     :	 true                
detail.process_other_layer_patch_for_iso_dense_via_enclosure:	 true                
detail.process_other_layer_patch_for_iso_dense_via_enclosure_2:	 true                
detail.process_patchable_drcs_in_diode_insertion        :	 true                
detail.process_via_enclosure_based_max_length_drcs_on_long_wires:	 true                
detail.reject_input_vio_type_in_alt_via_try_mode        :	 true                
detail.repair_shorts_over_macros_effort_level           :	 off                 
detail.repair_shorts_over_macros_verbose                :	 false               
detail.report_antenna_for_must_join_port_root           :	 false               
detail.report_ignore_drc                                :	                     
detail.reuse_filler_locations_for_diodes                :	 true                
detail.route_guide_based_min_area_by_layer_name         :	                     
detail.save_after_iterations                            :	                     
detail.save_cell_prefix                                 :	 DR                  
detail.save_with_best_drc_after_iteration               :	 -1                  
detail.save_with_best_drc_cell_name                     :	 DR_itrBestDRC       
detail.save_with_best_drc_reduction_threshold           :	 30                  
detail.skip_antenna_fixing_for_nets                     :	                     
detail.skip_m0_pg_pins_only_cell_for_1cpp_cell_gap_analysis:	 false               
detail.skip_no_m0_shapes_cells_for_1cpp_cell_gap        :	 false               
detail.skip_obs_patch_for_cut_aware_min_length          :	 true                
detail.sparse_end_extension_for_via_enclosure_patch_threshold_by_layer_name:	                     
detail.speedup_secondary_pg_routing                     :	 true                
detail.threshold_adjustment_for_single_connection_to_pins:	 false               
detail.timing_driven                                    :	 true                
detail.top_layer_antenna_fix_threshold                  :	 -1                  
detail.topology_eco_effort_level                        :	 medium              
detail.trim_pin_spots_for_custom_via_cuts               :	 false               
detail.use_blockage_over_pin_via_for_fat_wire_via_enclosure:	 true                
detail.use_default_width_for_min_area_min_len_stub      :	 false               
detail.use_diode_prot_based_max_ratio_for_diode_mode_16 :	 false               
detail.use_layer_check_for_fat_via_patching             :	 true                
detail.use_lower_hierarchy_for_port_diodes              :	 false               
detail.use_wide_wire_effort_level                       :	 off                 
detail.use_wide_wire_to_input_pin                       :	 false               
detail.use_wide_wire_to_macro_pin                       :	 false               
detail.use_wide_wire_to_output_pin                      :	 false               
detail.use_wide_wire_to_pad_pin                         :	 same_as_macro_pin   
detail.use_wide_wire_to_port                            :	 same_as_macro_pin   
detail.user_defined_partition                           :	                     
detail.var_spacing_to_same_net                          :	 false               
detail.via_ladder_ndr_mode                              :	 full                
detail.via_ladder_upper_layer_via_connection_mode       :	 above               
detail.write_voltage_area_drcs_to_error_data_file       :	 true                

Printing options for 'route.auto_via_ladder.*'
auto_via_ladder.allow_drcs                              :	 false               
auto_via_ladder.allow_patching                          :	 false               
auto_via_ladder.allow_samenet_intersection              :	 false               
auto_via_ladder.allow_via_array_as_single_cut           :	 false               
auto_via_ladder.apply_app_options_to_insert_via_ladders_command:	 false               
auto_via_ladder.auto_stagger                            :	 false               
auto_via_ladder.auto_stagger_for_em_via_ladder_max_number_stagger_tracks_per_level:	 15                  
auto_via_ladder.auto_stagger_max_number_stagger_tracks_per_level:	 9                   
auto_via_ladder.bias_top_layer_to_samenet_connection    :	 false               
auto_via_ladder.check_drcs_on_existing_via_ladders      :	 false               
auto_via_ladder.clean                                   :	 false               
auto_via_ladder.connect_within_metal                    :	 false               
auto_via_ladder.connect_within_metal_for_em_via_ladder  :	 same_as_global      
auto_via_ladder.connect_within_metal_for_via_ladder     :	 same_as_global      
auto_via_ladder.connect_within_pin_mode                 :	 {all off} {via_ladder off} {pattern_must_join off}
auto_via_ladder.default_width_ndr_promotable_on_nonreserved_tracks:	 true                
auto_via_ladder.enable_em_to_performance_via_ladder_update:	 false               
auto_via_ladder.force_shifted_vias_flush_with_line_ends :	 true                
auto_via_ladder.generate_center_track_on_off_grid_pattern_must_join_pin_shapes:	 false               
auto_via_ladder.generate_track_width_by_layer_name      :	                     
auto_via_ladder.ignore_min_max_layer_constraints        :	 false               
auto_via_ladder.ignore_rippable_shapes                  :	 false               
auto_via_ladder.ignore_routing_shape_drcs               :	 false               
auto_via_ladder.ndr_mode                                :	 full                
auto_via_ladder.ndr_on_top_layer_only                   :	 false               
auto_via_ladder.pattern_must_join_max_number_stagger_tracks:	                     
auto_via_ladder.pattern_must_join_over_pin_layer        :	 1                   
auto_via_ladder.pin_access_aware                        :	 true                
auto_via_ladder.relax_line_end_via_enclosure_rule       :	 false               
auto_via_ladder.relax_pin_layer_metal_spacing_rules     :	 false               
auto_via_ladder.remove_routing_shapes_below_net_via_ladder_top_layer:	 false               
auto_via_ladder.report_all_via_ladders                  :	 true                
auto_via_ladder.shift_vias_on_transition_layers         :	 false               
auto_via_ladder.strictly_honor_cut_table                :	 false               
auto_via_ladder.top_layer_to_samenet_min_nonzero_distance:	 0                   
auto_via_ladder.update_during_route                     :	 false               
auto_via_ladder.update_on_route_eco_nets_only           :	 false               
auto_via_ladder.update_on_route_group_nets_only         :	 false               
auto_via_ladder.update_pattern_must_join_during_route   :	 true                
auto_via_ladder.user_debug                              :	 false               
auto_via_ladder.verbose                                 :	 false               

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked	1/49 Partitions, Violations =	2
Checked	2/49 Partitions, Violations =	2
Checked	3/49 Partitions, Violations =	2
Checked	4/49 Partitions, Violations =	2
Checked	5/49 Partitions, Violations =	12
Checked	6/49 Partitions, Violations =	12
Checked	7/49 Partitions, Violations =	115
Checked	8/49 Partitions, Violations =	115
Checked	9/49 Partitions, Violations =	115
Checked	10/49 Partitions, Violations =	115
Checked	11/49 Partitions, Violations =	115
Checked	12/49 Partitions, Violations =	115
Checked	13/49 Partitions, Violations =	132
Checked	14/49 Partitions, Violations =	163
Checked	15/49 Partitions, Violations =	184
Checked	16/49 Partitions, Violations =	184
Checked	17/49 Partitions, Violations =	184
Checked	18/49 Partitions, Violations =	184
Checked	19/49 Partitions, Violations =	184
Checked	20/49 Partitions, Violations =	184
Checked	21/49 Partitions, Violations =	209
Checked	22/49 Partitions, Violations =	209
Checked	23/49 Partitions, Violations =	224
Checked	24/49 Partitions, Violations =	224
Checked	25/49 Partitions, Violations =	224
Checked	26/49 Partitions, Violations =	224
Checked	27/49 Partitions, Violations =	224
Checked	28/49 Partitions, Violations =	237
Checked	29/49 Partitions, Violations =	390
Checked	30/49 Partitions, Violations =	392
Checked	31/49 Partitions, Violations =	392
Checked	32/49 Partitions, Violations =	427
Checked	33/49 Partitions, Violations =	466
Checked	34/49 Partitions, Violations =	466
Checked	35/49 Partitions, Violations =	466
Checked	36/49 Partitions, Violations =	466
Checked	37/49 Partitions, Violations =	491
Checked	38/49 Partitions, Violations =	491
Checked	39/49 Partitions, Violations =	497
Checked	40/49 Partitions, Violations =	499
Checked	41/49 Partitions, Violations =	531
Checked	42/49 Partitions, Violations =	531
Checked	43/49 Partitions, Violations =	540
Checked	44/49 Partitions, Violations =	540
Checked	45/49 Partitions, Violations =	540
Checked	46/49 Partitions, Violations =	540
Checked	47/49 Partitions, Violations =	540
Checked	48/49 Partitions, Violations =	540
Checked	49/49 Partitions, Violations =	540

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	540

[DRC CHECK] Elapsed real time: 0:00:11 
[DRC CHECK] Elapsed cpu  time: sys=0:00:02 usr=0:01:07 total=0:01:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc  125 
[DRC CHECK] Total (MB): Used  187  Alloctr  191  Proc 7365 

Total Wire Length =                    1070466 micron
Total Number of Contacts =             441903
Total Number of Wires =                453216
Total Number of PtConns =              25400
Total Number of Routed Wires =       453216
Total Routed Wire Length =           1067538 micron
Total Number of Routed Contacts =       441903
	Layer                 M1 :      34609 micron
	Layer                 M2 :     323348 micron
	Layer                 M3 :     312939 micron
	Layer                 M4 :     189986 micron
	Layer                 M5 :     175959 micron
	Layer                 M6 :      33625 micron
	Layer                 M7 :          0 micron
	Layer                 M8 :          0 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via            VIA56SQ_C :       3666
	Via            VIA45SQ_C :         14
	Via       VIA45SQ_C(rot) :      22991
	Via            VIA34SQ_C :      41577
	Via       VIA34SQ_C(rot) :        397
	Via            VIA23SQ_C :       2696
	Via       VIA23SQ_C(rot) :     181203
	Via           VIA23BAR_C :          1
	Via      VIA23BAR_C(rot) :          2
	Via             VIA23BAR :          2
	Via   VIA23SQ_C(rot)_1x2 :         80
	Via     VIA23SQ(rot)_1x2 :        212
	Via          VIA23SQ_1x2 :          2
	Via            VIA12SQ_C :      47360
	Via       VIA12SQ_C(rot) :       1244
	Via           VIA12BAR_C :      49502
	Via      VIA12BAR_C(rot) :       1236
	Via             VIA12BAR :        583
	Via        VIA12BAR(rot) :       3585
	Via        VIA12SQ_C_2x1 :      57458
	Via   VIA12SQ_C(rot)_1x2 :        139
	Via   VIA12SQ_C(rot)_2x1 :         22
	Via        VIA12SQ_C_1x2 :          3
	Via          VIA12SQ_2x1 :      22353
	Via     VIA12SQ(rot)_1x2 :       5565
	Via     VIA12SQ(rot)_2x1 :          7
	Via          VIA12SQ_1x2 :          2
	Via     VIA12SQ(rot)_1x4 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 19.43% (85844 / 441903 vias)
 
    Layer VIA1       = 45.25% (85550  / 189060  vias)
        Weight 1     = 45.25% (85550   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 54.75% (103510  vias)
    Layer VIA2       =  0.16% (294    / 184198  vias)
        Weight 1     =  0.16% (294     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.84% (183904  vias)
    Layer VIA3       =  0.00% (0      / 41974   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (41974   vias)
    Layer VIA4       =  0.00% (0      / 23005   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (23005   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3666    vias)
 
  Total double via conversion rate    = 19.43% (85844 / 441903 vias)
 
    Layer VIA1       = 45.25% (85550  / 189060  vias)
    Layer VIA2       =  0.16% (294    / 184198  vias)
    Layer VIA3       =  0.00% (0      / 41974   vias)
    Layer VIA4       =  0.00% (0      / 23005   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
 
  The optimized via conversion rate based on total routed via count = 19.43% (85844 / 441903 vias)
 
    Layer VIA1       = 45.25% (85550  / 189060  vias)
        Weight 1     = 45.25% (85550   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 54.75% (103510  vias)
    Layer VIA2       =  0.16% (294    / 184198  vias)
        Weight 1     =  0.16% (294     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.84% (183904  vias)
    Layer VIA3       =  0.00% (0      / 41974   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (41974   vias)
    Layer VIA4       =  0.00% (0      / 23005   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (23005   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3666    vias)
 
Total number of nets = 54750, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/23 Partitions, Violations =	459
Routed	2/23 Partitions, Violations =	438
Routed	3/23 Partitions, Violations =	390
Routed	4/23 Partitions, Violations =	390
Routed	5/23 Partitions, Violations =	381
Routed	6/23 Partitions, Violations =	381
Routed	7/23 Partitions, Violations =	372
Routed	8/23 Partitions, Violations =	372
Routed	9/23 Partitions, Violations =	366
Routed	10/23 Partitions, Violations =	285
Routed	11/23 Partitions, Violations =	212
Routed	12/23 Partitions, Violations =	212
Routed	13/23 Partitions, Violations =	212
Routed	14/23 Partitions, Violations =	107
Routed	15/23 Partitions, Violations =	90
Routed	16/23 Partitions, Violations =	90
Routed	17/23 Partitions, Violations =	51
Routed	18/23 Partitions, Violations =	51
Routed	19/23 Partitions, Violations =	51
Routed	20/23 Partitions, Violations =	15
Routed	21/23 Partitions, Violations =	3
Routed	22/23 Partitions, Violations =	3
Routed	23/23 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Less than minimum area : 1

[Iter 0] Elapsed real time: 0:00:12 
[Iter 0] Elapsed cpu  time: sys=0:00:02 usr=0:01:11 total=0:01:14
[Iter 0] Stage (MB): Used   55  Alloctr   56  Proc  125 
[Iter 0] Total (MB): Used  187  Alloctr  191  Proc 7365 

End DR iteration 0 with 23 parts

Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 1] Elapsed real time: 0:00:12 
[Iter 1] Elapsed cpu  time: sys=0:00:03 usr=0:01:13 total=0:01:16
[Iter 1] Stage (MB): Used   55  Alloctr   56  Proc  125 
[Iter 1] Total (MB): Used  187  Alloctr  191  Proc 7365 

End DR iteration 1 with 1 parts

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = n23
Net 2 = n310
Net 3 = U1/ropt_net_21426
Net 4 = U0/ropt_net_21427
Net 5 = HFSNET_69
Net 6 = gre_a_INV_15785_35
Net 7 = U0/gre_a_INV_12480_35
Net 8 = inA[48]
Net 9 = tmp_mult4[44]
Net 10 = tmp_mult5[45]
Net 11 = U0/n44
Net 12 = ropt_net_21171
Net 13 = U9/ropt_net_21197
Net 14 = U6/ropt_net_21200
Net 15 = U6/ropt_net_21211
Net 16 = ropt_net_21212
Net 17 = U0/n874
Net 18 = U9/ropt_net_21308
Net 19 = U0/ropt_net_21318
Net 20 = U0/ropt_net_21334
Net 21 = U0/n2626
Net 22 = U0/n3011
Net 23 = U0/n3057
Net 24 = U0/n3400
Net 25 = U0/n3483
Net 26 = U0/n3504
Net 27 = U0/n3505
Net 28 = U0/n3506
Net 29 = U0/n3537
Net 30 = U0/n3556
Net 31 = U0/n3557
Net 32 = U0/n6236
Net 33 = HFSNET_417
Net 34 = U0/HFSNET_523
Net 35 = U0/HFSNET_340
Net 36 = U0/HFSNET_427
Net 37 = U1/n811
Net 38 = U1/HFSNET_186
Net 39 = U1/n5445
Net 40 = U1/n5456
Net 41 = U1/n5457
Net 42 = U1/n5458
Net 43 = U1/n5555
Net 44 = ctsbuf_net_1032
Net 45 = U1/n8422
Net 46 = U9/HFSNET_419
Net 47 = U6/n2280
Net 48 = U6/n2281
Net 49 = U6/n2282
Net 50 = U6/n2338
Net 51 = U6/n2378
Net 52 = U6/n2583
Net 53 = U6/n2597
Net 54 = U6/n2598
Net 55 = U6/n2599
Net 56 = U6/n2650
Net 57 = U6/n3133
Net 58 = U6/n3262
Net 59 = U6/n3266
Net 60 = U6/n3267
Net 61 = U6/n3268
Net 62 = U6/n3358
Net 63 = U6/n3387
Net 64 = U6/n3491
Net 65 = U6/n3504
Net 66 = U6/n4247
Net 67 = U6/n4335
Net 68 = U6/n4940
Net 69 = HFSNET_490
Net 70 = HFSNET_509
Net 71 = HFSNET_525
Net 72 = U9/n1123
Net 73 = U9/n1474
Net 74 = U9/n1518
Net 75 = U9/n1519
Net 76 = U9/n1905
Net 77 = U9/n2214
Net 78 = U9/n2236
Net 79 = U9/n2237
Net 80 = U9/n2238
Net 81 = U9/n2282
Net 82 = U9/n2420
Net 83 = U9/n3780
Net 84 = U9/n4671
Net 85 = U9/n5245
Net 86 = U9/n5246
Net 87 = U9/n5247
Net 88 = U9/n5261
Net 89 = U9/n5331
Net 90 = U9/n5857
Net 91 = U9/n5873
Net 92 = U9/n5874
Net 93 = U9/n5875
Net 94 = U9/n5949
Net 95 = U9/HFSNET_311
Net 96 = HFSNET_591
Net 97 = HFSNET_521
Net 98 = HFSNET_524
Net 99 = HFSNET_511
Net 100 = HFSNET_107
.... and 32 other nets
Total number of changed nets = 132 (out of 54750)

[DR: Done] Elapsed real time: 0:00:12 
[DR: Done] Elapsed cpu  time: sys=0:00:03 usr=0:01:13 total=0:01:16
[DR: Done] Stage (MB): Used    1  Alloctr    3  Proc  125 
[DR: Done] Total (MB): Used  134  Alloctr  138  Proc 7365 
[ECO: DR] Elapsed real time: 0:00:20 
[ECO: DR] Elapsed cpu  time: sys=0:00:03 usr=0:01:32 total=0:01:35
[ECO: DR] Stage (MB): Used  130  Alloctr  134  Proc  125 
[ECO: DR] Total (MB): Used  134  Alloctr  138  Proc 7365 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    1070456 micron
Total Number of Contacts =             441877
Total Number of Wires =                453244
Total Number of PtConns =              25409
Total Number of Routed Wires =       453244
Total Routed Wire Length =           1067528 micron
Total Number of Routed Contacts =       441877
	Layer                 M1 :      34588 micron
	Layer                 M2 :     323319 micron
	Layer                 M3 :     312949 micron
	Layer                 M4 :     190008 micron
	Layer                 M5 :     175969 micron
	Layer                 M6 :      33624 micron
	Layer                 M7 :          0 micron
	Layer                 M8 :          0 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via            VIA56SQ_C :       3666
	Via            VIA45SQ_C :         14
	Via       VIA45SQ_C(rot) :      22995
	Via            VIA34SQ_C :      41590
	Via       VIA34SQ_C(rot) :        398
	Via            VIA23SQ_C :       2695
	Via       VIA23SQ_C(rot) :     181179
	Via           VIA23BAR_C :          1
	Via      VIA23BAR_C(rot) :          2
	Via             VIA23BAR :          2
	Via   VIA23SQ_C(rot)_1x2 :         80
	Via     VIA23SQ(rot)_1x2 :        212
	Via          VIA23SQ_1x2 :          2
	Via            VIA12SQ_C :      47317
	Via       VIA12SQ_C(rot) :       1238
	Via           VIA12BAR_C :      49520
	Via      VIA12BAR_C(rot) :       1237
	Via             VIA12BAR :        584
	Via        VIA12BAR(rot) :       3588
	Via        VIA12SQ_C_2x1 :      57462
	Via   VIA12SQ_C(rot)_1x2 :        140
	Via   VIA12SQ_C(rot)_2x1 :         22
	Via        VIA12SQ_C_1x2 :          3
	Via          VIA12SQ_2x1 :      22351
	Via     VIA12SQ(rot)_1x2 :       5569
	Via     VIA12SQ(rot)_2x1 :          7
	Via          VIA12SQ_1x2 :          2
	Via     VIA12SQ(rot)_1x4 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 19.43% (85851 / 441877 vias)
 
    Layer VIA1       = 45.26% (85557  / 189041  vias)
        Weight 1     = 45.26% (85557   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 54.74% (103484  vias)
    Layer VIA2       =  0.16% (294    / 184173  vias)
        Weight 1     =  0.16% (294     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.84% (183879  vias)
    Layer VIA3       =  0.00% (0      / 41988   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (41988   vias)
    Layer VIA4       =  0.00% (0      / 23009   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (23009   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3666    vias)
 
  Total double via conversion rate    = 19.43% (85851 / 441877 vias)
 
    Layer VIA1       = 45.26% (85557  / 189041  vias)
    Layer VIA2       =  0.16% (294    / 184173  vias)
    Layer VIA3       =  0.00% (0      / 41988   vias)
    Layer VIA4       =  0.00% (0      / 23009   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
 
  The optimized via conversion rate based on total routed via count = 19.43% (85851 / 441877 vias)
 
    Layer VIA1       = 45.26% (85557  / 189041  vias)
        Weight 1     = 45.26% (85557   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 54.74% (103484  vias)
    Layer VIA2       =  0.16% (294    / 184173  vias)
        Weight 1     =  0.16% (294     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.84% (183879  vias)
    Layer VIA3       =  0.00% (0      / 41988   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (41988   vias)
    Layer VIA4       =  0.00% (0      / 23009   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (23009   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3666    vias)
 

Total number of nets = 54750
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    1070456 micron
Total Number of Contacts =             441877
Total Number of Wires =                453244
Total Number of PtConns =              25409
Total Number of Routed Wires =       453244
Total Routed Wire Length =           1067528 micron
Total Number of Routed Contacts =       441877
	Layer                 M1 :      34588 micron
	Layer                 M2 :     323319 micron
	Layer                 M3 :     312949 micron
	Layer                 M4 :     190008 micron
	Layer                 M5 :     175969 micron
	Layer                 M6 :      33624 micron
	Layer                 M7 :          0 micron
	Layer                 M8 :          0 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via            VIA56SQ_C :       3666
	Via            VIA45SQ_C :         14
	Via       VIA45SQ_C(rot) :      22995
	Via            VIA34SQ_C :      41590
	Via       VIA34SQ_C(rot) :        398
	Via            VIA23SQ_C :       2695
	Via       VIA23SQ_C(rot) :     181179
	Via           VIA23BAR_C :          1
	Via      VIA23BAR_C(rot) :          2
	Via             VIA23BAR :          2
	Via   VIA23SQ_C(rot)_1x2 :         80
	Via     VIA23SQ(rot)_1x2 :        212
	Via          VIA23SQ_1x2 :          2
	Via            VIA12SQ_C :      47317
	Via       VIA12SQ_C(rot) :       1238
	Via           VIA12BAR_C :      49520
	Via      VIA12BAR_C(rot) :       1237
	Via             VIA12BAR :        584
	Via        VIA12BAR(rot) :       3588
	Via        VIA12SQ_C_2x1 :      57462
	Via   VIA12SQ_C(rot)_1x2 :        140
	Via   VIA12SQ_C(rot)_2x1 :         22
	Via        VIA12SQ_C_1x2 :          3
	Via          VIA12SQ_2x1 :      22351
	Via     VIA12SQ(rot)_1x2 :       5569
	Via     VIA12SQ(rot)_2x1 :          7
	Via          VIA12SQ_1x2 :          2
	Via     VIA12SQ(rot)_1x4 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 19.43% (85851 / 441877 vias)
 
    Layer VIA1       = 45.26% (85557  / 189041  vias)
        Weight 1     = 45.26% (85557   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 54.74% (103484  vias)
    Layer VIA2       =  0.16% (294    / 184173  vias)
        Weight 1     =  0.16% (294     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.84% (183879  vias)
    Layer VIA3       =  0.00% (0      / 41988   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (41988   vias)
    Layer VIA4       =  0.00% (0      / 23009   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (23009   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3666    vias)
 
  Total double via conversion rate    = 19.43% (85851 / 441877 vias)
 
    Layer VIA1       = 45.26% (85557  / 189041  vias)
    Layer VIA2       =  0.16% (294    / 184173  vias)
    Layer VIA3       =  0.00% (0      / 41988   vias)
    Layer VIA4       =  0.00% (0      / 23009   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
 
  The optimized via conversion rate based on total routed via count = 19.43% (85851 / 441877 vias)
 
    Layer VIA1       = 45.26% (85557  / 189041  vias)
        Weight 1     = 45.26% (85557   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 54.74% (103484  vias)
    Layer VIA2       =  0.16% (294    / 184173  vias)
        Weight 1     =  0.16% (294     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.84% (183879  vias)
    Layer VIA3       =  0.00% (0      / 41988   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (41988   vias)
    Layer VIA4       =  0.00% (0      / 23009   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (23009   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3666    vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 132 nets
[ECO: End] Elapsed real time: 0:00:21 
[ECO: End] Elapsed cpu  time: sys=0:00:03 usr=0:01:32 total=0:01:36
[ECO: End] Stage (MB): Used   -1  Alloctr   -1  Proc  125 
[ECO: End] Total (MB): Used    1  Alloctr    1  Proc 7365 
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/clock_opt.design'. (TIM-125)
Information: Design MYTOP has 54750 nets, 0 global routed, 54748 detail routed. (NEX-024)
Information: Serialized np data
INFO: timer data saved to /tmp/MYTOP_3336_507351712.timdat

Route-opt ECO routing complete            CPU:  5058 s (  1.40 hr )  ELAPSE:  1517 s (  0.42 hr )  MEM-PEAK:  2727 MB
Co-efficient Ratio Summary:
4.193421606427  6.578038174103  2.479639288640  7.744187740401  0.485050000353  3.179565833784  5.567214754587  2.894454487461  6.565921217814  9.017931705874  7118.019259133986  3.442206854722  8.127871985274
4.208341124116  8.115604908351  9.225026084638  4.623950264138  2.370221226938  7.184029619314  2.429406669096  8.752789064661  3.180723294465  6.578797324787  0362.357561419113  5.116393099498  4.145901170014
8.443881385320  0.064440376412  6.053169767737  8.842299821220  1.167950775967  8.473967786224  3.056717040238  7.977150103284  5.095897059662  1.512375570128  1300.231179713551  2.172524838254  8.262025272519
0.997333444925  8.244586761365  1.622717380820  5.364966181999  9.761759148734  7.087763210639  3.266767907806  3.326983131428  8.630187880581  7.928324707234  7545.382927803732  6.718743540930  0.244200917363
1.613985255780  4.410021007003  0.127471859357  5.457074865306  3.562487880882  0.782685725367  8.475913341826  3.540902792637  7.260982365283  4.062615953867  8644.327965091991  8.750100740067  1.369587762150
2.757061856261  1.981344610361  8.147231210715  8.167536577674  8.604182210795  8.456246975620  4.172738711939  2.116086733806  5.048868234594  7.245891940933  0854.817837448971  1.167600612289  4.928353320001
0.405169190953  4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601289571734  7387.239437395627  0.840034722105  7.262297567726
3.765211699695  3.270745299466  5.626230909794  0.979555807261  3.699311313977  6.351007217096  2.525475159474  1.769006493222  0.937110170310  4.351350215196  0631.845904508833  4.256191020352  3.506070269183
1.796121424225  2.773111567821  0.408235191416  2.803561612866  9.380220195692  8.426031325858  4.450248025513  6.313593595213  5.354075634512  0.128043334775  5827.540747722000  4.180301323769  8.332632750816
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/clock_opt.design'. (TIM-125)
Information: Design MYTOP has 54750 nets, 0 global routed, 54748 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'MYTOP'. (NEX-022)
---extraction options---
Corner: default
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: MYTOP 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 54748 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 54748, routed nets = 54748, across physical hierarchy nets = 0, parasitics cached nets = 54748, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk
8: CAP

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000       23 40159977472
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000       23 40159977472    137082.98      49181
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0       23 40159977472    137082.98      49181

Route-opt command complete                CPU:  5102 s (  1.42 hr )  ELAPSE:  1523 s (  0.42 hr )  MEM-PEAK:  2727 MB
Route-opt command statistics  CPU=302 sec (0.08 hr) ELAPSED=80 sec (0.02 hr) MEM-PEAK=2.663 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2024-09-09 12:22:57 / Session: 0.42 hr / Command: 0.02 hr / Memory: 2728 MB (FLW-8100)
1
# Controls the use of path-based analysis during post-route optimization
set_app_options -name time.pba_optimization_mode -value path
time.pba_optimization_mode path
# Soft-rule-based timing optimization during ECO routing
set_app_options -name route.detail.eco_route_use_soft_spacing_for_timing_optimization -value false
route.detail.eco_route_use_soft_spacing_for_timing_optimization false
route_opt
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2024-09-09 12:22:57 / Session: 0.42 hr / Command: 0.00 hr / Memory: 2728 MB (FLW-8100)
INFO: route_opt running in balanced mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Route-opt command begin                   CPU:  5102 s (  1.42 hr )  ELAPSE:  1523 s (  0.42 hr )  MEM-PEAK:  2727 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Dynamic Scenario ASR Mode:  0

Route-opt timing update complete          CPU:  5102 s (  1.42 hr )  ELAPSE:  1524 s (  0.42 hr )  MEM-PEAK:  2727 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 7 ****
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk
8: CAP

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000       23 40159977472
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000       23 40159977472    137082.98      49181
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0       23 40159977472    137082.98      49181
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
Route-opt initialization complete         CPU:  5154 s (  1.43 hr )  ELAPSE:  1533 s (  0.43 hr )  MEM-PEAK:  2727 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 48965 total shapes.
Layer M2: cached 132 shapes out of 234985 total shapes.
Cached 21120 vias out of 481301 total vias.
Total 0.5230 seconds to build cellmap data
Total 1.5590 seconds to load 49181 cell instances into cellmap
Moveable cells: 49158; Application fixed cells: 23; Macro cells: 0; User fixed cells: 0
54724 out of 54800 data nets are detail routed, 24 out of 24 clock nets are detail routed and total 54824 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 1.6671, cell height 1.6720, cell area 2.7873 for total 49181 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)


Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00       161     137082.98  40159977472.00       49181              0.43      2727
Route-opt optimization Phase 2 Iter  2          0.00        0.00      0.00       133     137085.02  40163217408.00       49181              0.43      2727
Route-opt optimization Phase 2 Iter  3          0.00        0.00      0.00       133     137085.02  40163217408.00       49181              0.43      2727


Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00       126     137085.02  40163217408.00       49181              0.43      2727
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00       126     137085.02  40163217408.00       49181              0.43      2727
Route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00       126     137085.02  40163217408.00       49181              0.43      2727
Route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00       126     137085.02  40163217408.00       49181              0.43      2727
Route-opt optimization Phase 4 Iter  5          0.00        0.00      0.00       126     137085.02  40163217408.00       49181              0.43      2727
Route-opt optimization Phase 4 Iter  6          0.00        0.00      0.00       126     137085.02  40163217408.00       49181              0.43      2727
Route-opt optimization Phase 4 Iter  7          0.00        0.00      0.00       126     137085.02  40163217408.00       49181              0.43      2727
Route-opt optimization Phase 4 Iter  8          0.00        0.00      0.00       126     137085.02  40163217408.00       49181              0.43      2727

Route-opt optimization Phase 5 Iter  1          0.00        0.00      0.00       126     137085.02  40163217408.00       49181              0.43      2727
Route-opt optimization Phase 5 Iter  2          0.00        0.00      0.00       126     137085.02  40163217408.00       49181              0.43      2727
Route-opt optimization Phase 5 Iter  3          0.00        0.00      0.00       126     137085.02  40163217408.00       49181              0.43      2727
Route-opt optimization Phase 5 Iter  4          0.00        0.00      0.00       126     137085.02  40163217408.00       49181              0.43      2727
Route-opt optimization Phase 5 Iter  5          0.00        0.00      0.00       126     137085.02  40163217408.00       49181              0.43      2727
Route-opt optimization Phase 5 Iter  6          0.00        0.00      0.00       126     137085.02  40163217408.00       49181              0.43      2727
Route-opt optimization Phase 5 Iter  7          0.00        0.00      0.00       126     137085.02  40163217408.00       49181              0.43      2727
Route-opt optimization Phase 5 Iter  8          0.00        0.00      0.00       126     137085.02  40163217408.00       49181              0.43      2727
Route-opt optimization Phase 5 Iter  9          0.00        0.00      0.00       126     137085.02  40163217408.00       49181              0.43      2727
Route-opt optimization Phase 5 Iter 10          0.00        0.00      0.00       126     137085.02  40163217408.00       49181              0.43      2727
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 5 Iter 11          0.00        0.00      0.00       126     137085.02  40163217408.00       49181              0.43      2727
Route-opt optimization Phase 5 Iter 12          0.00        0.00      0.00       126     137085.02  40163217408.00       49181              0.43      2727
Route-opt optimization Phase 5 Iter 13          0.00        0.00      0.00       126     137085.02  40163217408.00       49181              0.43      2727
Route-opt optimization Phase 5 Iter 14          0.00        0.00      0.00       126     137085.02  40163217408.00       49181              0.43      2727

Route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00       126     137085.02  40163217408.00       49181              0.43      2727

Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00       126     137082.98  40159977472.00       49181              0.43      2727
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00       126     137082.98  40159977472.00       49181              0.43      2727

Route-opt optimization complete                 0.00        0.00      0.00       126     137082.98  40159977472.00       49181              0.43      2727

Route-opt route preserve complete         CPU:  5197 s (  1.44 hr )  ELAPSE:  1545 s (  0.43 hr )  MEM-PEAK:  2727 MB
INFO: Sending timing info to router
Generating Timing information  
Design  Scenario default (Mode default Corner default)
Generating Timing information  ... Done
Information: The net parasitics of block MYTOP are cleared. (TIM-123)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 48965 total shapes.
Layer M2: cached 132 shapes out of 234985 total shapes.
Cached 21120 vias out of 481301 total vias.

Legalizing Top Level Design MYTOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0995 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 67 ref cells (3 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      181977        49181        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (7 sec)
Legalization complete (13 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  49181
number of references:                67
number of site rows:                255
number of locations attempted:  1318145
number of locations failed:      553787  (42.0%)

Legality of references at locations:
63 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
 10626     170695     72453 ( 42.4%)     126087     58180 ( 46.1%)  OA21X1_LVT
  5206      96995     58999 ( 60.8%)      79479     46658 ( 58.7%)  AOI222X1_LVT
  5261      80686     46548 ( 57.7%)      57702     33115 ( 57.4%)  FADDX1_LVT
 10182     148974     32952 ( 22.1%)      89097     23877 ( 26.8%)  NAND2X0_LVT
  8423     122711     30189 ( 24.6%)      73192     21873 ( 29.9%)  INVX0_LVT
  2180      39492     24548 ( 62.2%)      31390     19621 ( 62.5%)  DFFARX1_LVT
   776      14618      8329 ( 57.0%)      10945      6937 ( 63.4%)  MUX21X1_LVT
   961      15740      6189 ( 39.3%)      11044      4807 ( 43.5%)  NOR2X0_LVT
   964      14766      6535 ( 44.3%)      10089      4457 ( 44.2%)  XNOR2X1_LVT
  1206      19297      6369 ( 33.0%)      11825      4114 ( 34.8%)  NBUFFX8_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     2         32        19 ( 59.4%)         24        18 ( 75.0%)  OA221X2_LVT
     1         16        11 ( 68.8%)         16        10 ( 62.5%)  NAND2X2_LVT
     2         32        21 ( 65.6%)         16        10 ( 62.5%)  XOR2X2_LVT
  2180      39492     24548 ( 62.2%)      31390     19621 ( 62.5%)  DFFARX1_LVT
     1         24        13 ( 54.2%)         16        11 ( 68.8%)  AND2X2_LVT
  5206      96995     58999 ( 60.8%)      79479     46658 ( 58.7%)  AOI222X1_LVT
    60       1091       636 ( 58.3%)        955       586 ( 61.4%)  MUX21X2_LVT
   776      14618      8329 ( 57.0%)      10945      6937 ( 63.4%)  MUX21X1_LVT
     6         95        52 ( 54.7%)         87        55 ( 63.2%)  OA222X1_LVT
     1         24        14 ( 58.3%)         24        14 ( 58.3%)  AO222X1_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       49158 (538575 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U6/U4323 (AND2X1_LVT)
  Input location: (427.512,95.24)
  Legal location: (427.512,95.24)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U6/ctmTdsLR_3_9189 (AND2X1_LVT)
  Input location: (445.448,207.264)
  Legal location: (445.448,207.264)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U1/U4176 (AND2X1_LVT)
  Input location: (280.984,315.944)
  Legal location: (280.984,315.944)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U6/ctmTdsLR_2_10381 (AND2X1_LVT)
  Input location: (272.776,148.744)
  Legal location: (272.776,148.744)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U6/ctmTdsLR_1_10891 (AND2X1_LVT)
  Input location: (379.784,25.016)
  Legal location: (379.784,25.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U0/ctmTdsLR_1_19868 (AND2X1_LVT)
  Input location: (125.64,235.688)
  Legal location: (125.64,235.688)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U0/U4178 (AND2X1_LVT)
  Input location: (187.656,330.992)
  Legal location: (187.656,330.992)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U1/ctmTdsLR_1_17381 (AND2X1_LVT)
  Input location: (260.616,285.848)
  Legal location: (260.616,285.848)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U6/ctmTdsLR_3_10325 (AND2X1_LVT)
  Input location: (256.056,145.4)
  Legal location: (256.056,145.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U9/U4324 (AND2X1_LVT)
  Input location: (196.472,106.944)
  Legal location: (196.472,106.944)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 16.257
Total Legalizer Wall Time: 15.722
----------------------------------------------------------------

Route-opt legalization complete           CPU:  5220 s (  1.45 hr )  ELAPSE:  1568 s (  0.44 hr )  MEM-PEAK:  2727 MB
****************************************
Report : Power/Ground Connection Summary
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:23:43 2024
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 49181/49181
Ground net VSS                49181/49181
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
Successfully added cut lay CO
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIA4
Successfully added cut lay VIA5
Successfully added cut lay VIA6
Successfully added cut lay VIA7
Successfully added cut lay VIA8
Successfully added cut lay VIARDL
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Warning: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
track auto-fill added 2 tracks on M1
track auto-fill added 2 tracks on M2
track auto-fill added 2 tracks on M3
track auto-fill added 2 tracks on M4
track auto-fill added 2 tracks on M5
track auto-fill added 2 tracks on M6
track auto-fill added 2 tracks on M7
track auto-fill added 2 tracks on M8
track auto-fill added 2 tracks on M9
track auto-fill added 1 tracks on MRDL
Found 0 pin access route guide groups.
Info: number of net_type_blockage: 0 
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Total number of nets = 54750, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:02 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DBIn Done] Stage (MB): Used  113  Alloctr  114  Proc    2 
[DBIn Done] Total (MB): Used  116  Alloctr  118  Proc 7365 
[ECO: DbIn With Extraction] Elapsed real time: 0:00:02 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[ECO: DbIn With Extraction] Stage (MB): Used  111  Alloctr  112  Proc    2 
[ECO: DbIn With Extraction] Total (MB): Used  114  Alloctr  116  Proc 7365 
[ECO: Analysis] Elapsed real time: 0:00:02 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[ECO: Analysis] Stage (MB): Used  111  Alloctr  112  Proc    2 
[ECO: Analysis] Total (MB): Used  114  Alloctr  116  Proc 7365 
Num of eco nets = 54750
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:02 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[ECO: Init] Stage (MB): Used  116  Alloctr  118  Proc    2 
[ECO: Init] Total (MB): Used  119  Alloctr  122  Proc 7365 
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.aggressive_blockage_via_modeling                 :	 false               
common.allow_connection_to_stripe_covered_secondary_pg_pin:	 false               
common.allow_pg_as_shield                               :	 true                
common.allow_tie_off_connect_to_shield                  :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_with_pin_width_on_macros                 :	 false               
common.connect_with_pin_width_on_macros_effort_level    :	 low                 
common.connect_with_pin_width_on_top_level_ports        :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.continue_with_frozen_global_route                :	 false               
common.create_floating_shields                          :	 false               
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.crosstalk_effort_level                           :	 low                 
common.dbin_enable_safe_via_array_reading               :	 true                
common.debug_read_patterned_metal_shapes                :	 true                
common.derive_connect_within_pin_via_region             :	 false               
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_aggressive_stack_range_over_max_stack_level_fixing:	 false               
common.enable_multi_thread                              :	 true                
common.enable_non_zero_blockage_ek_block                :	 false               
common.enable_pin_width_connection                      :	 false               
common.enable_single_connection_for_var_width           :	 true                
common.enable_via_extension_blocking_for_blockage       :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_custom_via_def_with_no_vias               :	 false               
common.filter_redundant_via_mapping                     :	 true                
common.floorplan_aware_hier_va_gr                       :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.forbid_odd_pitch_jog_by_layer_name               :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_soft_drc_at_final_eco_stage               :	 false               
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_secondary_pg_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.no_merge_ndr_rule_for_single_connection          :	 false               
common.number_of_secondary_pg_pin_connections           :	 0                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.optimize_big_via_for_pin_access                  :	 false               
common.optimize_for_dense_pin_access                    :	 false               
common.optimize_for_fat_pin_access                      :	 true                
common.optimize_for_pin_access                          :	 false               
common.pg_shield_distance_threshold                     :	 0                   
common.pin_spacing_control_mode                         :	 true                
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 off                 
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.prevent_bridge_pattern                           :	 {secondary_pg false} {clock false}
common.process_design_masters_in_dbin                   :	 false               
common.process_pg_augmentation_shapes                   :	 false               
common.prune_orphaned_and_floating_nets_shapes_mode     :	 none                
common.query_based_shield_ratio_reporting               :	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.reconnect_pin_after_shield_modification          :	 false               
common.reduce_shield_same_net_drcs                      :	 false               
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.secondary_pg_pin_effort_level                    :	 hard                
common.separate_tie_off_from_secondary_pg               :	 false               
common.shield_tie_off_max_detail_route_iteration        :	 3                   
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.skip_pg_augmentation_rects                       :	 false               
common.skip_pg_augmentation_wires_and_vias              :	 false               
common.skip_pnet_ignore_shapes                          :	 false               
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.35                
common.tie_all_out_of_boundary_via_ladder_ports         :	 false               
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.track_use_area                                   :	 false               
common.track_width_constraint_relaxed_mode              :	 0                   
common.treat_all_analog_nets_as_signal_nets_for_routing :	 false               
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_all_scan_nets_as_signal_nets_for_routing   :	 true                
common.treat_rectangles_as_routes                       :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.use_min_shield_length_as_ndr_spacing_length_threshold:	 false               
common.use_weighted_secondary_pg_pin_count              :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_ndr_mode                              :	 full                
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.voltage_area_aware                               :	 relaxed             
common.weighted_number_of_secondary_pg_pin_connections  :	 0                   
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.detail.*'
detail.allow_default_rule_nets_via_ladder_lower_layer_connection:	 false               
detail.allow_fixed_shape_extension_to_overlap_with_zero_spacing_blockage:	 false               
detail.allow_ndr_nets_via_ladder_lower_layer_connection :	 false               
detail.antenna                                          :	 true                
detail.antenna_fixing_preference                        :	 hop_layers          
detail.antenna_on_iteration                             :	 1                   
detail.antenna_verbose_level                            :	 1                   
detail.cache_via_enc_for_fat_wire_via_kpt_encl          :	 false               
detail.check_antenna_for_open_nets                      :	 false               
detail.check_antenna_on_abutting_pins                   :	 true                
detail.check_antenna_on_diode_pins                      :	 false               
detail.check_antenna_on_pg                              :	 false               
detail.check_encl_for_xy_dir_mincut_fat_via_rule        :	 true                
detail.check_on_wire_track_for_non_prefer_metal         :	 true                
detail.check_patchable_drc_from_fixed_shapes            :	 false               
detail.check_pin_access_via_mismatch                    :	 true                
detail.check_pin_min_area_min_length                    :	 true                
detail.check_port_min_area_min_length                   :	 true                
detail.check_routes_frozen_mode_include_shape_with_attribute_locked:	 false               
detail.continue_after_large_design_rule_value_error     :	 false               
detail.cost_adjustment_during_redundant_via_insertion   :	 false               
detail.debug_check_cellmap_query_for_diodes             :	 false               
detail.debug_force_all_shapes_colored                   :	 false               
detail.default_diode_protection                         :	 0                   
detail.default_gate_diffusion_length                    :	 -1                  
detail.default_gate_size                                :	 -1                  
detail.default_nwell_size                               :	 -1                  
detail.default_port_external_antenna_area               :	 0                   
detail.default_port_external_gate_diffusion_length      :	 -1                  
detail.default_port_external_gate_size                  :	 -1                  
detail.default_port_external_nwell_size                 :	 -1                  
detail.detail_route_special_design_rule_fixing_stage    :	 late_routing        
detail.diagonal_min_width                               :	 true                
detail.diode_insertion_mode                             :	 new_and_spare       
detail.diode_libcell_names                              :	                     
detail.diode_preference                                 :	 none                
detail.disable_clip_grid                                :	 false               
detail.disable_non_prefer_routing_for_cut_layers        :	 false               
detail.disable_ropt_eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.drc_convergence_effort_level                     :	 medium              
detail.drc_threshold_to_skip_redundant_via_insertion_and_post_route_vio_fixing:	 2147483647          
detail.eco_max_number_of_iterations                     :	 -1                  
detail.eco_route_special_design_rule_fixing_stage       :	 late_routing        
detail.eco_route_use_soft_spacing_for_timing_optimization:	 false               
detail.elapsed_time_limit                               :	 -1                  
detail.enable_cut_check_for_fat_via_patch               :	 true                
detail.enable_diff_net_space_runtime_improvements       :	 5                   
detail.enable_diodes_selection_for_variable_row_heights :	 true                
detail.enable_end_off_preferred_grid_patching_on_fixed_shapes:	 false               
detail.enable_fast_via_enclosure_metal_width_drc_fix    :	 true                
detail.enable_fixing_selective_design_rule_violations_on_fixed_shapes:	 false               
detail.enable_layer_hopping_high_effort                 :	 false               
detail.enable_min_area_patch_between_fixed_shapes       :	 true                
detail.enable_min_area_patch_between_nearby_pins        :	 true                
detail.enable_min_area_patch_between_nearby_pins_2      :	 true                
detail.enable_min_area_patch_between_short_pins         :	 true                
detail.enable_min_max_layer_cost_adjustment             :	 false               
detail.enable_ndr_tapering_on_voltage_rule              :	 true                
detail.enable_negative_parallel_legnth_span_blocking    :	 false               
detail.enable_new_sav_coloring_check                    :	 true                
detail.enable_orientation_check_for_fat_via_patch       :	 true                
detail.enable_patch_clean_up_iteration                  :	 false               
detail.enable_patch_clean_up_iteration_ripup_reroute    :	 true                
detail.enable_patch_ripup_count_propagation             :	 true                
detail.enable_selective_design_rules_patching_on_fixed_shape_types_by_layer_names:	                     
detail.enable_separate_pgate_ngate_antenna_ratio_check  :	 false               
detail.enable_taper_with_optimal_default_via            :	 false               
detail.enable_timing_driven_patch                       :	 false               
detail.enable_via_surround_check_in_alt_via             :	 true                
detail.end_keepout_fixed_bias_patch_mode                :	 2                   
detail.end_keepout_patch_mode                           :	 0                   
detail.enforce_via_surround_matching_width_tracks       :	 false               
detail.enhance_via_ladder_samenet_intersection          :	 false               
detail.export_soft_secondary_pg_pin_cluster             :	 off                 
detail.fix_min_area_for_shapes_with_color_conflict_drcs :	 true                
detail.force_max_number_iterations                      :	 false               
detail.generate_extra_off_grid_pin_tracks               :	 false               
detail.generate_off_grid_feed_through_tracks            :	 low                 
detail.group_route_special_design_rule_fixing_stage     :	 late_routing        
detail.hop_layers_to_fix_antenna                        :	 true                
detail.ignore_contained_metal_for_via_based_metal_min_width:	 true                
detail.ignore_drc                                       :	 {same_net_metal_space false} {same_net_enclosed_cut_space false} {all_same_net_drc_for_frozen_net false}
detail.ignore_needs_fat_contact_drcs_from_far_off_shapes:	 true                
detail.improve_optimize_route_runtime                   :	 false               
detail.improve_secondary_pg_topology                    :	 false               
detail.incremental_detail_route_special_design_rule_fixing_stage:	 late_routing        
detail.insert_diodes_during_routing                     :	 false               
detail.insert_redundant_vias_layer_order_low_to_high    :	 false               
detail.keep_track_color_for_large_shape                 :	 false               
detail.macro_pin_antenna_mode                           :	 normal              
detail.max_antenna_pin_count                            :	 -1                  
detail.merge_gates_for_antenna                          :	 true                
detail.min_number_iterations_after_last_patch_clean_up_iteration:	 3                   
detail.ndr_layer_based_taper_distance_threshold         :	 -1                  
detail.obs_patch_threshold_by_layer_name                :	                     
detail.on_wire_track_width_threshold_by_layer_name      :	                     
detail.optimize_for_aprg                                :	 false               
detail.optimize_for_cuts_near_pg                        :	 false               
detail.optimize_for_macro_pin_offset                    :	 false               
detail.optimize_for_macro_pins                          :	 false               
detail.optimize_for_non_pref_dir_route                  :	 false               
detail.optimize_partition_size_for_drc                  :	 false               
detail.optimize_tie_off_effort_level                    :	 low                 
detail.optimize_wire_via_effort_level                   :	 low                 
detail.patch_clean_up_iteration_frequency               :	 5                   
detail.patch_clean_up_iterations                        :	                     
detail.patch_clean_up_max_number_iterations             :	 0                   
detail.patch_clean_up_reconnect_open_net                :	 false               
detail.patch_clean_up_trimming_only                     :	 false               
detail.pattern_must_join_check_on_user_secondary_pg     :	 false               
detail.pin_taper_mode                                   :	 default_width       
detail.port_antenna_mode                                :	 float               
detail.post_process_special_design_rule_fixing_stage    :	 late_routing        
detail.prevent_bridge_pattern                           :	 {secondary_pg false} {clock false}
detail.process_gate_area_of_pins_on_metal_layers        :	 false               
detail.process_min_edge_length_drc_fixing_on_overlap_shapes:	 false               
detail.process_min_edge_length_drc_fixing_on_wide_width_tracks:	 true                
detail.process_min_edge_length_drc_fixing_with_via_swapping:	 true                
detail.process_min_edge_length_drc_on_large_shapes      :	 false               
detail.process_min_length_on_shapes_with_other_drcs     :	 true                
detail.process_other_layer_patch_for_iso_dense_via_enclosure:	 true                
detail.process_other_layer_patch_for_iso_dense_via_enclosure_2:	 true                
detail.process_patchable_drcs_in_diode_insertion        :	 true                
detail.process_via_enclosure_based_max_length_drcs_on_long_wires:	 true                
detail.reject_input_vio_type_in_alt_via_try_mode        :	 true                
detail.repair_shorts_over_macros_effort_level           :	 off                 
detail.repair_shorts_over_macros_verbose                :	 false               
detail.report_antenna_for_must_join_port_root           :	 false               
detail.report_ignore_drc                                :	                     
detail.reuse_filler_locations_for_diodes                :	 true                
detail.route_guide_based_min_area_by_layer_name         :	                     
detail.save_after_iterations                            :	                     
detail.save_cell_prefix                                 :	 DR                  
detail.save_with_best_drc_after_iteration               :	 -1                  
detail.save_with_best_drc_cell_name                     :	 DR_itrBestDRC       
detail.save_with_best_drc_reduction_threshold           :	 30                  
detail.skip_antenna_fixing_for_nets                     :	                     
detail.skip_m0_pg_pins_only_cell_for_1cpp_cell_gap_analysis:	 false               
detail.skip_no_m0_shapes_cells_for_1cpp_cell_gap        :	 false               
detail.skip_obs_patch_for_cut_aware_min_length          :	 true                
detail.sparse_end_extension_for_via_enclosure_patch_threshold_by_layer_name:	                     
detail.speedup_secondary_pg_routing                     :	 true                
detail.threshold_adjustment_for_single_connection_to_pins:	 false               
detail.timing_driven                                    :	 true                
detail.top_layer_antenna_fix_threshold                  :	 -1                  
detail.topology_eco_effort_level                        :	 medium              
detail.trim_pin_spots_for_custom_via_cuts               :	 false               
detail.use_blockage_over_pin_via_for_fat_wire_via_enclosure:	 true                
detail.use_default_width_for_min_area_min_len_stub      :	 false               
detail.use_diode_prot_based_max_ratio_for_diode_mode_16 :	 false               
detail.use_layer_check_for_fat_via_patching             :	 true                
detail.use_lower_hierarchy_for_port_diodes              :	 false               
detail.use_wide_wire_effort_level                       :	 off                 
detail.use_wide_wire_to_input_pin                       :	 false               
detail.use_wide_wire_to_macro_pin                       :	 false               
detail.use_wide_wire_to_output_pin                      :	 false               
detail.use_wide_wire_to_pad_pin                         :	 same_as_macro_pin   
detail.use_wide_wire_to_port                            :	 same_as_macro_pin   
detail.user_defined_partition                           :	                     
detail.var_spacing_to_same_net                          :	 false               
detail.via_ladder_ndr_mode                              :	 full                
detail.via_ladder_upper_layer_via_connection_mode       :	 above               
detail.write_voltage_area_drcs_to_error_data_file       :	 true                

Printing options for 'route.auto_via_ladder.*'
auto_via_ladder.allow_drcs                              :	 false               
auto_via_ladder.allow_patching                          :	 false               
auto_via_ladder.allow_samenet_intersection              :	 false               
auto_via_ladder.allow_via_array_as_single_cut           :	 false               
auto_via_ladder.apply_app_options_to_insert_via_ladders_command:	 false               
auto_via_ladder.auto_stagger                            :	 false               
auto_via_ladder.auto_stagger_for_em_via_ladder_max_number_stagger_tracks_per_level:	 15                  
auto_via_ladder.auto_stagger_max_number_stagger_tracks_per_level:	 9                   
auto_via_ladder.bias_top_layer_to_samenet_connection    :	 false               
auto_via_ladder.check_drcs_on_existing_via_ladders      :	 false               
auto_via_ladder.clean                                   :	 false               
auto_via_ladder.connect_within_metal                    :	 false               
auto_via_ladder.connect_within_metal_for_em_via_ladder  :	 same_as_global      
auto_via_ladder.connect_within_metal_for_via_ladder     :	 same_as_global      
auto_via_ladder.connect_within_pin_mode                 :	 {all off} {via_ladder off} {pattern_must_join off}
auto_via_ladder.default_width_ndr_promotable_on_nonreserved_tracks:	 true                
auto_via_ladder.enable_em_to_performance_via_ladder_update:	 false               
auto_via_ladder.force_shifted_vias_flush_with_line_ends :	 true                
auto_via_ladder.generate_center_track_on_off_grid_pattern_must_join_pin_shapes:	 false               
auto_via_ladder.generate_track_width_by_layer_name      :	                     
auto_via_ladder.ignore_min_max_layer_constraints        :	 false               
auto_via_ladder.ignore_rippable_shapes                  :	 false               
auto_via_ladder.ignore_routing_shape_drcs               :	 false               
auto_via_ladder.ndr_mode                                :	 full                
auto_via_ladder.ndr_on_top_layer_only                   :	 false               
auto_via_ladder.pattern_must_join_max_number_stagger_tracks:	                     
auto_via_ladder.pattern_must_join_over_pin_layer        :	 1                   
auto_via_ladder.pin_access_aware                        :	 true                
auto_via_ladder.relax_line_end_via_enclosure_rule       :	 false               
auto_via_ladder.relax_pin_layer_metal_spacing_rules     :	 false               
auto_via_ladder.remove_routing_shapes_below_net_via_ladder_top_layer:	 false               
auto_via_ladder.report_all_via_ladders                  :	 true                
auto_via_ladder.shift_vias_on_transition_layers         :	 false               
auto_via_ladder.strictly_honor_cut_table                :	 false               
auto_via_ladder.top_layer_to_samenet_min_nonzero_distance:	 0                   
auto_via_ladder.update_during_route                     :	 false               
auto_via_ladder.update_on_route_eco_nets_only           :	 false               
auto_via_ladder.update_on_route_group_nets_only         :	 false               
auto_via_ladder.update_pattern_must_join_during_route   :	 true                
auto_via_ladder.user_debug                              :	 false               
auto_via_ladder.verbose                                 :	 false               

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked	1/49 Partitions, Violations =	0
Checked	2/49 Partitions, Violations =	0
Checked	3/49 Partitions, Violations =	0
Checked	4/49 Partitions, Violations =	0
Checked	5/49 Partitions, Violations =	0
Checked	6/49 Partitions, Violations =	0
Checked	7/49 Partitions, Violations =	0
Checked	8/49 Partitions, Violations =	0
Checked	9/49 Partitions, Violations =	0
Checked	10/49 Partitions, Violations =	0
Checked	11/49 Partitions, Violations =	0
Checked	12/49 Partitions, Violations =	0
Checked	13/49 Partitions, Violations =	0
Checked	14/49 Partitions, Violations =	0
Checked	15/49 Partitions, Violations =	0
Checked	16/49 Partitions, Violations =	0
Checked	17/49 Partitions, Violations =	0
Checked	18/49 Partitions, Violations =	0
Checked	19/49 Partitions, Violations =	0
Checked	20/49 Partitions, Violations =	0
Checked	21/49 Partitions, Violations =	0
Checked	22/49 Partitions, Violations =	0
Checked	23/49 Partitions, Violations =	0
Checked	24/49 Partitions, Violations =	0
Checked	25/49 Partitions, Violations =	0
Checked	26/49 Partitions, Violations =	0
Checked	27/49 Partitions, Violations =	0
Checked	28/49 Partitions, Violations =	0
Checked	29/49 Partitions, Violations =	0
Checked	30/49 Partitions, Violations =	0
Checked	31/49 Partitions, Violations =	0
Checked	32/49 Partitions, Violations =	0
Checked	33/49 Partitions, Violations =	0
Checked	34/49 Partitions, Violations =	0
Checked	35/49 Partitions, Violations =	0
Checked	36/49 Partitions, Violations =	0
Checked	37/49 Partitions, Violations =	0
Checked	38/49 Partitions, Violations =	0
Checked	39/49 Partitions, Violations =	0
Checked	40/49 Partitions, Violations =	0
Checked	41/49 Partitions, Violations =	0
Checked	42/49 Partitions, Violations =	0
Checked	43/49 Partitions, Violations =	0
Checked	44/49 Partitions, Violations =	0
Checked	45/49 Partitions, Violations =	0
Checked	46/49 Partitions, Violations =	0
Checked	47/49 Partitions, Violations =	0
Checked	48/49 Partitions, Violations =	0
Checked	49/49 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[DRC CHECK] Elapsed real time: 0:00:10 
[DRC CHECK] Elapsed cpu  time: sys=0:00:01 usr=0:01:06 total=0:01:08
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc   12 
[DRC CHECK] Total (MB): Used  187  Alloctr  191  Proc 7378 

Total Wire Length =                    1070456 micron
Total Number of Contacts =             441877
Total Number of Wires =                453244
Total Number of PtConns =              25409
Total Number of Routed Wires =       453244
Total Routed Wire Length =           1067528 micron
Total Number of Routed Contacts =       441877
	Layer                 M1 :      34588 micron
	Layer                 M2 :     323319 micron
	Layer                 M3 :     312949 micron
	Layer                 M4 :     190008 micron
	Layer                 M5 :     175969 micron
	Layer                 M6 :      33624 micron
	Layer                 M7 :          0 micron
	Layer                 M8 :          0 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via            VIA56SQ_C :       3666
	Via            VIA45SQ_C :         14
	Via       VIA45SQ_C(rot) :      22995
	Via            VIA34SQ_C :      41590
	Via       VIA34SQ_C(rot) :        398
	Via            VIA23SQ_C :       2695
	Via       VIA23SQ_C(rot) :     181179
	Via           VIA23BAR_C :          1
	Via      VIA23BAR_C(rot) :          2
	Via             VIA23BAR :          2
	Via   VIA23SQ_C(rot)_1x2 :         80
	Via     VIA23SQ(rot)_1x2 :        212
	Via          VIA23SQ_1x2 :          2
	Via            VIA12SQ_C :      47317
	Via       VIA12SQ_C(rot) :       1238
	Via           VIA12BAR_C :      49520
	Via      VIA12BAR_C(rot) :       1237
	Via             VIA12BAR :        584
	Via        VIA12BAR(rot) :       3588
	Via        VIA12SQ_C_2x1 :      57462
	Via   VIA12SQ_C(rot)_1x2 :        140
	Via   VIA12SQ_C(rot)_2x1 :         22
	Via        VIA12SQ_C_1x2 :          3
	Via          VIA12SQ_2x1 :      22351
	Via     VIA12SQ(rot)_1x2 :       5569
	Via     VIA12SQ(rot)_2x1 :          7
	Via          VIA12SQ_1x2 :          2
	Via     VIA12SQ(rot)_1x4 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 19.43% (85851 / 441877 vias)
 
    Layer VIA1       = 45.26% (85557  / 189041  vias)
        Weight 1     = 45.26% (85557   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 54.74% (103484  vias)
    Layer VIA2       =  0.16% (294    / 184173  vias)
        Weight 1     =  0.16% (294     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.84% (183879  vias)
    Layer VIA3       =  0.00% (0      / 41988   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (41988   vias)
    Layer VIA4       =  0.00% (0      / 23009   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (23009   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3666    vias)
 
  Total double via conversion rate    = 19.43% (85851 / 441877 vias)
 
    Layer VIA1       = 45.26% (85557  / 189041  vias)
    Layer VIA2       =  0.16% (294    / 184173  vias)
    Layer VIA3       =  0.00% (0      / 41988   vias)
    Layer VIA4       =  0.00% (0      / 23009   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
 
  The optimized via conversion rate based on total routed via count = 19.43% (85851 / 441877 vias)
 
    Layer VIA1       = 45.26% (85557  / 189041  vias)
        Weight 1     = 45.26% (85557   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 54.74% (103484  vias)
    Layer VIA2       =  0.16% (294    / 184173  vias)
        Weight 1     =  0.16% (294     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.84% (183879  vias)
    Layer VIA3       =  0.00% (0      / 41988   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (41988   vias)
    Layer VIA4       =  0.00% (0      / 23009   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (23009   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3666    vias)
 

Nets that have been changed:
Total number of changed nets = 0 (out of 54750)

[DR: Done] Elapsed real time: 0:00:10 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:01:06 total=0:01:08
[DR: Done] Stage (MB): Used   14  Alloctr   15  Proc   12 
[DR: Done] Total (MB): Used  134  Alloctr  137  Proc 7378 
[ECO: DR] Elapsed real time: 0:00:13 
[ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:01:17 total=0:01:19
[ECO: DR] Stage (MB): Used  130  Alloctr  133  Proc   14 
[ECO: DR] Total (MB): Used  134  Alloctr  137  Proc 7378 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    1070456 micron
Total Number of Contacts =             441877
Total Number of Wires =                453244
Total Number of PtConns =              25409
Total Number of Routed Wires =       453244
Total Routed Wire Length =           1067528 micron
Total Number of Routed Contacts =       441877
	Layer                 M1 :      34588 micron
	Layer                 M2 :     323319 micron
	Layer                 M3 :     312949 micron
	Layer                 M4 :     190008 micron
	Layer                 M5 :     175969 micron
	Layer                 M6 :      33624 micron
	Layer                 M7 :          0 micron
	Layer                 M8 :          0 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via            VIA56SQ_C :       3666
	Via            VIA45SQ_C :         14
	Via       VIA45SQ_C(rot) :      22995
	Via            VIA34SQ_C :      41590
	Via       VIA34SQ_C(rot) :        398
	Via            VIA23SQ_C :       2695
	Via       VIA23SQ_C(rot) :     181179
	Via           VIA23BAR_C :          1
	Via      VIA23BAR_C(rot) :          2
	Via             VIA23BAR :          2
	Via   VIA23SQ_C(rot)_1x2 :         80
	Via     VIA23SQ(rot)_1x2 :        212
	Via          VIA23SQ_1x2 :          2
	Via            VIA12SQ_C :      47317
	Via       VIA12SQ_C(rot) :       1238
	Via           VIA12BAR_C :      49520
	Via      VIA12BAR_C(rot) :       1237
	Via             VIA12BAR :        584
	Via        VIA12BAR(rot) :       3588
	Via        VIA12SQ_C_2x1 :      57462
	Via   VIA12SQ_C(rot)_1x2 :        140
	Via   VIA12SQ_C(rot)_2x1 :         22
	Via        VIA12SQ_C_1x2 :          3
	Via          VIA12SQ_2x1 :      22351
	Via     VIA12SQ(rot)_1x2 :       5569
	Via     VIA12SQ(rot)_2x1 :          7
	Via          VIA12SQ_1x2 :          2
	Via     VIA12SQ(rot)_1x4 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 19.43% (85851 / 441877 vias)
 
    Layer VIA1       = 45.26% (85557  / 189041  vias)
        Weight 1     = 45.26% (85557   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 54.74% (103484  vias)
    Layer VIA2       =  0.16% (294    / 184173  vias)
        Weight 1     =  0.16% (294     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.84% (183879  vias)
    Layer VIA3       =  0.00% (0      / 41988   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (41988   vias)
    Layer VIA4       =  0.00% (0      / 23009   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (23009   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3666    vias)
 
  Total double via conversion rate    = 19.43% (85851 / 441877 vias)
 
    Layer VIA1       = 45.26% (85557  / 189041  vias)
    Layer VIA2       =  0.16% (294    / 184173  vias)
    Layer VIA3       =  0.00% (0      / 41988   vias)
    Layer VIA4       =  0.00% (0      / 23009   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
 
  The optimized via conversion rate based on total routed via count = 19.43% (85851 / 441877 vias)
 
    Layer VIA1       = 45.26% (85557  / 189041  vias)
        Weight 1     = 45.26% (85557   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 54.74% (103484  vias)
    Layer VIA2       =  0.16% (294    / 184173  vias)
        Weight 1     =  0.16% (294     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.84% (183879  vias)
    Layer VIA3       =  0.00% (0      / 41988   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (41988   vias)
    Layer VIA4       =  0.00% (0      / 23009   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (23009   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3666    vias)
 

Total number of nets = 54750
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    1070456 micron
Total Number of Contacts =             441877
Total Number of Wires =                453244
Total Number of PtConns =              25409
Total Number of Routed Wires =       453244
Total Routed Wire Length =           1067528 micron
Total Number of Routed Contacts =       441877
	Layer                 M1 :      34588 micron
	Layer                 M2 :     323319 micron
	Layer                 M3 :     312949 micron
	Layer                 M4 :     190008 micron
	Layer                 M5 :     175969 micron
	Layer                 M6 :      33624 micron
	Layer                 M7 :          0 micron
	Layer                 M8 :          0 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via            VIA56SQ_C :       3666
	Via            VIA45SQ_C :         14
	Via       VIA45SQ_C(rot) :      22995
	Via            VIA34SQ_C :      41590
	Via       VIA34SQ_C(rot) :        398
	Via            VIA23SQ_C :       2695
	Via       VIA23SQ_C(rot) :     181179
	Via           VIA23BAR_C :          1
	Via      VIA23BAR_C(rot) :          2
	Via             VIA23BAR :          2
	Via   VIA23SQ_C(rot)_1x2 :         80
	Via     VIA23SQ(rot)_1x2 :        212
	Via          VIA23SQ_1x2 :          2
	Via            VIA12SQ_C :      47317
	Via       VIA12SQ_C(rot) :       1238
	Via           VIA12BAR_C :      49520
	Via      VIA12BAR_C(rot) :       1237
	Via             VIA12BAR :        584
	Via        VIA12BAR(rot) :       3588
	Via        VIA12SQ_C_2x1 :      57462
	Via   VIA12SQ_C(rot)_1x2 :        140
	Via   VIA12SQ_C(rot)_2x1 :         22
	Via        VIA12SQ_C_1x2 :          3
	Via          VIA12SQ_2x1 :      22351
	Via     VIA12SQ(rot)_1x2 :       5569
	Via     VIA12SQ(rot)_2x1 :          7
	Via          VIA12SQ_1x2 :          2
	Via     VIA12SQ(rot)_1x4 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 19.43% (85851 / 441877 vias)
 
    Layer VIA1       = 45.26% (85557  / 189041  vias)
        Weight 1     = 45.26% (85557   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 54.74% (103484  vias)
    Layer VIA2       =  0.16% (294    / 184173  vias)
        Weight 1     =  0.16% (294     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.84% (183879  vias)
    Layer VIA3       =  0.00% (0      / 41988   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (41988   vias)
    Layer VIA4       =  0.00% (0      / 23009   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (23009   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3666    vias)
 
  Total double via conversion rate    = 19.43% (85851 / 441877 vias)
 
    Layer VIA1       = 45.26% (85557  / 189041  vias)
    Layer VIA2       =  0.16% (294    / 184173  vias)
    Layer VIA3       =  0.00% (0      / 41988   vias)
    Layer VIA4       =  0.00% (0      / 23009   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
 
  The optimized via conversion rate based on total routed via count = 19.43% (85851 / 441877 vias)
 
    Layer VIA1       = 45.26% (85557  / 189041  vias)
        Weight 1     = 45.26% (85557   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 54.74% (103484  vias)
    Layer VIA2       =  0.16% (294    / 184173  vias)
        Weight 1     =  0.16% (294     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.84% (183879  vias)
    Layer VIA3       =  0.00% (0      / 41988   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (41988   vias)
    Layer VIA4       =  0.00% (0      / 23009   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (23009   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3666    vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 0 nets
[ECO: End] Elapsed real time: 0:00:13 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:01:18 total=0:01:19
[ECO: End] Stage (MB): Used   -2  Alloctr   -1  Proc   14 
[ECO: End] Total (MB): Used    1  Alloctr    1  Proc 7378 
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/clock_opt.design'. (TIM-125)
Information: Design MYTOP has 54750 nets, 0 global routed, 54748 detail routed. (NEX-024)
Information: Serialized np data
INFO: timer data saved to /tmp/MYTOP_3336_507351712.timdat

Route-opt ECO routing complete            CPU:  5299 s (  1.47 hr )  ELAPSE:  1582 s (  0.44 hr )  MEM-PEAK:  2740 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017939805874  7119.567547133986  3.442207049035  8.127872185274
4.208341123831  8.115604907969  9.225026083246  4.623950064138  2.370221226938  7.184029619314  2.429406669096  8.752789964661  3.180723294414  6.578795524787  0363.805859419113  5.116394284701  4.145902370014
8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717040238  7.977150003284  5.095897059611  1.512373770128  1301.789467713551  2.172525023567  8.262026472519
0.997333443640  8.244586760973  1.622717389438  5.364966981999  9.761759148734  7.087763210639  3.266767907806  3.326983131428  8.630187880581  7.928324907234  7545.443367803732  6.718743540930  0.244200917363
1.613985254405  4.410021006611  0.127471858965  5.457074665306  3.562487880882  0.782685725367  8.475913341826  3.540902792637  7.260982365283  4.062615153867  8644.488305091991  8.750100740067  1.369587762150
2.757061856261  1.981344610361  8.147231210715  8.167536577674  8.604182210795  8.456246975620  4.172738711939  2.116086733806  5.048868234594  7.245891140933  0854.750139248971  1.167600569163  4.928353320001
0.405169190953  4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601289771734  7387.172739195627  0.840034679089  7.262297567726
3.765211699695  3.270745299466  5.626230909794  0.979555807261  3.699311313977  6.351007217096  2.525475159474  1.769006493222  0.937110170310  4.351350415196  0631.845904508833  4.256191020352  3.506070269183
1.796121424225  2.773111567821  0.408235191416  2.803561612866  9.380220195692  8.426031325858  4.450248025513  6.313593595213  5.354075634512  0.128043534775  5827.540747722000  4.180301323769  8.332632750816
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/clock_opt.design'. (TIM-125)
Information: Design MYTOP has 54750 nets, 0 global routed, 54748 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'MYTOP'. (NEX-022)
---extraction options---
Corner: default
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: MYTOP 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 54748 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 54748, routed nets = 54748, across physical hierarchy nets = 0, parasitics cached nets = 54748, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk
8: CAP

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000       23 40159977472
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000       23 40159977472    137082.98      49181
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0       23 40159977472    137082.98      49181

Route-opt command complete                CPU:  5343 s (  1.48 hr )  ELAPSE:  1589 s (  0.44 hr )  MEM-PEAK:  2740 MB
Route-opt command statistics  CPU=241 sec (0.07 hr) ELAPSED=65 sec (0.02 hr) MEM-PEAK=2.676 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2024-09-09 12:24:03 / Session: 0.44 hr / Command: 0.02 hr / Memory: 2740 MB (FLW-8100)
1
# Check LVS and DRC
report_timing
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:24:03 2024
****************************************
Information: Timer using 'AWP, CRPR'. (TIM-050)

  Startpoint: U5_tmp_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U9/p1_reg_127_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                             Incr         Path  
  ------------------------------------------------------------------------------
  clock clk (rise edge)                            0.00000      0.00000
  clock network delay (propagated)                 0.07317      0.07317

  U5_tmp_reg_7_/CLK (DFFARX1_LVT)                  0.00000      0.07317 r
  U5_tmp_reg_7_/Q (DFFARX1_LVT)                    0.14231      0.21547 r
  HFSBUF_457_2862/Y (NBUFFX8_LVT)                  0.06353      0.27901 r
  HFSBUF_396_2861/Y (NBUFFX4_LVT)                  0.08369      0.36270 r
  U9/U528/Y (NAND2X0_LVT)                          0.04858      0.41128 f
  U9/U581/Y (NAND2X0_LVT)                          0.06701      0.47829 r
  U9/ctmTdsLR_2_8762/Y (NAND2X0_LVT)               0.02718      0.50547 f
  U9/ctmTdsLR_1_8761/Y (AND3X1_LVT)                0.05812      0.56358 f
  U9/ctmTdsLR_3_22779/Y (INVX0_LVT)                0.02331      0.58689 r
  U9/ctmTdsLR_1_22777/Y (NAND2X0_LVT)              0.02584      0.61274 f
  U9/ctmTdsLR_1_8770/Y (NAND4X0_LVT)               0.04623      0.65897 r
  U9/U797/Y (AOI21X1_LVT)                          0.08852      0.74749 f
  U9/ctmTdsLR_2_9163/Y (INVX0_LVT)                 0.03416      0.78165 r
  U9/ZBUF_2_inst_43152/Y (NBUFFX4_LVT)             0.05459      0.83624 r
  U9/ctmTdsLR_2_23096/Y (NAND3X0_LVT)              0.03567      0.87191 f
  U9/ctmTdsLR_1_23095/Y (AND3X1_LVT)               0.07311      0.94501 f
  U9/HFSBUF_621_1713/Y (NBUFFX8_LVT)               0.06960      1.01461 f
  U9/ctmTdsLR_2_10358/Y (INVX0_LVT)                0.05140      1.06602 r
  U9/ctmTdsLR_2_25254/Y (NAND3X0_LVT)              0.03817      1.10418 f
  U9/ctmTdsLR_1_25253/Y (NAND3X0_LVT)              0.04974      1.15393 r
  U9/U3555/Y (XOR2X1_LVT)                          0.09224      1.24617 f
  U9/HFSBUF_609_952/Y (NBUFFX8_LVT)                0.07099      1.31716 f
  U9/ctmTdsLR_2_15473/Y (OA21X1_LVT)               0.08440      1.40156 f
  U9/ctmTdsLR_3_31760/Y (NAND2X0_LVT)              0.03595      1.43751 r
  U9/ctmTdsLR_1_31758/Y (OA21X1_LVT)               0.06886      1.50637 r
  U9/U3697/S (FADDX1_LVT)                          0.11675      1.62312 f
  U9/U3696/S (FADDX1_LVT)                          0.12980      1.75291 r
  U9/U3663/CO (FADDX1_LVT)                         0.09356      1.84647 r
  U9/U3849/CO (FADDX1_LVT)                         0.07914      1.92560 r
  U9/U3895/S (FADDX1_LVT)                          0.10998      2.03558 f
  U9/U3858/S (FADDX2_LVT)                          0.14475      2.18033 r
  U9/U3850/Y (NOR2X0_LVT)                          0.06504      2.24537 f
  U9/ctmTdsLR_2_38707/Y (OA21X1_LVT)               0.04765      2.29301 f
  U9/ctmTdsLR_1_38706/Y (INVX0_LVT)                0.02651      2.31953 r
  U9/ctmTdsLR_3_20176/Y (INVX0_LVT)                0.01852      2.33805 f
  U9/ctmTdsLR_1_20174/Y (OA221X1_LVT)              0.07322      2.41127 f
  U9/ctmTdsLR_4_38860/Y (INVX0_LVT)                0.02728      2.43855 r
  U9/ctmTdsLR_2_38858/Y (NAND2X0_LVT)              0.02724      2.46578 f
  U9/ctmTdsLR_1_38857/Y (NAND3X0_LVT)              0.05060      2.51638 r
  U9/ctmTdsLR_2_20371/Y (NAND2X0_LVT)              0.02750      2.54389 f
  U9/ctmTdsLR_2_39056/Y (NAND2X0_LVT)              0.03819      2.58207 r
  U9/ctmTdsLR_1_39055/Y (INVX0_LVT)                0.01570      2.59777 f
  U9/U5183/Y (OA21X1_LVT)                          0.06536      2.66314 f
  U9/HFSINV_204_496/Y (INVX4_LVT)                  0.04030      2.70344 r
  U9/U7548/Y (AO21X1_LVT)                          0.07336      2.77679 r
  U9/U7584/CO (FADDX1_LVT)                         0.07250      2.84929 r
  U9/U7583/CO (FADDX1_LVT)                         0.07187      2.92116 r
  U9/U7582/CO (FADDX1_LVT)                         0.07359      2.99475 r
  U9/U7581/CO (FADDX1_LVT)                         0.07664      3.07138 r
  U9/U7580/CO (FADDX2_LVT)                         0.07706      3.14844 r
  U9/U7579/CO (FADDX1_LVT)                         0.07437      3.22281 r
  U9/U7578/CO (FADDX1_LVT)                         0.07492      3.29773 r
  U9/U7577/CO (FADDX1_LVT)                         0.07450      3.37223 r
  U9/U7576/CO (FADDX1_LVT)                         0.07238      3.44461 r
  U9/U7575/CO (FADDX1_LVT)                         0.07393      3.51854 r
  U9/U7574/CO (FADDX1_LVT)                         0.07484      3.59339 r
  U9/U7573/CO (FADDX1_LVT)                         0.07063      3.66402 r
  U9/U7572/CO (FADDX1_LVT)                         0.07076      3.73478 r
  U9/U7571/CO (FADDX1_LVT)                         0.07135      3.80613 r
  U9/U7570/CO (FADDX1_LVT)                         0.07414      3.88027 r
  U9/U7569/CO (FADDX1_LVT)                         0.07557      3.95584 r
  U9/U7568/CO (FADDX1_LVT)                         0.07151      4.02735 r
  U9/U7567/CO (FADDX1_LVT)                         0.07017      4.09752 r
  U9/U7566/CO (FADDX1_LVT)                         0.07233      4.16985 r
  U9/U7565/CO (FADDX1_LVT)                         0.07441      4.24425 r
  U9/U7564/CO (FADDX1_LVT)                         0.07065      4.31490 r
  U9/U7563/CO (FADDX1_LVT)                         0.06971      4.38461 r
  U9/U7562/CO (FADDX1_LVT)                         0.07164      4.45625 r
  U9/U7561/CO (FADDX1_LVT)                         0.07322      4.52948 r
  U9/U7560/CO (FADDX1_LVT)                         0.07252      4.60199 r
  U9/U7559/CO (FADDX1_LVT)                         0.07339      4.67539 r
  U9/U7558/CO (FADDX1_LVT)                         0.07374      4.74913 r
  U9/U7557/CO (FADDX1_LVT)                         0.07092      4.82004 r
  U9/U7556/CO (FADDX1_LVT)                         0.07050      4.89054 r
  U9/U7555/CO (FADDX1_LVT)                         0.07500      4.96553 r
  U9/ctmTdsLR_9_42095/Y (AO22X1_LVT)               0.06630      5.03183 r
  U9/ctmTdsLR_11_42097/Y (NAND2X0_LVT)             0.02449      5.05632 f
  U9/ctmTdsLR_8_42094/Y (OA21X1_LVT)               0.04696      5.10328 f
  U9/p1_reg_127_/D (DFFARX1_LVT)                   0.00000      5.10328 f
  data arrival time                                             5.10328

  clock clk (rise edge)                            5.00000      5.00000
  clock network delay (propagated)                 0.12512      5.12512
  clock reconvergence pessimism                    0.01415      5.13927
  U9/p1_reg_127_/CLK (DFFARX1_LVT)                 0.00000      5.13927 r
  library setup time                              -0.02613      5.11314
  data required time                                            5.11314
  ------------------------------------------------------------------------------
  data required time                                            5.11314
  data arrival time                                            -5.10328
  ------------------------------------------------------------------------------
  slack (MET)                                                   0.00986


1
check_lvs
Information: Using 8 threads for LVS
[Check Short] Stage 1	[Check Net] Init	Elapsed =    0:00:00, CPU =    0:00:00
Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2	Elapsed =    0:00:00, CPU =    0:00:02
[Check Short] Stage 2	Elapsed =    0:00:01, CPU =    0:00:04
[Check Short] Stage 2-2	Elapsed =    0:00:02, CPU =    0:00:12
[Check Short] Stage 3	Elapsed =    0:00:02, CPU =    0:00:12
[Check Short] End	Elapsed =    0:00:02, CPU =    0:00:12
[Check Net] 10% 	Elapsed =    0:00:02, CPU =    0:00:14
[Check Net] 20% 	Elapsed =    0:00:02, CPU =    0:00:14
[Check Net] 30% 	Elapsed =    0:00:02, CPU =    0:00:15
[Check Net] 40% 	Elapsed =    0:00:02, CPU =    0:00:16
[Check Net] 50% 	Elapsed =    0:00:02, CPU =    0:00:17
[Check Net] 60% 	Elapsed =    0:00:02, CPU =    0:00:17
[Check Net] 70% 	Elapsed =    0:00:02, CPU =    0:00:18
[Check Net] 80% 	Elapsed =    0:00:02, CPU =    0:00:19
[Check Net] 90% 	Elapsed =    0:00:02, CPU =    0:00:19
[Check Net] All nets are submitted.
[Check Net] 100%	Elapsed =    0:00:02, CPU =    0:00:20

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 54826.
Total number of short violations is 0.
Total number of open nets is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:03, CPU =    0:00:21
1
check_routes
Information: The command 'check_routes' cleared the undo history. (UNDO-016)
Successfully added cut lay CO
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIA4
Successfully added cut lay VIA5
Successfully added cut lay VIA6
Successfully added cut lay VIA7
Successfully added cut lay VIA8
Successfully added cut lay VIARDL
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Warning: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
track auto-fill added 2 tracks on M1
track auto-fill added 2 tracks on M2
track auto-fill added 2 tracks on M3
track auto-fill added 2 tracks on M4
track auto-fill added 2 tracks on M5
track auto-fill added 2 tracks on M6
track auto-fill added 2 tracks on M7
track auto-fill added 2 tracks on M8
track auto-fill added 2 tracks on M9
track auto-fill added 1 tracks on MRDL
Found 0 pin access route guide groups.
Info: number of net_type_blockage: 0 
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.32 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Total number of nets = 54750, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:01 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DBIn Done] Stage (MB): Used  113  Alloctr  114  Proc   16 
[DBIn Done] Total (MB): Used  116  Alloctr  118  Proc 6866 


Start checking for open nets ... 

Total number of nets = 54750, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 54750 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  114  Alloctr  117  Proc 6866 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.aggressive_blockage_via_modeling                 :	 false               
common.allow_connection_to_stripe_covered_secondary_pg_pin:	 false               
common.allow_pg_as_shield                               :	 true                
common.allow_tie_off_connect_to_shield                  :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_with_pin_width_on_macros                 :	 false               
common.connect_with_pin_width_on_macros_effort_level    :	 low                 
common.connect_with_pin_width_on_top_level_ports        :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.continue_with_frozen_global_route                :	 false               
common.create_floating_shields                          :	 false               
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.crosstalk_effort_level                           :	 low                 
common.dbin_enable_safe_via_array_reading               :	 true                
common.debug_read_patterned_metal_shapes                :	 true                
common.derive_connect_within_pin_via_region             :	 false               
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_aggressive_stack_range_over_max_stack_level_fixing:	 false               
common.enable_multi_thread                              :	 true                
common.enable_non_zero_blockage_ek_block                :	 false               
common.enable_pin_width_connection                      :	 false               
common.enable_single_connection_for_var_width           :	 true                
common.enable_via_extension_blocking_for_blockage       :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_custom_via_def_with_no_vias               :	 false               
common.filter_redundant_via_mapping                     :	 true                
common.floorplan_aware_hier_va_gr                       :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.forbid_odd_pitch_jog_by_layer_name               :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_soft_drc_at_final_eco_stage               :	 false               
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_secondary_pg_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.no_merge_ndr_rule_for_single_connection          :	 false               
common.number_of_secondary_pg_pin_connections           :	 0                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.optimize_big_via_for_pin_access                  :	 false               
common.optimize_for_dense_pin_access                    :	 false               
common.optimize_for_fat_pin_access                      :	 true                
common.optimize_for_pin_access                          :	 false               
common.pg_shield_distance_threshold                     :	 0                   
common.pin_spacing_control_mode                         :	 true                
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 off                 
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.prevent_bridge_pattern                           :	 {secondary_pg false} {clock false}
common.process_design_masters_in_dbin                   :	 false               
common.process_pg_augmentation_shapes                   :	 false               
common.prune_orphaned_and_floating_nets_shapes_mode     :	 none                
common.query_based_shield_ratio_reporting               :	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.reconnect_pin_after_shield_modification          :	 false               
common.reduce_shield_same_net_drcs                      :	 false               
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.secondary_pg_pin_effort_level                    :	 hard                
common.separate_tie_off_from_secondary_pg               :	 false               
common.shield_tie_off_max_detail_route_iteration        :	 3                   
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.skip_pg_augmentation_rects                       :	 false               
common.skip_pg_augmentation_wires_and_vias              :	 false               
common.skip_pnet_ignore_shapes                          :	 false               
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.35                
common.tie_all_out_of_boundary_via_ladder_ports         :	 false               
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.track_use_area                                   :	 false               
common.track_width_constraint_relaxed_mode              :	 0                   
common.treat_all_analog_nets_as_signal_nets_for_routing :	 false               
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_all_scan_nets_as_signal_nets_for_routing   :	 true                
common.treat_rectangles_as_routes                       :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.use_min_shield_length_as_ndr_spacing_length_threshold:	 false               
common.use_weighted_secondary_pg_pin_count              :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_ndr_mode                              :	 full                
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.voltage_area_aware                               :	 relaxed             
common.weighted_number_of_secondary_pg_pin_connections  :	 0                   
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.detail.*'
detail.allow_default_rule_nets_via_ladder_lower_layer_connection:	 false               
detail.allow_fixed_shape_extension_to_overlap_with_zero_spacing_blockage:	 false               
detail.allow_ndr_nets_via_ladder_lower_layer_connection :	 false               
detail.antenna                                          :	 true                
detail.antenna_fixing_preference                        :	 hop_layers          
detail.antenna_on_iteration                             :	 1                   
detail.antenna_verbose_level                            :	 1                   
detail.cache_via_enc_for_fat_wire_via_kpt_encl          :	 false               
detail.check_antenna_for_open_nets                      :	 false               
detail.check_antenna_on_abutting_pins                   :	 true                
detail.check_antenna_on_diode_pins                      :	 false               
detail.check_antenna_on_pg                              :	 false               
detail.check_encl_for_xy_dir_mincut_fat_via_rule        :	 true                
detail.check_on_wire_track_for_non_prefer_metal         :	 true                
detail.check_patchable_drc_from_fixed_shapes            :	 false               
detail.check_pin_access_via_mismatch                    :	 true                
detail.check_pin_min_area_min_length                    :	 true                
detail.check_port_min_area_min_length                   :	 true                
detail.check_routes_frozen_mode_include_shape_with_attribute_locked:	 false               
detail.continue_after_large_design_rule_value_error     :	 false               
detail.cost_adjustment_during_redundant_via_insertion   :	 false               
detail.debug_check_cellmap_query_for_diodes             :	 false               
detail.debug_force_all_shapes_colored                   :	 false               
detail.default_diode_protection                         :	 0                   
detail.default_gate_diffusion_length                    :	 -1                  
detail.default_gate_size                                :	 -1                  
detail.default_nwell_size                               :	 -1                  
detail.default_port_external_antenna_area               :	 0                   
detail.default_port_external_gate_diffusion_length      :	 -1                  
detail.default_port_external_gate_size                  :	 -1                  
detail.default_port_external_nwell_size                 :	 -1                  
detail.detail_route_special_design_rule_fixing_stage    :	 late_routing        
detail.diagonal_min_width                               :	 true                
detail.diode_insertion_mode                             :	 new_and_spare       
detail.diode_libcell_names                              :	                     
detail.diode_preference                                 :	 none                
detail.disable_clip_grid                                :	 false               
detail.disable_non_prefer_routing_for_cut_layers        :	 false               
detail.disable_ropt_eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.drc_convergence_effort_level                     :	 medium              
detail.drc_threshold_to_skip_redundant_via_insertion_and_post_route_vio_fixing:	 2147483647          
detail.eco_max_number_of_iterations                     :	 -1                  
detail.eco_route_special_design_rule_fixing_stage       :	 late_routing        
detail.eco_route_use_soft_spacing_for_timing_optimization:	 false               
detail.elapsed_time_limit                               :	 -1                  
detail.enable_cut_check_for_fat_via_patch               :	 true                
detail.enable_diff_net_space_runtime_improvements       :	 5                   
detail.enable_diodes_selection_for_variable_row_heights :	 true                
detail.enable_end_off_preferred_grid_patching_on_fixed_shapes:	 false               
detail.enable_fast_via_enclosure_metal_width_drc_fix    :	 true                
detail.enable_fixing_selective_design_rule_violations_on_fixed_shapes:	 false               
detail.enable_layer_hopping_high_effort                 :	 false               
detail.enable_min_area_patch_between_fixed_shapes       :	 true                
detail.enable_min_area_patch_between_nearby_pins        :	 true                
detail.enable_min_area_patch_between_nearby_pins_2      :	 true                
detail.enable_min_area_patch_between_short_pins         :	 true                
detail.enable_min_max_layer_cost_adjustment             :	 false               
detail.enable_ndr_tapering_on_voltage_rule              :	 true                
detail.enable_negative_parallel_legnth_span_blocking    :	 false               
detail.enable_new_sav_coloring_check                    :	 true                
detail.enable_orientation_check_for_fat_via_patch       :	 true                
detail.enable_patch_clean_up_iteration                  :	 false               
detail.enable_patch_clean_up_iteration_ripup_reroute    :	 true                
detail.enable_patch_ripup_count_propagation             :	 true                
detail.enable_selective_design_rules_patching_on_fixed_shape_types_by_layer_names:	                     
detail.enable_separate_pgate_ngate_antenna_ratio_check  :	 false               
detail.enable_taper_with_optimal_default_via            :	 false               
detail.enable_timing_driven_patch                       :	 false               
detail.enable_via_surround_check_in_alt_via             :	 true                
detail.end_keepout_fixed_bias_patch_mode                :	 2                   
detail.end_keepout_patch_mode                           :	 0                   
detail.enforce_via_surround_matching_width_tracks       :	 false               
detail.enhance_via_ladder_samenet_intersection          :	 false               
detail.export_soft_secondary_pg_pin_cluster             :	 off                 
detail.fix_min_area_for_shapes_with_color_conflict_drcs :	 true                
detail.force_max_number_iterations                      :	 false               
detail.generate_extra_off_grid_pin_tracks               :	 false               
detail.generate_off_grid_feed_through_tracks            :	 low                 
detail.group_route_special_design_rule_fixing_stage     :	 late_routing        
detail.hop_layers_to_fix_antenna                        :	 true                
detail.ignore_contained_metal_for_via_based_metal_min_width:	 true                
detail.ignore_drc                                       :	 {same_net_metal_space false} {same_net_enclosed_cut_space false} {all_same_net_drc_for_frozen_net false}
detail.ignore_needs_fat_contact_drcs_from_far_off_shapes:	 true                
detail.improve_optimize_route_runtime                   :	 false               
detail.improve_secondary_pg_topology                    :	 false               
detail.incremental_detail_route_special_design_rule_fixing_stage:	 late_routing        
detail.insert_diodes_during_routing                     :	 false               
detail.insert_redundant_vias_layer_order_low_to_high    :	 false               
detail.keep_track_color_for_large_shape                 :	 false               
detail.macro_pin_antenna_mode                           :	 normal              
detail.max_antenna_pin_count                            :	 -1                  
detail.merge_gates_for_antenna                          :	 true                
detail.min_number_iterations_after_last_patch_clean_up_iteration:	 3                   
detail.ndr_layer_based_taper_distance_threshold         :	 -1                  
detail.obs_patch_threshold_by_layer_name                :	                     
detail.on_wire_track_width_threshold_by_layer_name      :	                     
detail.optimize_for_aprg                                :	 false               
detail.optimize_for_cuts_near_pg                        :	 false               
detail.optimize_for_macro_pin_offset                    :	 false               
detail.optimize_for_macro_pins                          :	 false               
detail.optimize_for_non_pref_dir_route                  :	 false               
detail.optimize_partition_size_for_drc                  :	 false               
detail.optimize_tie_off_effort_level                    :	 low                 
detail.optimize_wire_via_effort_level                   :	 low                 
detail.patch_clean_up_iteration_frequency               :	 5                   
detail.patch_clean_up_iterations                        :	                     
detail.patch_clean_up_max_number_iterations             :	 0                   
detail.patch_clean_up_reconnect_open_net                :	 false               
detail.patch_clean_up_trimming_only                     :	 false               
detail.pattern_must_join_check_on_user_secondary_pg     :	 false               
detail.pin_taper_mode                                   :	 default_width       
detail.port_antenna_mode                                :	 float               
detail.post_process_special_design_rule_fixing_stage    :	 late_routing        
detail.prevent_bridge_pattern                           :	 {secondary_pg false} {clock false}
detail.process_gate_area_of_pins_on_metal_layers        :	 false               
detail.process_min_edge_length_drc_fixing_on_overlap_shapes:	 false               
detail.process_min_edge_length_drc_fixing_on_wide_width_tracks:	 true                
detail.process_min_edge_length_drc_fixing_with_via_swapping:	 true                
detail.process_min_edge_length_drc_on_large_shapes      :	 false               
detail.process_min_length_on_shapes_with_other_drcs     :	 true                
detail.process_other_layer_patch_for_iso_dense_via_enclosure:	 true                
detail.process_other_layer_patch_for_iso_dense_via_enclosure_2:	 true                
detail.process_patchable_drcs_in_diode_insertion        :	 true                
detail.process_via_enclosure_based_max_length_drcs_on_long_wires:	 true                
detail.reject_input_vio_type_in_alt_via_try_mode        :	 true                
detail.repair_shorts_over_macros_effort_level           :	 off                 
detail.repair_shorts_over_macros_verbose                :	 false               
detail.report_antenna_for_must_join_port_root           :	 false               
detail.report_ignore_drc                                :	                     
detail.reuse_filler_locations_for_diodes                :	 true                
detail.route_guide_based_min_area_by_layer_name         :	                     
detail.save_after_iterations                            :	                     
detail.save_cell_prefix                                 :	 DR                  
detail.save_with_best_drc_after_iteration               :	 -1                  
detail.save_with_best_drc_cell_name                     :	 DR_itrBestDRC       
detail.save_with_best_drc_reduction_threshold           :	 30                  
detail.skip_antenna_fixing_for_nets                     :	                     
detail.skip_m0_pg_pins_only_cell_for_1cpp_cell_gap_analysis:	 false               
detail.skip_no_m0_shapes_cells_for_1cpp_cell_gap        :	 false               
detail.skip_obs_patch_for_cut_aware_min_length          :	 true                
detail.sparse_end_extension_for_via_enclosure_patch_threshold_by_layer_name:	                     
detail.speedup_secondary_pg_routing                     :	 true                
detail.threshold_adjustment_for_single_connection_to_pins:	 false               
detail.timing_driven                                    :	 true                
detail.top_layer_antenna_fix_threshold                  :	 -1                  
detail.topology_eco_effort_level                        :	 medium              
detail.trim_pin_spots_for_custom_via_cuts               :	 false               
detail.use_blockage_over_pin_via_for_fat_wire_via_enclosure:	 true                
detail.use_default_width_for_min_area_min_len_stub      :	 false               
detail.use_diode_prot_based_max_ratio_for_diode_mode_16 :	 false               
detail.use_layer_check_for_fat_via_patching             :	 true                
detail.use_lower_hierarchy_for_port_diodes              :	 false               
detail.use_wide_wire_effort_level                       :	 off                 
detail.use_wide_wire_to_input_pin                       :	 false               
detail.use_wide_wire_to_macro_pin                       :	 false               
detail.use_wide_wire_to_output_pin                      :	 false               
detail.use_wide_wire_to_pad_pin                         :	 same_as_macro_pin   
detail.use_wide_wire_to_port                            :	 same_as_macro_pin   
detail.user_defined_partition                           :	                     
detail.var_spacing_to_same_net                          :	 false               
detail.via_ladder_ndr_mode                              :	 full                
detail.via_ladder_upper_layer_via_connection_mode       :	 above               
detail.write_voltage_area_drcs_to_error_data_file       :	 true                

Printing options for 'route.auto_via_ladder.*'
auto_via_ladder.allow_drcs                              :	 false               
auto_via_ladder.allow_patching                          :	 false               
auto_via_ladder.allow_samenet_intersection              :	 false               
auto_via_ladder.allow_via_array_as_single_cut           :	 false               
auto_via_ladder.apply_app_options_to_insert_via_ladders_command:	 false               
auto_via_ladder.auto_stagger                            :	 false               
auto_via_ladder.auto_stagger_for_em_via_ladder_max_number_stagger_tracks_per_level:	 15                  
auto_via_ladder.auto_stagger_max_number_stagger_tracks_per_level:	 9                   
auto_via_ladder.bias_top_layer_to_samenet_connection    :	 false               
auto_via_ladder.check_drcs_on_existing_via_ladders      :	 false               
auto_via_ladder.clean                                   :	 false               
auto_via_ladder.connect_within_metal                    :	 false               
auto_via_ladder.connect_within_metal_for_em_via_ladder  :	 same_as_global      
auto_via_ladder.connect_within_metal_for_via_ladder     :	 same_as_global      
auto_via_ladder.connect_within_pin_mode                 :	 {all off} {via_ladder off} {pattern_must_join off}
auto_via_ladder.default_width_ndr_promotable_on_nonreserved_tracks:	 true                
auto_via_ladder.enable_em_to_performance_via_ladder_update:	 false               
auto_via_ladder.force_shifted_vias_flush_with_line_ends :	 true                
auto_via_ladder.generate_center_track_on_off_grid_pattern_must_join_pin_shapes:	 false               
auto_via_ladder.generate_track_width_by_layer_name      :	                     
auto_via_ladder.ignore_min_max_layer_constraints        :	 false               
auto_via_ladder.ignore_rippable_shapes                  :	 false               
auto_via_ladder.ignore_routing_shape_drcs               :	 false               
auto_via_ladder.ndr_mode                                :	 full                
auto_via_ladder.ndr_on_top_layer_only                   :	 false               
auto_via_ladder.pattern_must_join_max_number_stagger_tracks:	                     
auto_via_ladder.pattern_must_join_over_pin_layer        :	 1                   
auto_via_ladder.pin_access_aware                        :	 true                
auto_via_ladder.relax_line_end_via_enclosure_rule       :	 false               
auto_via_ladder.relax_pin_layer_metal_spacing_rules     :	 false               
auto_via_ladder.remove_routing_shapes_below_net_via_ladder_top_layer:	 false               
auto_via_ladder.report_all_via_ladders                  :	 true                
auto_via_ladder.shift_vias_on_transition_layers         :	 false               
auto_via_ladder.strictly_honor_cut_table                :	 false               
auto_via_ladder.top_layer_to_samenet_min_nonzero_distance:	 0                   
auto_via_ladder.update_during_route                     :	 false               
auto_via_ladder.update_on_route_eco_nets_only           :	 false               
auto_via_ladder.update_on_route_group_nets_only         :	 false               
auto_via_ladder.update_pattern_must_join_during_route   :	 true                
auto_via_ladder.user_debug                              :	 false               
auto_via_ladder.verbose                                 :	 false               


Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked	1/49 Partitions, Violations =	0
Checked	2/49 Partitions, Violations =	0
Checked	3/49 Partitions, Violations =	0
Checked	4/49 Partitions, Violations =	0
Checked	5/49 Partitions, Violations =	0
Checked	6/49 Partitions, Violations =	0
Checked	7/49 Partitions, Violations =	0
Checked	8/49 Partitions, Violations =	0
Checked	9/49 Partitions, Violations =	0
Checked	10/49 Partitions, Violations =	0
Checked	11/49 Partitions, Violations =	0
Checked	12/49 Partitions, Violations =	0
Checked	13/49 Partitions, Violations =	0
Checked	14/49 Partitions, Violations =	0
Checked	15/49 Partitions, Violations =	0
Checked	16/49 Partitions, Violations =	0
Checked	17/49 Partitions, Violations =	0
Checked	18/49 Partitions, Violations =	0
Checked	19/49 Partitions, Violations =	0
Checked	20/49 Partitions, Violations =	0
Checked	21/49 Partitions, Violations =	0
Checked	22/49 Partitions, Violations =	0
Checked	23/49 Partitions, Violations =	0
Checked	24/49 Partitions, Violations =	0
Checked	25/49 Partitions, Violations =	0
Checked	26/49 Partitions, Violations =	0
Checked	27/49 Partitions, Violations =	0
Checked	28/49 Partitions, Violations =	0
Checked	29/49 Partitions, Violations =	0
Checked	30/49 Partitions, Violations =	0
Checked	31/49 Partitions, Violations =	0
Checked	32/49 Partitions, Violations =	0
Checked	33/49 Partitions, Violations =	0
Checked	34/49 Partitions, Violations =	0
Checked	35/49 Partitions, Violations =	0
Checked	36/49 Partitions, Violations =	0
Checked	37/49 Partitions, Violations =	0
Checked	38/49 Partitions, Violations =	0
Checked	39/49 Partitions, Violations =	0
Checked	40/49 Partitions, Violations =	0
Checked	41/49 Partitions, Violations =	0
Checked	42/49 Partitions, Violations =	0
Checked	43/49 Partitions, Violations =	0
Checked	44/49 Partitions, Violations =	0
Checked	45/49 Partitions, Violations =	0
Checked	46/49 Partitions, Violations =	0
Checked	47/49 Partitions, Violations =	0
Checked	48/49 Partitions, Violations =	0
Checked	49/49 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:15 
[DRC CHECK] Elapsed cpu  time: sys=0:00:03 usr=0:01:06 total=0:01:10
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  174  Alloctr  179  Proc 6866 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



begin full chip DRC detailed report


end full chip DRC detailed report


Total Wire Length =                    1070456 micron
Total Number of Contacts =             441877
Total Number of Wires =                453244
Total Number of PtConns =              25409
Total Number of Routed Wires =       453244
Total Routed Wire Length =           1067528 micron
Total Number of Routed Contacts =       441877
	Layer                 M1 :      34588 micron
	Layer                 M2 :     323319 micron
	Layer                 M3 :     312949 micron
	Layer                 M4 :     190008 micron
	Layer                 M5 :     175969 micron
	Layer                 M6 :      33624 micron
	Layer                 M7 :          0 micron
	Layer                 M8 :          0 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via            VIA56SQ_C :       3666
	Via            VIA45SQ_C :         14
	Via       VIA45SQ_C(rot) :      22995
	Via            VIA34SQ_C :      41590
	Via       VIA34SQ_C(rot) :        398
	Via            VIA23SQ_C :       2695
	Via       VIA23SQ_C(rot) :     181179
	Via           VIA23BAR_C :          1
	Via      VIA23BAR_C(rot) :          2
	Via             VIA23BAR :          2
	Via   VIA23SQ_C(rot)_1x2 :         80
	Via     VIA23SQ(rot)_1x2 :        212
	Via          VIA23SQ_1x2 :          2
	Via            VIA12SQ_C :      47317
	Via       VIA12SQ_C(rot) :       1238
	Via           VIA12BAR_C :      49520
	Via      VIA12BAR_C(rot) :       1237
	Via             VIA12BAR :        584
	Via        VIA12BAR(rot) :       3588
	Via        VIA12SQ_C_2x1 :      57462
	Via   VIA12SQ_C(rot)_1x2 :        140
	Via   VIA12SQ_C(rot)_2x1 :         22
	Via        VIA12SQ_C_1x2 :          3
	Via          VIA12SQ_2x1 :      22351
	Via     VIA12SQ(rot)_1x2 :       5569
	Via     VIA12SQ(rot)_2x1 :          7
	Via          VIA12SQ_1x2 :          2
	Via     VIA12SQ(rot)_1x4 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 19.43% (85851 / 441877 vias)
 
    Layer VIA1       = 45.26% (85557  / 189041  vias)
        Weight 1     = 45.26% (85557   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 54.74% (103484  vias)
    Layer VIA2       =  0.16% (294    / 184173  vias)
        Weight 1     =  0.16% (294     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.84% (183879  vias)
    Layer VIA3       =  0.00% (0      / 41988   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (41988   vias)
    Layer VIA4       =  0.00% (0      / 23009   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (23009   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3666    vias)
 
  Total double via conversion rate    = 19.43% (85851 / 441877 vias)
 
    Layer VIA1       = 45.26% (85557  / 189041  vias)
    Layer VIA2       =  0.16% (294    / 184173  vias)
    Layer VIA3       =  0.00% (0      / 41988   vias)
    Layer VIA4       =  0.00% (0      / 23009   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
 
  The optimized via conversion rate based on total routed via count = 19.43% (85851 / 441877 vias)
 
    Layer VIA1       = 45.26% (85557  / 189041  vias)
        Weight 1     = 45.26% (85557   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 54.74% (103484  vias)
    Layer VIA2       =  0.16% (294    / 184173  vias)
        Weight 1     =  0.16% (294     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.84% (183879  vias)
    Layer VIA3       =  0.00% (0      / 41988   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (41988   vias)
    Layer VIA4       =  0.00% (0      / 23009   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (23009   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3666    vias)
 


Verify Summary:

Total number of nets = 54750, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


# Save final block
rename_block -to_block MYTOP/route_opt
{MYLIB:MYTOP/route_opt.design}
save_block
Information: Saving block 'MYLIB:MYTOP/route_opt.design'
1
save_lib
Saving library 'MYLIB'
1
##########################################################
#        Save All The Reports in Report Directory        #
##########################################################
redirect -tee -file ../reports/icc2/timing_final_setup_post_route.rpt {report_timing -delay_type max}
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:24:29 2024
****************************************
Information: Timer using 'AWP, CRPR'. (TIM-050)

  Startpoint: U5_tmp_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U9/p1_reg_127_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                             Incr         Path  
  ------------------------------------------------------------------------------
  clock clk (rise edge)                            0.00000      0.00000
  clock network delay (propagated)                 0.07317      0.07317

  U5_tmp_reg_7_/CLK (DFFARX1_LVT)                  0.00000      0.07317 r
  U5_tmp_reg_7_/Q (DFFARX1_LVT)                    0.14231      0.21547 r
  HFSBUF_457_2862/Y (NBUFFX8_LVT)                  0.06353      0.27901 r
  HFSBUF_396_2861/Y (NBUFFX4_LVT)                  0.08369      0.36270 r
  U9/U528/Y (NAND2X0_LVT)                          0.04858      0.41128 f
  U9/U581/Y (NAND2X0_LVT)                          0.06701      0.47829 r
  U9/ctmTdsLR_2_8762/Y (NAND2X0_LVT)               0.02718      0.50547 f
  U9/ctmTdsLR_1_8761/Y (AND3X1_LVT)                0.05812      0.56358 f
  U9/ctmTdsLR_3_22779/Y (INVX0_LVT)                0.02331      0.58689 r
  U9/ctmTdsLR_1_22777/Y (NAND2X0_LVT)              0.02584      0.61274 f
  U9/ctmTdsLR_1_8770/Y (NAND4X0_LVT)               0.04623      0.65897 r
  U9/U797/Y (AOI21X1_LVT)                          0.08852      0.74749 f
  U9/ctmTdsLR_2_9163/Y (INVX0_LVT)                 0.03416      0.78165 r
  U9/ZBUF_2_inst_43152/Y (NBUFFX4_LVT)             0.05459      0.83624 r
  U9/ctmTdsLR_2_23096/Y (NAND3X0_LVT)              0.03567      0.87191 f
  U9/ctmTdsLR_1_23095/Y (AND3X1_LVT)               0.07311      0.94501 f
  U9/HFSBUF_621_1713/Y (NBUFFX8_LVT)               0.06960      1.01461 f
  U9/ctmTdsLR_2_10358/Y (INVX0_LVT)                0.05140      1.06602 r
  U9/ctmTdsLR_2_25254/Y (NAND3X0_LVT)              0.03817      1.10418 f
  U9/ctmTdsLR_1_25253/Y (NAND3X0_LVT)              0.04974      1.15393 r
  U9/U3555/Y (XOR2X1_LVT)                          0.09224      1.24617 f
  U9/HFSBUF_609_952/Y (NBUFFX8_LVT)                0.07099      1.31716 f
  U9/ctmTdsLR_2_15473/Y (OA21X1_LVT)               0.08440      1.40156 f
  U9/ctmTdsLR_3_31760/Y (NAND2X0_LVT)              0.03595      1.43751 r
  U9/ctmTdsLR_1_31758/Y (OA21X1_LVT)               0.06886      1.50637 r
  U9/U3697/S (FADDX1_LVT)                          0.11675      1.62312 f
  U9/U3696/S (FADDX1_LVT)                          0.12980      1.75291 r
  U9/U3663/CO (FADDX1_LVT)                         0.09356      1.84647 r
  U9/U3849/CO (FADDX1_LVT)                         0.07914      1.92560 r
  U9/U3895/S (FADDX1_LVT)                          0.10998      2.03558 f
  U9/U3858/S (FADDX2_LVT)                          0.14475      2.18033 r
  U9/U3850/Y (NOR2X0_LVT)                          0.06504      2.24537 f
  U9/ctmTdsLR_2_38707/Y (OA21X1_LVT)               0.04765      2.29301 f
  U9/ctmTdsLR_1_38706/Y (INVX0_LVT)                0.02651      2.31953 r
  U9/ctmTdsLR_3_20176/Y (INVX0_LVT)                0.01852      2.33805 f
  U9/ctmTdsLR_1_20174/Y (OA221X1_LVT)              0.07322      2.41127 f
  U9/ctmTdsLR_4_38860/Y (INVX0_LVT)                0.02728      2.43855 r
  U9/ctmTdsLR_2_38858/Y (NAND2X0_LVT)              0.02724      2.46578 f
  U9/ctmTdsLR_1_38857/Y (NAND3X0_LVT)              0.05060      2.51638 r
  U9/ctmTdsLR_2_20371/Y (NAND2X0_LVT)              0.02750      2.54389 f
  U9/ctmTdsLR_2_39056/Y (NAND2X0_LVT)              0.03819      2.58207 r
  U9/ctmTdsLR_1_39055/Y (INVX0_LVT)                0.01570      2.59777 f
  U9/U5183/Y (OA21X1_LVT)                          0.06536      2.66314 f
  U9/HFSINV_204_496/Y (INVX4_LVT)                  0.04030      2.70344 r
  U9/U7548/Y (AO21X1_LVT)                          0.07336      2.77679 r
  U9/U7584/CO (FADDX1_LVT)                         0.07250      2.84929 r
  U9/U7583/CO (FADDX1_LVT)                         0.07187      2.92116 r
  U9/U7582/CO (FADDX1_LVT)                         0.07359      2.99475 r
  U9/U7581/CO (FADDX1_LVT)                         0.07664      3.07138 r
  U9/U7580/CO (FADDX2_LVT)                         0.07706      3.14844 r
  U9/U7579/CO (FADDX1_LVT)                         0.07437      3.22281 r
  U9/U7578/CO (FADDX1_LVT)                         0.07492      3.29773 r
  U9/U7577/CO (FADDX1_LVT)                         0.07450      3.37223 r
  U9/U7576/CO (FADDX1_LVT)                         0.07238      3.44461 r
  U9/U7575/CO (FADDX1_LVT)                         0.07393      3.51854 r
  U9/U7574/CO (FADDX1_LVT)                         0.07484      3.59339 r
  U9/U7573/CO (FADDX1_LVT)                         0.07063      3.66402 r
  U9/U7572/CO (FADDX1_LVT)                         0.07076      3.73478 r
  U9/U7571/CO (FADDX1_LVT)                         0.07135      3.80613 r
  U9/U7570/CO (FADDX1_LVT)                         0.07414      3.88027 r
  U9/U7569/CO (FADDX1_LVT)                         0.07557      3.95584 r
  U9/U7568/CO (FADDX1_LVT)                         0.07151      4.02735 r
  U9/U7567/CO (FADDX1_LVT)                         0.07017      4.09752 r
  U9/U7566/CO (FADDX1_LVT)                         0.07233      4.16985 r
  U9/U7565/CO (FADDX1_LVT)                         0.07441      4.24425 r
  U9/U7564/CO (FADDX1_LVT)                         0.07065      4.31490 r
  U9/U7563/CO (FADDX1_LVT)                         0.06971      4.38461 r
  U9/U7562/CO (FADDX1_LVT)                         0.07164      4.45625 r
  U9/U7561/CO (FADDX1_LVT)                         0.07322      4.52948 r
  U9/U7560/CO (FADDX1_LVT)                         0.07252      4.60199 r
  U9/U7559/CO (FADDX1_LVT)                         0.07339      4.67539 r
  U9/U7558/CO (FADDX1_LVT)                         0.07374      4.74913 r
  U9/U7557/CO (FADDX1_LVT)                         0.07092      4.82004 r
  U9/U7556/CO (FADDX1_LVT)                         0.07050      4.89054 r
  U9/U7555/CO (FADDX1_LVT)                         0.07500      4.96553 r
  U9/ctmTdsLR_9_42095/Y (AO22X1_LVT)               0.06630      5.03183 r
  U9/ctmTdsLR_11_42097/Y (NAND2X0_LVT)             0.02449      5.05632 f
  U9/ctmTdsLR_8_42094/Y (OA21X1_LVT)               0.04696      5.10328 f
  U9/p1_reg_127_/D (DFFARX1_LVT)                   0.00000      5.10328 f
  data arrival time                                             5.10328

  clock clk (rise edge)                            5.00000      5.00000
  clock network delay (propagated)                 0.12512      5.12512
  clock reconvergence pessimism                    0.01415      5.13927
  U9/p1_reg_127_/CLK (DFFARX1_LVT)                 0.00000      5.13927 r
  library setup time                              -0.02613      5.11314
  data required time                                            5.11314
  ------------------------------------------------------------------------------
  data required time                                            5.11314
  data arrival time                                            -5.10328
  ------------------------------------------------------------------------------
  slack (MET)                                                   0.00986


1
redirect -tee -file ../reports/icc2/timing_final_hold_post_route.rpt {report_timing -delay_type min}
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:24:29 2024
****************************************
Information: Timer using 'AWP, CRPR'. (TIM-050)

  Startpoint: U0/p2_reg_127_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U0/c_reg_127_ (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                             Incr         Path  
  ------------------------------------------------------------------------------
  clock clk (rise edge)                            0.00000      0.00000
  clock network delay (propagated)                 0.07788      0.07788

  U0/p2_reg_127_/CLK (DFFARX1_LVT)                 0.00000      0.07788 r
  U0/p2_reg_127_/Q (DFFARX1_LVT)                   0.12444      0.20231 f
  U0/c_reg_127_/D (DFFARX1_LVT)                    0.00002      0.20233 f
  data arrival time                                             0.20233

  clock clk (rise edge)                            0.00000      0.00000
  clock network delay (propagated)                 0.13668      0.13668
  clock reconvergence pessimism                   -0.00629      0.13039
  U0/c_reg_127_/CLK (DFFARX1_LVT)                  0.00000      0.13039 r
  library hold time                               -0.00796      0.12243
  data required time                                            0.12243
  ------------------------------------------------------------------------------
  data required time                                            0.12243
  data arrival time                                            -0.20233
  ------------------------------------------------------------------------------
  slack (MET)                                                   0.07991


1
redirect -tee -file ../reports/icc2/constraint_final_post_route.rpt {report_constraints}
****************************************
Report : constraint
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:24:29 2024
****************************************

                                                   Weighted
    Group (min_delay/hold)       Cost     Weight     Cost     Scenario
    --------------------------------------------------------------------
    **default**               0.00000   1.00000   0.00000     default
    **async_default**         0.00000   1.00000   0.00000     default
    **clock_gating_default**  0.00000   1.00000   0.00000     default
    **in2reg_default**        0.00000   0.10000   0.00000     default
    **reg2out_default**       0.00000   0.10000   0.00000     default
    **in2out_default**        0.00000   0.10000   0.00000     default
    clk                       0.00000   1.00000   0.00000     default
    CAP                       0.00000   5.00000   0.00000     default
    --------------------------------------------------------------------
    min_delay/hold                                0.00000

                                                   Weighted
    Group (max_delay/setup)      Cost     Weight     Cost     Scenario
    --------------------------------------------------------------------
    **default**               0.00000   1.00000   0.00000     default
    **async_default**         0.00000   1.00000   0.00000     default
    **clock_gating_default**  0.00000   1.00000   0.00000     default
    **in2reg_default**        0.00000   0.10000   0.00000     default
    **reg2out_default**       0.00000   0.10000   0.00000     default
    **in2out_default**        0.00000   0.10000   0.00000     default
    clk                       0.00000   1.00000   0.00000     default
    CAP                       0.00000   5.00000   0.00000     default
    --------------------------------------------------------------------
    max_delay/setup                               0.00000

    Constraint                                       Cost
    -----------------------------------------------------
    min_delay/hold                                0.00000  (MET)
    max_delay/setup                               0.00000  (MET)
    max_transition                                0.00000  (MET)
    max_capacitance                               2.40459  (VIOLATED)
    min_capacitance                               0.00000  (MET)
1
redirect -tee -file ../reports/icc2/constraint_final_DRC_post_route.rpt {report_constraints -all_violators -min_capacitance -max_capacitance -max_transition}
****************************************
Report : constraint
        -all_violators
        -max_transition
        -max_capacitance
        -min_capacitance
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:24:29 2024
****************************************



   Mode: default Corner: default
   Scenario: default
   max_transition                                                              
                             Required        Actual                            
   Net                      Transition     Transition        Slack  Violation  
  ---------------------------------------------------------------------------
   U9/ropt_net_21174         0.06697        0.05700        0.00997  (MET)      

  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: default Corner: default
   Scenario: default
   max_capacitance                                                             
                             Required        Actual                            
   Net                      Capacitance    Capacitance       Slack  Violation  
  ---------------------------------------------------------------------------
   U6/n3185                  8.00000        8.88811       -0.88811  (VIOLATED) 
     PIN : U6/U3280/S        8.00000        8.88811       -0.88811  (VIOLATED) 

   U1/n5298                  8.00000        8.51932       -0.51932  (VIOLATED) 
     PIN : U1/U4737/CO       8.00000        8.51932       -0.51932  (VIOLATED) 

   HFSNET_495               16.00000       16.10089       -0.10089  (VIOLATED) 
     PIN : HFSINV_2909_2647/Y
                            16.00000       16.10089       -0.10089  (VIOLATED) 

   U6/HFSNET_302            32.00000       32.10033       -0.10033  (VIOLATED) 
     PIN : U6/HFSBUF_429_1576/Y
                            32.00000       32.10033       -0.10033  (VIOLATED) 

   HFSNET_284               32.00000       32.09507       -0.09507  (VIOLATED) 
     PIN : HFSBUF_443_2178/Y
                            32.00000       32.09507       -0.09507  (VIOLATED) 

   U9/n5178                  8.00000        8.08982       -0.08982  (VIOLATED) 
     PIN : U9/ctmTdsLR_1_13945/Y
                             8.00000        8.08982       -0.08982  (VIOLATED) 

   U6/HFSNET_141            32.00000       32.08612       -0.08612  (VIOLATED) 
     PIN : U6/HFSBUF_534_808/Y
                            32.00000       32.08612       -0.08612  (VIOLATED) 

   U9/HFSNET_480            32.00000       32.07737       -0.07736  (VIOLATED) 
     PIN : U9/HFSBUF_386_2699/Y
                            32.00000       32.07737       -0.07736  (VIOLATED) 

   U0/n5962                  8.00000        8.07574       -0.07574  (VIOLATED) 
     PIN : U0/ctmTdsLR_1_23198/Y
                             8.00000        8.07574       -0.07574  (VIOLATED) 

   U0/HFSNET_11             16.00000       16.06078       -0.06078  (VIOLATED) 
     PIN : U0/ctmTdsLR_1_22206/Y
                            16.00000       16.06078       -0.06078  (VIOLATED) 

   gre_a_INV_162_63          8.00000        8.05590       -0.05590  (VIOLATED) 
     PIN : gre_a_INV_162_inst_44154/Y
                             8.00000        8.05590       -0.05590  (VIOLATED) 

   U0/n8401                  8.00000        8.04889       -0.04889  (VIOLATED) 
     PIN : U0/ctmTdsLR_1_24852/Y
                             8.00000        8.04889       -0.04889  (VIOLATED) 

   in1[46]                  32.00000       32.04715       -0.04714  (VIOLATED) 
     PORT: in1[46]          32.00000       32.04715       -0.04714  (VIOLATED) 

   ZBUF_17_19               64.00000       64.04041       -0.04040  (VIOLATED) 
     PIN : ZBUF_17_inst_3275/Y
                            64.00000       64.04041       -0.04040  (VIOLATED) 

   U6/prodab[60]             8.00000        8.03430       -0.03430  (VIOLATED) 
     PIN : U6/ctmTdsLR_1_22500/Y
                             8.00000        8.03430       -0.03430  (VIOLATED) 

   U1/n8432                 16.00000       16.03279       -0.03279  (VIOLATED) 
     PIN : U1/ctmTdsLR_1_23811/Y
                            16.00000       16.03279       -0.03279  (VIOLATED) 

   U1/n8125                 16.00000       16.02759       -0.02759  (VIOLATED) 
     PIN : U1/ctmTdsLR_1_23802/Y
                            16.00000       16.02759       -0.02759  (VIOLATED) 

   U9/n1412                  8.00000        8.01493       -0.01493  (VIOLATED) 
     PIN : U9/U797/Y         8.00000        8.01493       -0.01493  (VIOLATED) 

   inD[49]                   8.00000        8.00487       -0.00487  (VIOLATED) 
     PIN : inD_reg_49_/Q     8.00000        8.00487       -0.00487  (VIOLATED) 

   U0/n8159                 16.00000       16.00400       -0.00400  (VIOLATED) 
     PIN : U0/ctmTdsLR_1_23457/Y
                            16.00000       16.00400       -0.00400  (VIOLATED) 

   U6/n6790                 16.00000       16.00026       -0.00026  (VIOLATED) 
     PIN : U6/ctmTdsLR_1_22900/Y
                            16.00000       16.00026       -0.00026  (VIOLATED) 

  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 21

   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 21
1
redirect -tee -file ../reports/icc2/qor_post_route.rpt {report_qor}
****************************************
Report : qor
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:24:30 2024
****************************************
Information: Timer using 'AWP, CRPR'. (TIM-050)


Scenario           'default'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:           0.63567
Critical Path Slack:            4.30053
Critical Path Clk Period:       5.00000
Total Negative Slack:           0.00000
No. of Violating Paths:               0
----------------------------------------

Scenario           'default'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:           0.21458
Critical Path Slack:            4.56824
Critical Path Clk Period:       5.00000
Total Negative Slack:           0.00000
No. of Violating Paths:               0
----------------------------------------

Scenario           'default'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                     76
Critical Path Length:           5.03012
Critical Path Slack:            0.00986
Critical Path Clk Period:       5.00000
Total Negative Slack:           0.00000
No. of Violating Paths:               0
Worst Hold Violation:           0.00000
Total Hold Violation:           0.00000
No. of Hold Violations:               0
----------------------------------------

Scenario           'default'
Timing Path Group  'CAP'
----------------------------------------
Levels of Logic:                     84
Critical Path Length:           4.99798
Critical Path Slack:            0.01125
Critical Path Clk Period:       5.00000
Total Negative Slack:           0.00000
No. of Violating Paths:               0
Worst Hold Violation:           0.00000
Total Hold Violation:           0.00000
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              4
Hierarchical Port Count:           1423
Leaf Cell Count:                  49181
Buf/Inv Cell Count:               11084
Buf Cell Count:                    1955
Inv Cell Count:                    9129
CT Buf/Inv Cell Count:                0
Combinational Cell Count:         47001
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:             2180
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       2180
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:          121570.03654
Noncombinational Area:       15512.94976
Buf/Inv Area:                19193.46317
Total Buffer Area:           6572.16384
Total Inverter Area:         12621.29933
Macro/Black Box Area:           0.00000
Net Area:                             0
Net XLength:                 604601.86650
Net YLength:                 585649.99700
----------------------------------------
Cell Area (netlist):                        137082.98630
Cell Area (netlist and physical only):      137082.98600
Net Length:                  1190251.86350


Design Rules
----------------------------------------
Total Number of Nets:             54826
Nets with Violations:                23
Max Trans Violations:                 0
Max Cap Violations:                  23
----------------------------------------

1
redirect -tee -file ../reports/icc2/qor_summary_post_route.rpt {report_qor -summary}
****************************************
Report : qor
        -summary
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:24:31 2024
****************************************
Information: Timer using 'AWP, CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
Design             (Setup)          0.00986        0.00000              0

Design             (Hold)           0.07991        0.00000              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                        137082.98630
Cell Area (netlist and physical only):      137082.98600
Nets with DRC Violations:       23
1
redirect -tee -file ../reports/icc2/design_physical_post_route.rpt {report_design -physical}
Warning: The option '-physical' has been deprecated and is scheduled to be removed in a future release. Please use report_design -help to see the latest supported options of command report_design. (NDMUI-332)
****************************************
Report : design
        -physical
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:24:31 2024
****************************************

Physical Information:
  Total moveable cell area: 137082.986
  Total fixed cell area: 0.000
  Total physical cell area: 137082.986
  Core area: {20 20} {446.816 446.36}
                                  Count                           Area
  TOTAL LEAF CELLS                49181                     137082.986
1
redirect -tee -file ../reports/icc2/design_physical_post_route.rpt {report_design}
****************************************
Report : design
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:24:31 2024
****************************************

Total number of std cells in library : 291
Total number of dont_use lib cells   : 11
Total number of dont_touch lib cells : 11
Total number of buffers              : 11
Total number of inverters            : 15
Total number of flip-flops           : 102
Total number of latches              : 12
Total number of ICGs                 : 12

Cell Instance Type  Count         Area
--------------------------------------
TOTAL LEAF CELLS    49181 137082.98630
Standard cells      49181 137082.98630
Hard macro cells        0      0.00000
Soft macro cells        0      0.00000
Always on cells         0      0.00000
Physical only           0      0.00000
Fixed cells             0      0.00000
Moveable cells      49181 137082.98630
Sequential           2180  15512.94976
Buffer/inverter     11084  19193.46317
ICG cells               0      0.00000

Logic Hierarchies                    : 4
Design Masters count                 : 64
Total Flat nets count                : 54826
Total FloatingNets count             : 76
Total no of Ports                    : 139
Number of Master Clocks in design    : 1
Number of Generated Clocks in design : 0
Number of Path Groups in design      : 8 (2 of them Non Default)
Number of Scan Chains in design      : 0
List of Modes                        : default
List of Corners                      : default
List of Scenarios                    : default

Core Area                            : 181977.26976
Chip Area                            : 217704.30976
Total Site Row Area                  : 181977.270
Number of Blockages                  : 0
Total area of Blockages              : 0.000
Number of Power Domains              : 1
Number of Voltage Areas              : 1
Number of Group Bounds               : 0
Number of Exclusive MoveBounds       : 0
Number of Hard or Soft MoveBounds    : 0
Number of Multibit Registers         : 0
Number of Multibit LS/ISO Cells      : 0
Number of Top Level RP Groups        : 0
Number of Tech Layers                : 71 (61 of them have unknown routing dir.)

Total wire length                    : 1070470.37200 micron
Total number of wires                : 478755
Total number of contacts             : 481301
1
redirect -tee -file ../reports/icc2/congestion_post_route.rpt {report_congestion}
****************************************
Report : congestion
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:24:32 2024
****************************************

Layer     |    overflow     |                 # GRCs has
Name      |  total  |  max  | overflow (%)         | max overflow
---------------------------------------------------------------
Both Dirs |    9466 |     6 |    8161  ( 5.24210%) |       3
H routing |    8973 |     4 |    7786  (10.00244%) |       2
V routing |     493 |     6 |     375  ( 0.48175%) |       3

1
redirect -tee -file ../reports/icc2/check_lvs.rpt {check_lvs}
Information: Using 8 threads for LVS
[Check Short] Stage 1	Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] Init	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2	Elapsed =    0:00:00, CPU =    0:00:02
[Check Short] Stage 2	Elapsed =    0:00:00, CPU =    0:00:03
[Check Short] Stage 2-2	Elapsed =    0:00:01, CPU =    0:00:11
[Check Short] Stage 3	Elapsed =    0:00:01, CPU =    0:00:11
[Check Short] End	Elapsed =    0:00:01, CPU =    0:00:11
[Check Net] 10% 	Elapsed =    0:00:02, CPU =    0:00:13
[Check Net] 20% 	Elapsed =    0:00:02, CPU =    0:00:14
[Check Net] 30% 	Elapsed =    0:00:02, CPU =    0:00:15
[Check Net] 40% 	Elapsed =    0:00:02, CPU =    0:00:16
[Check Net] 50% 	Elapsed =    0:00:02, CPU =    0:00:16
[Check Net] 60% 	Elapsed =    0:00:02, CPU =    0:00:17
[Check Net] 70% 	Elapsed =    0:00:02, CPU =    0:00:18
[Check Net] 80% 	Elapsed =    0:00:02, CPU =    0:00:18
[Check Net] 90% 	Elapsed =    0:00:02, CPU =    0:00:19
[Check Net] All nets are submitted.
[Check Net] 100%	Elapsed =    0:00:02, CPU =    0:00:20

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 54826.
Total number of short violations is 0.
Total number of open nets is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:03, CPU =    0:00:22
1
redirect -tee -file ../reports/icc2/check_route.rpt {check_route}
Information: The command 'check_routes' cleared the undo history. (UNDO-016)
Successfully added cut lay CO
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIA4
Successfully added cut lay VIA5
Successfully added cut lay VIA6
Successfully added cut lay VIA7
Successfully added cut lay VIA8
Successfully added cut lay VIARDL
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M6
Turn off antenna since no rule is specified
Warning: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
track auto-fill added 2 tracks on M1
track auto-fill added 2 tracks on M2
track auto-fill added 2 tracks on M3
track auto-fill added 2 tracks on M4
track auto-fill added 2 tracks on M5
track auto-fill added 2 tracks on M6
track auto-fill added 2 tracks on M7
track auto-fill added 2 tracks on M8
track auto-fill added 2 tracks on M9
track auto-fill added 1 tracks on MRDL
Found 0 pin access route guide groups.
Info: number of net_type_blockage: 0 
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.32 outside the layer range. (ZRT-707)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Total number of nets = 54750, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:02 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DBIn Done] Stage (MB): Used  113  Alloctr  114  Proc    0 
[DBIn Done] Total (MB): Used  116  Alloctr  118  Proc 6866 


Start checking for open nets ... 

Total number of nets = 54750, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 54750 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  114  Alloctr  117  Proc 6866 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.aggressive_blockage_via_modeling                 :	 false               
common.allow_connection_to_stripe_covered_secondary_pg_pin:	 false               
common.allow_pg_as_shield                               :	 true                
common.allow_tie_off_connect_to_shield                  :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_with_pin_width_on_macros                 :	 false               
common.connect_with_pin_width_on_macros_effort_level    :	 low                 
common.connect_with_pin_width_on_top_level_ports        :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.continue_with_frozen_global_route                :	 false               
common.create_floating_shields                          :	 false               
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.crosstalk_effort_level                           :	 low                 
common.dbin_enable_safe_via_array_reading               :	 true                
common.debug_read_patterned_metal_shapes                :	 true                
common.derive_connect_within_pin_via_region             :	 false               
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_aggressive_stack_range_over_max_stack_level_fixing:	 false               
common.enable_multi_thread                              :	 true                
common.enable_non_zero_blockage_ek_block                :	 false               
common.enable_pin_width_connection                      :	 false               
common.enable_single_connection_for_var_width           :	 true                
common.enable_via_extension_blocking_for_blockage       :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_custom_via_def_with_no_vias               :	 false               
common.filter_redundant_via_mapping                     :	 true                
common.floorplan_aware_hier_va_gr                       :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.forbid_odd_pitch_jog_by_layer_name               :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_soft_drc_at_final_eco_stage               :	 false               
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.interactive_mode_clear_timing                    :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_secondary_pg_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.no_merge_ndr_rule_for_single_connection          :	 false               
common.number_of_secondary_pg_pin_connections           :	 0                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.optimize_big_via_for_pin_access                  :	 false               
common.optimize_for_dense_pin_access                    :	 false               
common.optimize_for_fat_pin_access                      :	 true                
common.optimize_for_pin_access                          :	 false               
common.pg_shield_distance_threshold                     :	 0                   
common.pin_spacing_control_mode                         :	 true                
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 off                 
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.prevent_bridge_pattern                           :	 {secondary_pg false} {clock false}
common.process_design_masters_in_dbin                   :	 false               
common.process_pg_augmentation_shapes                   :	 false               
common.prune_orphaned_and_floating_nets_shapes_mode     :	 none                
common.query_based_shield_ratio_reporting               :	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.reconnect_pin_after_shield_modification          :	 false               
common.reduce_shield_same_net_drcs                      :	 false               
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.secondary_pg_pin_effort_level                    :	 hard                
common.separate_tie_off_from_secondary_pg               :	 false               
common.shield_tie_off_max_detail_route_iteration        :	 3                   
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.skip_pg_augmentation_rects                       :	 false               
common.skip_pg_augmentation_wires_and_vias              :	 false               
common.skip_pnet_ignore_shapes                          :	 false               
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.35                
common.tie_all_out_of_boundary_via_ladder_ports         :	 false               
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.track_use_area                                   :	 false               
common.track_width_constraint_relaxed_mode              :	 0                   
common.treat_all_analog_nets_as_signal_nets_for_routing :	 false               
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_all_scan_nets_as_signal_nets_for_routing   :	 true                
common.treat_rectangles_as_routes                       :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.use_min_shield_length_as_ndr_spacing_length_threshold:	 false               
common.use_weighted_secondary_pg_pin_count              :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_ndr_mode                              :	 full                
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.virtual_flat                                     :	 false               
common.voltage_area_aware                               :	 relaxed             
common.weighted_number_of_secondary_pg_pin_connections  :	 0                   
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.detail.*'
detail.allow_default_rule_nets_via_ladder_lower_layer_connection:	 false               
detail.allow_fixed_shape_extension_to_overlap_with_zero_spacing_blockage:	 false               
detail.allow_ndr_nets_via_ladder_lower_layer_connection :	 false               
detail.antenna                                          :	 true                
detail.antenna_fixing_preference                        :	 hop_layers          
detail.antenna_on_iteration                             :	 1                   
detail.antenna_verbose_level                            :	 1                   
detail.cache_via_enc_for_fat_wire_via_kpt_encl          :	 false               
detail.check_antenna_for_open_nets                      :	 false               
detail.check_antenna_on_abutting_pins                   :	 true                
detail.check_antenna_on_diode_pins                      :	 false               
detail.check_antenna_on_pg                              :	 false               
detail.check_encl_for_xy_dir_mincut_fat_via_rule        :	 true                
detail.check_on_wire_track_for_non_prefer_metal         :	 true                
detail.check_patchable_drc_from_fixed_shapes            :	 false               
detail.check_pin_access_via_mismatch                    :	 true                
detail.check_pin_min_area_min_length                    :	 true                
detail.check_port_min_area_min_length                   :	 true                
detail.check_routes_frozen_mode_include_shape_with_attribute_locked:	 false               
detail.continue_after_large_design_rule_value_error     :	 false               
detail.cost_adjustment_during_redundant_via_insertion   :	 false               
detail.debug_check_cellmap_query_for_diodes             :	 false               
detail.debug_force_all_shapes_colored                   :	 false               
detail.default_diode_protection                         :	 0                   
detail.default_gate_diffusion_length                    :	 -1                  
detail.default_gate_size                                :	 -1                  
detail.default_nwell_size                               :	 -1                  
detail.default_port_external_antenna_area               :	 0                   
detail.default_port_external_gate_diffusion_length      :	 -1                  
detail.default_port_external_gate_size                  :	 -1                  
detail.default_port_external_nwell_size                 :	 -1                  
detail.detail_route_special_design_rule_fixing_stage    :	 late_routing        
detail.diagonal_min_width                               :	 true                
detail.diode_insertion_mode                             :	 new_and_spare       
detail.diode_libcell_names                              :	                     
detail.diode_preference                                 :	 none                
detail.disable_clip_grid                                :	 false               
detail.disable_non_prefer_routing_for_cut_layers        :	 false               
detail.disable_ropt_eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.drc_convergence_effort_level                     :	 medium              
detail.drc_threshold_to_skip_redundant_via_insertion_and_post_route_vio_fixing:	 2147483647          
detail.eco_max_number_of_iterations                     :	 -1                  
detail.eco_route_special_design_rule_fixing_stage       :	 late_routing        
detail.eco_route_use_soft_spacing_for_timing_optimization:	 false               
detail.elapsed_time_limit                               :	 -1                  
detail.enable_cut_check_for_fat_via_patch               :	 true                
detail.enable_diff_net_space_runtime_improvements       :	 5                   
detail.enable_diodes_selection_for_variable_row_heights :	 true                
detail.enable_end_off_preferred_grid_patching_on_fixed_shapes:	 false               
detail.enable_fast_via_enclosure_metal_width_drc_fix    :	 true                
detail.enable_fixing_selective_design_rule_violations_on_fixed_shapes:	 false               
detail.enable_layer_hopping_high_effort                 :	 false               
detail.enable_min_area_patch_between_fixed_shapes       :	 true                
detail.enable_min_area_patch_between_nearby_pins        :	 true                
detail.enable_min_area_patch_between_nearby_pins_2      :	 true                
detail.enable_min_area_patch_between_short_pins         :	 true                
detail.enable_min_max_layer_cost_adjustment             :	 false               
detail.enable_ndr_tapering_on_voltage_rule              :	 true                
detail.enable_negative_parallel_legnth_span_blocking    :	 false               
detail.enable_new_sav_coloring_check                    :	 true                
detail.enable_orientation_check_for_fat_via_patch       :	 true                
detail.enable_patch_clean_up_iteration                  :	 false               
detail.enable_patch_clean_up_iteration_ripup_reroute    :	 true                
detail.enable_patch_ripup_count_propagation             :	 true                
detail.enable_selective_design_rules_patching_on_fixed_shape_types_by_layer_names:	                     
detail.enable_separate_pgate_ngate_antenna_ratio_check  :	 false               
detail.enable_taper_with_optimal_default_via            :	 false               
detail.enable_timing_driven_patch                       :	 false               
detail.enable_via_surround_check_in_alt_via             :	 true                
detail.end_keepout_fixed_bias_patch_mode                :	 2                   
detail.end_keepout_patch_mode                           :	 0                   
detail.enforce_via_surround_matching_width_tracks       :	 false               
detail.enhance_via_ladder_samenet_intersection          :	 false               
detail.export_soft_secondary_pg_pin_cluster             :	 off                 
detail.fix_min_area_for_shapes_with_color_conflict_drcs :	 true                
detail.force_max_number_iterations                      :	 false               
detail.generate_extra_off_grid_pin_tracks               :	 false               
detail.generate_off_grid_feed_through_tracks            :	 low                 
detail.group_route_special_design_rule_fixing_stage     :	 late_routing        
detail.hop_layers_to_fix_antenna                        :	 true                
detail.ignore_contained_metal_for_via_based_metal_min_width:	 true                
detail.ignore_drc                                       :	 {same_net_metal_space false} {same_net_enclosed_cut_space false} {all_same_net_drc_for_frozen_net false}
detail.ignore_needs_fat_contact_drcs_from_far_off_shapes:	 true                
detail.improve_optimize_route_runtime                   :	 false               
detail.improve_secondary_pg_topology                    :	 false               
detail.incremental_detail_route_special_design_rule_fixing_stage:	 late_routing        
detail.insert_diodes_during_routing                     :	 false               
detail.insert_redundant_vias_layer_order_low_to_high    :	 false               
detail.keep_track_color_for_large_shape                 :	 false               
detail.macro_pin_antenna_mode                           :	 normal              
detail.max_antenna_pin_count                            :	 -1                  
detail.merge_gates_for_antenna                          :	 true                
detail.min_number_iterations_after_last_patch_clean_up_iteration:	 3                   
detail.ndr_layer_based_taper_distance_threshold         :	 -1                  
detail.obs_patch_threshold_by_layer_name                :	                     
detail.on_wire_track_width_threshold_by_layer_name      :	                     
detail.optimize_for_aprg                                :	 false               
detail.optimize_for_cuts_near_pg                        :	 false               
detail.optimize_for_macro_pin_offset                    :	 false               
detail.optimize_for_macro_pins                          :	 false               
detail.optimize_for_non_pref_dir_route                  :	 false               
detail.optimize_partition_size_for_drc                  :	 false               
detail.optimize_tie_off_effort_level                    :	 low                 
detail.optimize_wire_via_effort_level                   :	 low                 
detail.patch_clean_up_iteration_frequency               :	 5                   
detail.patch_clean_up_iterations                        :	                     
detail.patch_clean_up_max_number_iterations             :	 0                   
detail.patch_clean_up_reconnect_open_net                :	 false               
detail.patch_clean_up_trimming_only                     :	 false               
detail.pattern_must_join_check_on_user_secondary_pg     :	 false               
detail.pin_taper_mode                                   :	 default_width       
detail.port_antenna_mode                                :	 float               
detail.post_process_special_design_rule_fixing_stage    :	 late_routing        
detail.prevent_bridge_pattern                           :	 {secondary_pg false} {clock false}
detail.process_gate_area_of_pins_on_metal_layers        :	 false               
detail.process_min_edge_length_drc_fixing_on_overlap_shapes:	 false               
detail.process_min_edge_length_drc_fixing_on_wide_width_tracks:	 true                
detail.process_min_edge_length_drc_fixing_with_via_swapping:	 true                
detail.process_min_edge_length_drc_on_large_shapes      :	 false               
detail.process_min_length_on_shapes_with_other_drcs     :	 true                
detail.process_other_layer_patch_for_iso_dense_via_enclosure:	 true                
detail.process_other_layer_patch_for_iso_dense_via_enclosure_2:	 true                
detail.process_patchable_drcs_in_diode_insertion        :	 true                
detail.process_via_enclosure_based_max_length_drcs_on_long_wires:	 true                
detail.reject_input_vio_type_in_alt_via_try_mode        :	 true                
detail.repair_shorts_over_macros_effort_level           :	 off                 
detail.repair_shorts_over_macros_verbose                :	 false               
detail.report_antenna_for_must_join_port_root           :	 false               
detail.report_ignore_drc                                :	                     
detail.reuse_filler_locations_for_diodes                :	 true                
detail.route_guide_based_min_area_by_layer_name         :	                     
detail.save_after_iterations                            :	                     
detail.save_cell_prefix                                 :	 DR                  
detail.save_with_best_drc_after_iteration               :	 -1                  
detail.save_with_best_drc_cell_name                     :	 DR_itrBestDRC       
detail.save_with_best_drc_reduction_threshold           :	 30                  
detail.skip_antenna_fixing_for_nets                     :	                     
detail.skip_m0_pg_pins_only_cell_for_1cpp_cell_gap_analysis:	 false               
detail.skip_no_m0_shapes_cells_for_1cpp_cell_gap        :	 false               
detail.skip_obs_patch_for_cut_aware_min_length          :	 true                
detail.sparse_end_extension_for_via_enclosure_patch_threshold_by_layer_name:	                     
detail.speedup_secondary_pg_routing                     :	 true                
detail.threshold_adjustment_for_single_connection_to_pins:	 false               
detail.timing_driven                                    :	 true                
detail.top_layer_antenna_fix_threshold                  :	 -1                  
detail.topology_eco_effort_level                        :	 medium              
detail.trim_pin_spots_for_custom_via_cuts               :	 false               
detail.use_blockage_over_pin_via_for_fat_wire_via_enclosure:	 true                
detail.use_default_width_for_min_area_min_len_stub      :	 false               
detail.use_diode_prot_based_max_ratio_for_diode_mode_16 :	 false               
detail.use_layer_check_for_fat_via_patching             :	 true                
detail.use_lower_hierarchy_for_port_diodes              :	 false               
detail.use_wide_wire_effort_level                       :	 off                 
detail.use_wide_wire_to_input_pin                       :	 false               
detail.use_wide_wire_to_macro_pin                       :	 false               
detail.use_wide_wire_to_output_pin                      :	 false               
detail.use_wide_wire_to_pad_pin                         :	 same_as_macro_pin   
detail.use_wide_wire_to_port                            :	 same_as_macro_pin   
detail.user_defined_partition                           :	                     
detail.var_spacing_to_same_net                          :	 false               
detail.via_ladder_ndr_mode                              :	 full                
detail.via_ladder_upper_layer_via_connection_mode       :	 above               
detail.write_voltage_area_drcs_to_error_data_file       :	 true                

Printing options for 'route.auto_via_ladder.*'
auto_via_ladder.allow_drcs                              :	 false               
auto_via_ladder.allow_patching                          :	 false               
auto_via_ladder.allow_samenet_intersection              :	 false               
auto_via_ladder.allow_via_array_as_single_cut           :	 false               
auto_via_ladder.apply_app_options_to_insert_via_ladders_command:	 false               
auto_via_ladder.auto_stagger                            :	 false               
auto_via_ladder.auto_stagger_for_em_via_ladder_max_number_stagger_tracks_per_level:	 15                  
auto_via_ladder.auto_stagger_max_number_stagger_tracks_per_level:	 9                   
auto_via_ladder.bias_top_layer_to_samenet_connection    :	 false               
auto_via_ladder.check_drcs_on_existing_via_ladders      :	 false               
auto_via_ladder.clean                                   :	 false               
auto_via_ladder.connect_within_metal                    :	 false               
auto_via_ladder.connect_within_metal_for_em_via_ladder  :	 same_as_global      
auto_via_ladder.connect_within_metal_for_via_ladder     :	 same_as_global      
auto_via_ladder.connect_within_pin_mode                 :	 {all off} {via_ladder off} {pattern_must_join off}
auto_via_ladder.default_width_ndr_promotable_on_nonreserved_tracks:	 true                
auto_via_ladder.enable_em_to_performance_via_ladder_update:	 false               
auto_via_ladder.force_shifted_vias_flush_with_line_ends :	 true                
auto_via_ladder.generate_center_track_on_off_grid_pattern_must_join_pin_shapes:	 false               
auto_via_ladder.generate_track_width_by_layer_name      :	                     
auto_via_ladder.ignore_min_max_layer_constraints        :	 false               
auto_via_ladder.ignore_rippable_shapes                  :	 false               
auto_via_ladder.ignore_routing_shape_drcs               :	 false               
auto_via_ladder.ndr_mode                                :	 full                
auto_via_ladder.ndr_on_top_layer_only                   :	 false               
auto_via_ladder.pattern_must_join_max_number_stagger_tracks:	                     
auto_via_ladder.pattern_must_join_over_pin_layer        :	 1                   
auto_via_ladder.pin_access_aware                        :	 true                
auto_via_ladder.relax_line_end_via_enclosure_rule       :	 false               
auto_via_ladder.relax_pin_layer_metal_spacing_rules     :	 false               
auto_via_ladder.remove_routing_shapes_below_net_via_ladder_top_layer:	 false               
auto_via_ladder.report_all_via_ladders                  :	 true                
auto_via_ladder.shift_vias_on_transition_layers         :	 false               
auto_via_ladder.strictly_honor_cut_table                :	 false               
auto_via_ladder.top_layer_to_samenet_min_nonzero_distance:	 0                   
auto_via_ladder.update_during_route                     :	 false               
auto_via_ladder.update_on_route_eco_nets_only           :	 false               
auto_via_ladder.update_on_route_group_nets_only         :	 false               
auto_via_ladder.update_pattern_must_join_during_route   :	 true                
auto_via_ladder.user_debug                              :	 false               
auto_via_ladder.verbose                                 :	 false               


Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked	1/49 Partitions, Violations =	0
Checked	2/49 Partitions, Violations =	0
Checked	3/49 Partitions, Violations =	0
Checked	4/49 Partitions, Violations =	0
Checked	5/49 Partitions, Violations =	0
Checked	6/49 Partitions, Violations =	0
Checked	7/49 Partitions, Violations =	0
Checked	8/49 Partitions, Violations =	0
Checked	9/49 Partitions, Violations =	0
Checked	10/49 Partitions, Violations =	0
Checked	11/49 Partitions, Violations =	0
Checked	12/49 Partitions, Violations =	0
Checked	13/49 Partitions, Violations =	0
Checked	14/49 Partitions, Violations =	0
Checked	15/49 Partitions, Violations =	0
Checked	16/49 Partitions, Violations =	0
Checked	17/49 Partitions, Violations =	0
Checked	18/49 Partitions, Violations =	0
Checked	19/49 Partitions, Violations =	0
Checked	20/49 Partitions, Violations =	0
Checked	21/49 Partitions, Violations =	0
Checked	22/49 Partitions, Violations =	0
Checked	23/49 Partitions, Violations =	0
Checked	24/49 Partitions, Violations =	0
Checked	25/49 Partitions, Violations =	0
Checked	26/49 Partitions, Violations =	0
Checked	27/49 Partitions, Violations =	0
Checked	28/49 Partitions, Violations =	0
Checked	29/49 Partitions, Violations =	0
Checked	30/49 Partitions, Violations =	0
Checked	31/49 Partitions, Violations =	0
Checked	32/49 Partitions, Violations =	0
Checked	33/49 Partitions, Violations =	0
Checked	34/49 Partitions, Violations =	0
Checked	35/49 Partitions, Violations =	0
Checked	36/49 Partitions, Violations =	0
Checked	37/49 Partitions, Violations =	0
Checked	38/49 Partitions, Violations =	0
Checked	39/49 Partitions, Violations =	0
Checked	40/49 Partitions, Violations =	0
Checked	41/49 Partitions, Violations =	0
Checked	42/49 Partitions, Violations =	0
Checked	43/49 Partitions, Violations =	0
Checked	44/49 Partitions, Violations =	0
Checked	45/49 Partitions, Violations =	0
Checked	46/49 Partitions, Violations =	0
Checked	47/49 Partitions, Violations =	0
Checked	48/49 Partitions, Violations =	0
Checked	49/49 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:14 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:01:04 total=0:01:04
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  174  Alloctr  179  Proc 6866 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



begin full chip DRC detailed report


end full chip DRC detailed report


Total Wire Length =                    1070456 micron
Total Number of Contacts =             441877
Total Number of Wires =                453244
Total Number of PtConns =              25409
Total Number of Routed Wires =       453244
Total Routed Wire Length =           1067528 micron
Total Number of Routed Contacts =       441877
	Layer                 M1 :      34588 micron
	Layer                 M2 :     323319 micron
	Layer                 M3 :     312949 micron
	Layer                 M4 :     190008 micron
	Layer                 M5 :     175969 micron
	Layer                 M6 :      33624 micron
	Layer                 M7 :          0 micron
	Layer                 M8 :          0 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via            VIA56SQ_C :       3666
	Via            VIA45SQ_C :         14
	Via       VIA45SQ_C(rot) :      22995
	Via            VIA34SQ_C :      41590
	Via       VIA34SQ_C(rot) :        398
	Via            VIA23SQ_C :       2695
	Via       VIA23SQ_C(rot) :     181179
	Via           VIA23BAR_C :          1
	Via      VIA23BAR_C(rot) :          2
	Via             VIA23BAR :          2
	Via   VIA23SQ_C(rot)_1x2 :         80
	Via     VIA23SQ(rot)_1x2 :        212
	Via          VIA23SQ_1x2 :          2
	Via            VIA12SQ_C :      47317
	Via       VIA12SQ_C(rot) :       1238
	Via           VIA12BAR_C :      49520
	Via      VIA12BAR_C(rot) :       1237
	Via             VIA12BAR :        584
	Via        VIA12BAR(rot) :       3588
	Via        VIA12SQ_C_2x1 :      57462
	Via   VIA12SQ_C(rot)_1x2 :        140
	Via   VIA12SQ_C(rot)_2x1 :         22
	Via        VIA12SQ_C_1x2 :          3
	Via          VIA12SQ_2x1 :      22351
	Via     VIA12SQ(rot)_1x2 :       5569
	Via     VIA12SQ(rot)_2x1 :          7
	Via          VIA12SQ_1x2 :          2
	Via     VIA12SQ(rot)_1x4 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 19.43% (85851 / 441877 vias)
 
    Layer VIA1       = 45.26% (85557  / 189041  vias)
        Weight 1     = 45.26% (85557   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 54.74% (103484  vias)
    Layer VIA2       =  0.16% (294    / 184173  vias)
        Weight 1     =  0.16% (294     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.84% (183879  vias)
    Layer VIA3       =  0.00% (0      / 41988   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (41988   vias)
    Layer VIA4       =  0.00% (0      / 23009   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (23009   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3666    vias)
 
  Total double via conversion rate    = 19.43% (85851 / 441877 vias)
 
    Layer VIA1       = 45.26% (85557  / 189041  vias)
    Layer VIA2       =  0.16% (294    / 184173  vias)
    Layer VIA3       =  0.00% (0      / 41988   vias)
    Layer VIA4       =  0.00% (0      / 23009   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
 
  The optimized via conversion rate based on total routed via count = 19.43% (85851 / 441877 vias)
 
    Layer VIA1       = 45.26% (85557  / 189041  vias)
        Weight 1     = 45.26% (85557   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 54.74% (103484  vias)
    Layer VIA2       =  0.16% (294    / 184173  vias)
        Weight 1     =  0.16% (294     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.84% (183879  vias)
    Layer VIA3       =  0.00% (0      / 41988   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (41988   vias)
    Layer VIA4       =  0.00% (0      / 23009   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (23009   vias)
    Layer VIA5       =  0.00% (0      / 3666    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3666    vias)
 


Verify Summary:

Total number of nets = 54750, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


#################################################################
#        Send the PnR Results to Output Directory for PT        #	
#################################################################
write_verilog ../output/icc2/MYTOP.v
1
write_sdc -output ../output/icc2/MYTOP.sdc
Information: The command 'write_sdc' cleared the undo history. (UNDO-016)
1
write_parasitics -output ../output/icc2/MYTOP.spef
Information: Design MYTOP has 54750 nets, 0 global routed, 54748 detail routed. (NEX-024)
NEX: extract design MYTOP
Information: batch extract takes 0.00 seconds, elapse 0.00 seconds (NEX-015)
Information: The stitching and editing of coupling caps is turned OFF for design 'MYLIB:MYTOP/route_opt.design'. (TIM-125)
NEX: write corner ID 0 parasitics to ../output/icc2/MYTOP.spef.maxTLU_125.spef 
spefName ../output/icc2/MYTOP.spef.maxTLU_125.spef, corner name default 
NEX: write corner ID 1 parasitics to ../output/icc2/MYTOP.spef.minTLU_125.spef 
spefName ../output/icc2/MYTOP.spef.minTLU_125.spef, corner name default 
NEX:Warning write_parasitics supports only Ohm and kOhm as user resistance unit not 1MOhm, we force to set it Ohm.Information: SPEF output -mt with 8 threads (NEX-014)
###############################
#       Exit ICC2 Shell       #
###############################
exitMaximum memory usage for this session: 2740.15 MB
Maximum memory usage for this session including child processes: 2740.15 MB
CPU usage for this session:   5577 seconds (  1.55 hours)
Elapsed time for this session:   1653 seconds (  0.46 hours)
Thank you for using IC Compiler II.
