<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>www.ost.ch</spirit:vendor>
  <spirit:library>flink</spirit:library>
  <spirit:name>dacad5668Device</spirit:name>
  <spirit:version>1.1</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_MEMORY_SIZE</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_MEMORY_SIZE" spirit:choiceRef="choice_list_ac3b832e">64</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_mem</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>memory</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_MEM.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_MEM.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>dacad5668Device_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7070837c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>331d9f7d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d47be580</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>osl_LDAC_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>osl_CLR_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>osl_sclk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>osl_ss</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>osl_mosi</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s00_axi_awid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s00_axi_bid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s00_axi_arid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s00_axi_rid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ID_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ID WIDTH</spirit:displayName>
        <spirit:description>Width of ID for for write address, write data, read address and read data</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ID_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_S00_AXI_ID_WIDTH&apos;))))" spirit:order="3" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="4" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="5" spirit:rangeType="long">12</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>base_clk</spirit:name>
        <spirit:displayName>Base Clk</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.base_clk">125000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="STD_LOGIC_VECTOR(31 downto 0)">
        <spirit:name>unique_id</spirit:name>
        <spirit:displayName>Unique Id</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.unique_id" spirit:bitStringLength="32">0x00000070</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>sclk_frequency</spirit:name>
        <spirit:displayName>Sclk Frequency</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.sclk_frequency">8000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="STD_LOGIC">
        <spirit:name>internal_reference</spirit:name>
        <spirit:displayName>Internal Reference</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.internal_reference" spirit:bitStringLength="1">&quot;1&quot;</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_ac3b832e</spirit:name>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>256</spirit:enumeration>
      <spirit:enumeration>512</spirit:enumeration>
      <spirit:enumeration>1024</spirit:enumeration>
      <spirit:enumeration>2048</spirit:enumeration>
      <spirit:enumeration>4096</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../../functionalBlocks/spi_master/src/spi_master.m.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../functionalBlocks/dacad5668/src/dacad5668.m.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../fLink/core/flink_definitions.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/dacad5668Device_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/dacad5668Device.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_7fe67d5a</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/dacad5668Device_v1_1.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_331d9f7d</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>flink DAC subdevice for ad5668</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ID_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ID WIDTH</spirit:displayName>
      <spirit:description>Width of ID for for write address, write data, read address and read data</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ID_WIDTH" spirit:order="3" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="4">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="5" spirit:minimum="0" spirit:maximum="12" spirit:rangeType="long">12</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="11" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="12" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">dacad5668Device_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>base_clk</spirit:name>
      <spirit:displayName>Base Clock Frequency</spirit:displayName>
      <spirit:description>Clock frequency of the FPGA</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.base_clk">125000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>unique_id</spirit:name>
      <spirit:displayName>Unique Id</spirit:displayName>
      <spirit:description>Unique ID to identify different flink components</spirit:description>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.unique_id" spirit:bitStringLength="32">0x00000070</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>sclk_frequency</spirit:name>
      <spirit:displayName>Sclk Frequency</spirit:displayName>
      <spirit:description>Serial clock frequency</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.sclk_frequency">8000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>internal_reference</spirit:name>
      <spirit:displayName>Internal Reference</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.internal_reference" spirit:bitStringLength="1">&quot;1&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BUSER_WIDTH</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BUSER_WIDTH" spirit:bitStringLength="0"/>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_AWUSER_WIDTH</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_AWUSER_WIDTH"/>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ARUSER_WIDTH</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ARUSER_WIDTH"/>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_WUSER_WIDTH</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_WUSER_WIDTH"/>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_RUSER_WIDTH</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_RUSER_WIDTH"/>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/fLink/SubDevices</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>dacad5668Device</xilinx:displayName>
      <xilinx:vendorDisplayName>www.ost.ch</xilinx:vendorDisplayName>
      <xilinx:vendorURL>http://flink-project.ch</xilinx:vendorURL>
      <xilinx:coreRevision>27</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:dacad5668Device:1.0</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>www.ntb.ch:fLink:dacad5668Device:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2021-08-24T09:01:20Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cdeae7a_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device/dacad5668Device_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd1ceec_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@682e40f2_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c95f5df_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd2dae8_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73e1c23e_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f085cfe_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f823e91_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54331736_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29d2e6f4_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a6acae_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@323aac84_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d6e0eba_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e7d509d_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4efcf219_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7810cd23_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e31d3d6_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7047913b_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@341b70d6_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d6a51cd_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@777074d7_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1faf17b5_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47c13d21_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42904922_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ee15182_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c94aaf_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ee6e62e_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37956bf7_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fc7491_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@727733ac_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a55e333_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@513ac550_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed4496b_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a56e58c_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b4683c_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20ec818_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fe5a1b2_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@243d6098_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f900d5d_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@597261fd_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71572467_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8826f15_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ee03c38_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e7422fb_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19f8faaa_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e8b4548_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9589c3_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69884474_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@beb2db3_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45430fd1_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f1289c2_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24ffc800_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d71eeab_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5685cfa9_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fc21a83_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb374e_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@294e7750_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b3aafae_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62b2714f_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5efd3dbe_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41b220bc_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5219fe04_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66686b56_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a9443b3_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@387cf8a3_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60882ec2_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7486d758_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63296a80_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b3febe9_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d888d12_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@389b2047_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@df2ace_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f1288cf_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3383e59b_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b60b7fe_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1172814_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@253ef027_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a1693ea_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cbce621_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c133f6f_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39776e0_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70780753_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a890f7a_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3010f824_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f418951_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36fe3ceb_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dfab27e_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ae5dbda_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@698ed72_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@347d7a24_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@465a6471_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@758bc559_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6522e5ca_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ff34195_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@adb77f3_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8ff02d_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30c9d919_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e20f3f4_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@769ec86d_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@477d73d5_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23582347_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5213539f_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12b0eb7e_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f6791e7_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ba0883_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19fa5bb4_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@364d2a40_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ee67b05_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e96be3_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46d98f12_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49beb29a_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5652d0ab_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11d141b3_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d6c1768_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49b2cf56_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be24133_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@250ebb24_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bc40646_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@311d649_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51731ff0_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bc4140d_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f1bdc9_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f146ff6_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f036b3a_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ba15dc_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bcce224_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b43f618_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18cee939_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33bfb7a9_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6466457e_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24f1416e_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53c18ed_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52f8b0e7_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@436888a8_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a0b35_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e5e75e3_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@504fc347_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@101ca317_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18a4a576_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e34d47_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@427c9ced_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31bed9eb_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25d45d72_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50372cd8_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42ba6987_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13936a76_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ae46ac9_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f490e81_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7871dab1_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e18285_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2320a479_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@192a7de0_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e3f049b_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34015cff_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@541691fc_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c3cd81_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76453495_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cd74b3e_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2367f0b2_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c6e8c2_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b02fb84_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a33cf26_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3561050_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@360c70f6_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@721e9cc8_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49b54565_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@631e24ea_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@561979ca_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@223bfa43_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6880f5d9_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6220f0a1_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b3fed4d_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48fd2938_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2696775_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cb9ad4_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@151c4362_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b89e8bf_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@551a431b_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@645ec334_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55378adb_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ec4d46d_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bd25a11_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bb68a72_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25a23ab4_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65a9c133_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e5b1e5a_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b70b90_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b7828bc_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@773a1526_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68e0047e_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e9427f_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d08f962_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27de304b_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@82c7e0a_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21485198_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38560a6b_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b05ecaf_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72555a1c_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3109d157_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eff9e4c_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@394f005a_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@647368a9_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@739d9b3b_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4494d463_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578cfcc3_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3176ec20_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22b600e2_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1288f353_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@682f12eb_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@410fb4eb_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77a6594d_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@795c4c1f_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f321598_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@672a6120_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26df3e3b_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b9c574_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b0215ad_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@331e6d9f_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4332cdbd_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35c38d9c_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79ca8fa5_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ffac27a_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e15139e_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5edc0393_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12b903e6_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e405b0_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f548042_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20172205_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bc3f6b7_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20ad815b_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a619699_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@724ea7d2_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bb80999_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@521a6de4_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46b4a6df_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bd4c97d_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3955470_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c0ffbd9_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e31182b_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35dae376_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69e7b2a9_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21eff466_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f28d5cf_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23e70089_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@665ade2c_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58b92b20_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b3a75b0_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34cd2535_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f367974_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31280a32_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7db8c29b_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@382b6d48_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1af74e7e_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cdf7829_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5067755b_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d602497_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1771c8e5_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2df4e4e_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@386ff813_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fd93f9a_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44817b12_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dcff897_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a9b2183_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1265b3d2_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@405ca75a_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6758926b_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f58824a_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19bd9e16_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54231945_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2be6d805_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bec916b_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9186771_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47120803_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4518d114_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62970a52_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46287de9_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46d44cec_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@681a5f86_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ad05fc_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b1b1654_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e4e0f46_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5337c3a7_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@274793ac_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d7b0b05_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e655427_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@142afa9d_ARCHIVE_LOCATION">f:/Checkouts/flinkvhdl/axiComponents/subDevices/dacad5668Device</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="72808943"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="6d4dae05"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="6a59bf9a"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="c12ae7de"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="c7b529c6"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="b8e1648d"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
