{"Source Block": ["verilog-ethernet/rtl/ip_eth_rx_64.v@135:145@HdlIdDef", "reg store_last_word;\n\nreg flush_save;\nreg transfer_in_save;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [31:0] hdr_sum_temp;\nreg [31:0] hdr_sum_reg = 0, hdr_sum_next;\nreg check_hdr_reg = 0, check_hdr_next;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/ip_eth_rx_64.v@135:145", "reg store_last_word;\n\nreg flush_save;\nreg transfer_in_save;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [31:0] hdr_sum_temp;\nreg [31:0] hdr_sum_reg = 0, hdr_sum_next;\nreg check_hdr_reg = 0, check_hdr_next;\n\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@127:137", "reg store_last_word;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg flush_save;\nreg transfer_in_save;\n\nreg [31:0] hdr_sum_temp;\nreg [31:0] hdr_sum_reg = 0, hdr_sum_next;\n\nreg [63:0] last_word_data_reg = 0;\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@138:148", "reg transfer_in_save;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [31:0] hdr_sum_temp;\nreg [31:0] hdr_sum_reg = 0, hdr_sum_next;\nreg check_hdr_reg = 0, check_hdr_next;\n\nreg [63:0] last_word_data_reg = 0;\nreg [7:0] last_word_keep_reg = 0;\n\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@133:143", "reg store_hdr_word_1;\nreg store_hdr_word_2;\nreg store_last_word;\n\nreg flush_save;\nreg transfer_in_save;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [31:0] hdr_sum_temp;\nreg [31:0] hdr_sum_reg = 0, hdr_sum_next;\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@137:147", "reg flush_save;\nreg transfer_in_save;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [31:0] hdr_sum_temp;\nreg [31:0] hdr_sum_reg = 0, hdr_sum_next;\nreg check_hdr_reg = 0, check_hdr_next;\n\nreg [63:0] last_word_data_reg = 0;\nreg [7:0] last_word_keep_reg = 0;\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@138:148", "reg transfer_in_save;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [31:0] hdr_sum_temp;\nreg [31:0] hdr_sum_reg = 0, hdr_sum_next;\nreg check_hdr_reg = 0, check_hdr_next;\n\nreg [63:0] last_word_data_reg = 0;\nreg [7:0] last_word_keep_reg = 0;\n\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@129:139", "reg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg flush_save;\nreg transfer_in_save;\n\nreg [31:0] hdr_sum_temp;\nreg [31:0] hdr_sum_reg = 0, hdr_sum_next;\n\nreg [63:0] last_word_data_reg = 0;\nreg [7:0] last_word_keep_reg = 0;\n\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@126:136", "reg store_ip_hdr;\nreg store_last_word;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg flush_save;\nreg transfer_in_save;\n\nreg [31:0] hdr_sum_temp;\nreg [31:0] hdr_sum_reg = 0, hdr_sum_next;\n\n"]], "Diff Content": {"Delete": [[140, "reg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n"]], "Add": [[140, "reg [15:0] frame_ptr_reg = 16'd0, frame_ptr_next;\n"]]}}