{
	"name": "logical_equivalence_operator_sim",
	"filename": "11.4.7--logical_equiv_operator_{2}.sv",
	"template": [
		"/*",
		":name: logical_equiv_operator_sim_{2}",
		":description: logical equivalence operator test in simulation",
		":type: simulation elaboration parsing",
		":tags: 11.4.7",
		"*/",
		"module top();",
		"wire a;",
		"wire b;",
		"wire c;",
		"assign a = {0};",
		"assign b = {1};",
		"assign c = a <-> b;",
		"final begin",
		"    $display(\":assert: ((%s) == %d)\", \"(((not {0}) or {1}) and ((not {1}) or {0}))\", c);",
		"end",
		"endmodule"
	],
	"values": [
		["0", "0"],
		["0", "1"],
		["1", "0"],
		["1", "1"]
	]
}
