# 32-bit-Pipelined-RISC-V-Processor
Design a 32-bit processor based on RISC-V ISA with 5-stage pipeline architecture. Implemented a Forwarding Unit and a Hazard Detection to address Data/Control Hazards.
