{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645307578028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645307578039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 19 22:52:57 2022 " "Processing started: Sat Feb 19 22:52:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645307578039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307578039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off e_my_calculator -c e_my_calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off e_my_calculator -c e_my_calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307578039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645307578335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645307578335 ""}
{ "Warning" "WSGN_SEARCH_FILE" "e_my_calculator.vhd 2 1 " "Using design file e_my_calculator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_my_calculator-a_my_Calculator " "Found design unit 1: e_my_calculator-a_my_Calculator" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645307585843 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_my_calculator " "Found entity 1: e_my_calculator" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645307585843 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1645307585843 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "e_my_calculator " "Elaborating entity \"e_my_calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR e_my_calculator.vhd(9) " "VHDL Signal Declaration warning at e_my_calculator.vhd(9): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "slv_out_unsigned e_my_calculator.vhd(21) " "VHDL Signal Declaration warning at e_my_calculator.vhd(21): used implicit default value for signal \"slv_out_unsigned\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "slv_reset e_my_calculator.vhd(88) " "VHDL Signal Declaration warning at e_my_calculator.vhd(88): used explicit default value for signal \"slv_reset\" because signal was never assigned a value" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 88 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slv_operand_1 e_my_calculator.vhd(95) " "Verilog HDL or VHDL warning at e_my_calculator.vhd(95): object \"slv_operand_1\" assigned a value but never read" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slv_operand_2 e_my_calculator.vhd(95) " "Verilog HDL or VHDL warning at e_my_calculator.vhd(95): object \"slv_operand_2\" assigned a value but never read" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r_digit_0 e_my_calculator.vhd(100) " "VHDL Signal Declaration warning at e_my_calculator.vhd(100): used implicit default value for signal \"r_digit_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r_digit_1 e_my_calculator.vhd(100) " "VHDL Signal Declaration warning at e_my_calculator.vhd(100): used implicit default value for signal \"r_digit_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r_digit_2 e_my_calculator.vhd(100) " "VHDL Signal Declaration warning at e_my_calculator.vhd(100): used implicit default value for signal \"r_digit_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slv_result_store e_my_calculator.vhd(102) " "Verilog HDL or VHDL warning at e_my_calculator.vhd(102): object \"slv_result_store\" assigned a value but never read" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_switch_input e_my_calculator.vhd(139) " "VHDL Process Statement warning at e_my_calculator.vhd(139): signal \"slv_switch_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_digit_1 e_my_calculator.vhd(141) " "VHDL Process Statement warning at e_my_calculator.vhd(141): signal \"slv_digit_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_switch_input e_my_calculator.vhd(147) " "VHDL Process Statement warning at e_my_calculator.vhd(147): signal \"slv_switch_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_switch_input e_my_calculator.vhd(155) " "VHDL Process Statement warning at e_my_calculator.vhd(155): signal \"slv_switch_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_switch_input e_my_calculator.vhd(163) " "VHDL Process Statement warning at e_my_calculator.vhd(163): signal \"slv_switch_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_push_btn_input e_my_calculator.vhd(171) " "VHDL Process Statement warning at e_my_calculator.vhd(171): signal \"slv_push_btn_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "slv_enable_1 e_my_calculator.vhd(135) " "VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable \"slv_enable_1\", which holds its previous value in one or more paths through the process" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "slv_enable_2 e_my_calculator.vhd(135) " "VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable \"slv_enable_2\", which holds its previous value in one or more paths through the process" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "slv_enable_3 e_my_calculator.vhd(135) " "VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable \"slv_enable_3\", which holds its previous value in one or more paths through the process" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "slv_enable_4 e_my_calculator.vhd(135) " "VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable \"slv_enable_4\", which holds its previous value in one or more paths through the process" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "slv_enable_5 e_my_calculator.vhd(135) " "VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable \"slv_enable_5\", which holds its previous value in one or more paths through the process" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "slv_enable_6 e_my_calculator.vhd(135) " "VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable \"slv_enable_6\", which holds its previous value in one or more paths through the process" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "slv_enable_7 e_my_calculator.vhd(135) " "VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable \"slv_enable_7\", which holds its previous value in one or more paths through the process" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "slv_enable_8 e_my_calculator.vhd(135) " "VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable \"slv_enable_8\", which holds its previous value in one or more paths through the process" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "slv_enable_9 e_my_calculator.vhd(135) " "VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable \"slv_enable_9\", which holds its previous value in one or more paths through the process" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "slv_enable_10 e_my_calculator.vhd(135) " "VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable \"slv_enable_10\", which holds its previous value in one or more paths through the process" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "slv_start_operation e_my_calculator.vhd(135) " "VHDL Process Statement warning at e_my_calculator.vhd(135): inferring latch(es) for signal or variable \"slv_start_operation\", which holds its previous value in one or more paths through the process" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_start_operation e_my_calculator.vhd(135) " "Inferred latch for \"slv_start_operation\" at e_my_calculator.vhd(135)" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_enable_10 e_my_calculator.vhd(135) " "Inferred latch for \"slv_enable_10\" at e_my_calculator.vhd(135)" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_enable_9 e_my_calculator.vhd(135) " "Inferred latch for \"slv_enable_9\" at e_my_calculator.vhd(135)" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_enable_8 e_my_calculator.vhd(135) " "Inferred latch for \"slv_enable_8\" at e_my_calculator.vhd(135)" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_enable_7 e_my_calculator.vhd(135) " "Inferred latch for \"slv_enable_7\" at e_my_calculator.vhd(135)" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_enable_6 e_my_calculator.vhd(135) " "Inferred latch for \"slv_enable_6\" at e_my_calculator.vhd(135)" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_enable_5 e_my_calculator.vhd(135) " "Inferred latch for \"slv_enable_5\" at e_my_calculator.vhd(135)" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_enable_4 e_my_calculator.vhd(135) " "Inferred latch for \"slv_enable_4\" at e_my_calculator.vhd(135)" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_enable_3 e_my_calculator.vhd(135) " "Inferred latch for \"slv_enable_3\" at e_my_calculator.vhd(135)" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_enable_2 e_my_calculator.vhd(135) " "Inferred latch for \"slv_enable_2\" at e_my_calculator.vhd(135)" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_enable_1 e_my_calculator.vhd(135) " "Inferred latch for \"slv_enable_1\" at e_my_calculator.vhd(135)" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585853 "|e_my_calculator"}
{ "Warning" "WSGN_SEARCH_FILE" "e_finite_sm.vhd 2 1 " "Using design file e_finite_sm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_finite_sm-a_finite_sm " "Found design unit 1: e_finite_sm-a_finite_sm" {  } { { "e_finite_sm.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_finite_sm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645307585863 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_finite_sm " "Found entity 1: e_finite_sm" {  } { { "e_finite_sm.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_finite_sm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645307585863 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1645307585863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_finite_sm e_finite_sm:finite_state_machine " "Elaborating entity \"e_finite_sm\" for hierarchy \"e_finite_sm:finite_state_machine\"" {  } { { "e_my_calculator.vhd" "finite_state_machine" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645307585863 ""}
{ "Warning" "WSGN_SEARCH_FILE" "e_convert_sw_to_integer.vhd 2 1 " "Using design file e_convert_sw_to_integer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_convert_sw_to_integer-a_convert_sw_to_integer " "Found design unit 1: e_convert_sw_to_integer-a_convert_sw_to_integer" {  } { { "e_convert_sw_to_integer.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_convert_sw_to_integer.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645307585873 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_convert_sw_to_integer " "Found entity 1: e_convert_sw_to_integer" {  } { { "e_convert_sw_to_integer.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_convert_sw_to_integer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645307585873 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1645307585873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_convert_sw_to_integer e_convert_sw_to_integer:convert_digit " "Elaborating entity \"e_convert_sw_to_integer\" for hierarchy \"e_convert_sw_to_integer:convert_digit\"" {  } { { "e_my_calculator.vhd" "convert_digit" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645307585873 ""}
{ "Warning" "WSGN_SEARCH_FILE" "e_combine_int.vhd 2 1 " "Using design file e_combine_int.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_combine_int-a_combine_int " "Found design unit 1: e_combine_int-a_combine_int" {  } { { "e_combine_int.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_combine_int.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645307585884 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_combine_int " "Found entity 1: e_combine_int" {  } { { "e_combine_int.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_combine_int.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645307585884 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1645307585884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_combine_int e_combine_int:combine_digits_1 " "Elaborating entity \"e_combine_int\" for hierarchy \"e_combine_int:combine_digits_1\"" {  } { { "e_my_calculator.vhd" "combine_digits_1" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645307585884 ""}
{ "Warning" "WSGN_SEARCH_FILE" "e_flipflop.vhd 2 1 " "Using design file e_flipflop.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_flipflop-a_flipflop " "Found design unit 1: e_flipflop-a_flipflop" {  } { { "e_flipflop.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_flipflop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645307585895 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_flipflop " "Found entity 1: e_flipflop" {  } { { "e_flipflop.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_flipflop.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645307585895 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1645307585895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_flipflop e_flipflop:flip_flop_1 " "Elaborating entity \"e_flipflop\" for hierarchy \"e_flipflop:flip_flop_1\"" {  } { { "e_my_calculator.vhd" "flip_flop_1" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645307585895 ""}
{ "Warning" "WSGN_SEARCH_FILE" "e_7_seg.vhd 2 1 " "Using design file e_7_seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_7_seg-a_7_seg " "Found design unit 1: e_7_seg-a_7_seg" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645307585905 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_7_seg " "Found entity 1: e_7_seg" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645307585905 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1645307585905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_7_seg e_7_seg:HEX_1 " "Elaborating entity \"e_7_seg\" for hierarchy \"e_7_seg:HEX_1\"" {  } { { "e_my_calculator.vhd" "HEX_1" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645307585905 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "slv_0 e_7_seg.vhd(20) " "VHDL Signal Declaration warning at e_7_seg.vhd(20): used explicit default value for signal \"slv_0\" because signal was never assigned a value" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645307585905 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "slv_1 e_7_seg.vhd(21) " "VHDL Signal Declaration warning at e_7_seg.vhd(21): used explicit default value for signal \"slv_1\" because signal was never assigned a value" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645307585905 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "slv_2 e_7_seg.vhd(22) " "VHDL Signal Declaration warning at e_7_seg.vhd(22): used explicit default value for signal \"slv_2\" because signal was never assigned a value" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645307585905 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "slv_3 e_7_seg.vhd(23) " "VHDL Signal Declaration warning at e_7_seg.vhd(23): used explicit default value for signal \"slv_3\" because signal was never assigned a value" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645307585905 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "slv_4 e_7_seg.vhd(24) " "VHDL Signal Declaration warning at e_7_seg.vhd(24): used explicit default value for signal \"slv_4\" because signal was never assigned a value" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645307585905 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "slv_5 e_7_seg.vhd(25) " "VHDL Signal Declaration warning at e_7_seg.vhd(25): used explicit default value for signal \"slv_5\" because signal was never assigned a value" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645307585905 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "slv_6 e_7_seg.vhd(26) " "VHDL Signal Declaration warning at e_7_seg.vhd(26): used explicit default value for signal \"slv_6\" because signal was never assigned a value" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645307585905 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "slv_7 e_7_seg.vhd(27) " "VHDL Signal Declaration warning at e_7_seg.vhd(27): used explicit default value for signal \"slv_7\" because signal was never assigned a value" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645307585905 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "slv_8 e_7_seg.vhd(28) " "VHDL Signal Declaration warning at e_7_seg.vhd(28): used explicit default value for signal \"slv_8\" because signal was never assigned a value" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645307585905 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "slv_9 e_7_seg.vhd(29) " "VHDL Signal Declaration warning at e_7_seg.vhd(29): used explicit default value for signal \"slv_9\" because signal was never assigned a value" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645307585905 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "slv_X e_7_seg.vhd(30) " "VHDL Signal Declaration warning at e_7_seg.vhd(30): used explicit default value for signal \"slv_X\" because signal was never assigned a value" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1645307585905 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_0 e_7_seg.vhd(43) " "VHDL Process Statement warning at e_7_seg.vhd(43): signal \"slv_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307585905 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_1 e_7_seg.vhd(45) " "VHDL Process Statement warning at e_7_seg.vhd(45): signal \"slv_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307585905 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_2 e_7_seg.vhd(47) " "VHDL Process Statement warning at e_7_seg.vhd(47): signal \"slv_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307585905 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_3 e_7_seg.vhd(49) " "VHDL Process Statement warning at e_7_seg.vhd(49): signal \"slv_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307585905 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_4 e_7_seg.vhd(51) " "VHDL Process Statement warning at e_7_seg.vhd(51): signal \"slv_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307585905 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_5 e_7_seg.vhd(53) " "VHDL Process Statement warning at e_7_seg.vhd(53): signal \"slv_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307585905 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_6 e_7_seg.vhd(55) " "VHDL Process Statement warning at e_7_seg.vhd(55): signal \"slv_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307585905 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_7 e_7_seg.vhd(57) " "VHDL Process Statement warning at e_7_seg.vhd(57): signal \"slv_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307585905 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_8 e_7_seg.vhd(59) " "VHDL Process Statement warning at e_7_seg.vhd(59): signal \"slv_8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307585905 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_9 e_7_seg.vhd(61) " "VHDL Process Statement warning at e_7_seg.vhd(61): signal \"slv_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307585905 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_X e_7_seg.vhd(63) " "VHDL Process Statement warning at e_7_seg.vhd(63): signal \"slv_X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_7_seg.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_7_seg.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307585905 "|e_my_calculator|e_7_seg:HEX_1"}
{ "Warning" "WSGN_SEARCH_FILE" "e_arithmetic_operations.vhd 2 1 " "Using design file e_arithmetic_operations.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_arithmetic_operations-a_arithmetic_operations " "Found design unit 1: e_arithmetic_operations-a_arithmetic_operations" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645307585915 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_arithmetic_operations " "Found entity 1: e_arithmetic_operations" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645307585915 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_arithmetic_operations e_arithmetic_operations:operation " "Elaborating entity \"e_arithmetic_operations\" for hierarchy \"e_arithmetic_operations:operation\"" {  } { { "e_my_calculator.vhd" "operation" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_start_operation e_arithmetic_operations.vhd(32) " "VHDL Process Statement warning at e_arithmetic_operations.vhd(32): signal \"slv_start_operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_push_btn e_arithmetic_operations.vhd(33) " "VHDL Process Statement warning at e_arithmetic_operations.vhd(33): signal \"slv_push_btn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_x e_arithmetic_operations.vhd(35) " "VHDL Process Statement warning at e_arithmetic_operations.vhd(35): signal \"slv_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_y e_arithmetic_operations.vhd(35) " "VHDL Process Statement warning at e_arithmetic_operations.vhd(35): signal \"slv_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_x e_arithmetic_operations.vhd(37) " "VHDL Process Statement warning at e_arithmetic_operations.vhd(37): signal \"slv_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_y e_arithmetic_operations.vhd(37) " "VHDL Process Statement warning at e_arithmetic_operations.vhd(37): signal \"slv_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_x e_arithmetic_operations.vhd(39) " "VHDL Process Statement warning at e_arithmetic_operations.vhd(39): signal \"slv_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_y e_arithmetic_operations.vhd(39) " "VHDL Process Statement warning at e_arithmetic_operations.vhd(39): signal \"slv_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_x e_arithmetic_operations.vhd(41) " "VHDL Process Statement warning at e_arithmetic_operations.vhd(41): signal \"slv_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slv_y e_arithmetic_operations.vhd(41) " "VHDL Process Statement warning at e_arithmetic_operations.vhd(41): signal \"slv_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "slv_out_unsigned e_arithmetic_operations.vhd(28) " "VHDL Process Statement warning at e_arithmetic_operations.vhd(28): inferring latch(es) for signal or variable \"slv_out_unsigned\", which holds its previous value in one or more paths through the process" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[0\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[0\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[1\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[1\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[2\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[2\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[3\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[3\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[4\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[4\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[5\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[5\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[6\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[6\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[7\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[7\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[8\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[8\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[9\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[9\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[10\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[10\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[11\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[11\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[12\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[12\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[13\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[13\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[14\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[14\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[15\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[15\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[16\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[16\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[17\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[17\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[18\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[18\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[19\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[19\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[20\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[20\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[21\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[21\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[22\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[22\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[23\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[23\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[24\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[24\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[25\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[25\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[26\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[26\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[27\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[27\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[28\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[28\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[29\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[29\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[30\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[30\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slv_out_unsigned\[31\] e_arithmetic_operations.vhd(28) " "Inferred latch for \"slv_out_unsigned\[31\]\" at e_arithmetic_operations.vhd(28)" {  } { { "e_arithmetic_operations.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_arithmetic_operations.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307585915 "|e_my_calculator|e_arithmetic_operations:operation"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slv_enable_1 " "Latch slv_enable_1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645307586257 ""}  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645307586257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slv_enable_2 " "Latch slv_enable_2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e_finite_sm:finite_state_machine\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal e_finite_sm:finite_state_machine\|WideOr0" {  } { { "e_finite_sm.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_finite_sm.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645307586267 ""}  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645307586267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slv_enable_3 " "Latch slv_enable_3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e_finite_sm:finite_state_machine\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal e_finite_sm:finite_state_machine\|WideOr0" {  } { { "e_finite_sm.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_finite_sm.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645307586267 ""}  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645307586267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "slv_enable_4 " "Latch slv_enable_4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e_finite_sm:finite_state_machine\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal e_finite_sm:finite_state_machine\|WideOr0" {  } { { "e_finite_sm.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_finite_sm.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645307586267 ""}  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645307586267 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[0\] GND " "Pin \"slv_out_unsigned\[0\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|slv_out_unsigned[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[1\] GND " "Pin \"slv_out_unsigned\[1\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|slv_out_unsigned[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[2\] GND " "Pin \"slv_out_unsigned\[2\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|slv_out_unsigned[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[3\] GND " "Pin \"slv_out_unsigned\[3\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|slv_out_unsigned[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[4\] GND " "Pin \"slv_out_unsigned\[4\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|slv_out_unsigned[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[5\] GND " "Pin \"slv_out_unsigned\[5\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|slv_out_unsigned[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[6\] GND " "Pin \"slv_out_unsigned\[6\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|slv_out_unsigned[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[7\] GND " "Pin \"slv_out_unsigned\[7\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|slv_out_unsigned[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[8\] GND " "Pin \"slv_out_unsigned\[8\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|slv_out_unsigned[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[9\] GND " "Pin \"slv_out_unsigned\[9\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|slv_out_unsigned[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[10\] GND " "Pin \"slv_out_unsigned\[10\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|slv_out_unsigned[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[11\] GND " "Pin \"slv_out_unsigned\[11\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|slv_out_unsigned[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[12\] GND " "Pin \"slv_out_unsigned\[12\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|slv_out_unsigned[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[13\] GND " "Pin \"slv_out_unsigned\[13\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|slv_out_unsigned[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[14\] GND " "Pin \"slv_out_unsigned\[14\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|slv_out_unsigned[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slv_out_unsigned\[15\] GND " "Pin \"slv_out_unsigned\[15\]\" is stuck at GND" {  } { { "e_my_calculator.vhd" "" { Text "C:/Users/umang/Desktop/New folder/e_my_calculator.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645307586297 "|e_my_calculator|slv_out_unsigned[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1645307586297 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1645307586356 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645307586721 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645307586721 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "178 " "Implemented 178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645307586757 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645307586757 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645307586757 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645307586757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 123 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645307586778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 19 22:53:06 2022 " "Processing ended: Sat Feb 19 22:53:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645307586778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645307586778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645307586778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645307586778 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1645307587759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645307587765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 19 22:53:07 2022 " "Processing started: Sat Feb 19 22:53:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645307587765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1645307587765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off e_my_calculator -c e_my_calculator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off e_my_calculator -c e_my_calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1645307587765 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1645307587829 ""}
{ "Info" "0" "" "Project  = e_my_calculator" {  } {  } 0 0 "Project  = e_my_calculator" 0 0 "Fitter" 0 0 1645307587829 ""}
{ "Info" "0" "" "Revision = e_my_calculator" {  } {  } 0 0 "Revision = e_my_calculator" 0 0 "Fitter" 0 0 1645307587829 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1645307587923 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1645307587923 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "e_my_calculator 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"e_my_calculator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1645307587925 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1645307587955 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1645307587955 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1645307588268 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1645307588278 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1645307588388 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "90 90 " "No exact pin location assignment(s) for 90 pins of 90 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1645307588539 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1645307596942 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 23 global CLKCTRL_G10 " "clk~inputCLKENA0 with 23 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1645307597184 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1645307597184 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645307597184 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1645307597184 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1645307597184 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1645307597184 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1645307597184 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1645307597184 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1645307597184 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1645307597184 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1645307597191 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1645307597191 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645307597233 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1645307601945 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "e_my_calculator.sdc " "Synopsys Design Constraints File file not found: 'e_my_calculator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1645307601945 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1645307601945 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: slv_enable_1~2  from: datad  to: combout " "Cell: slv_enable_1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645307601945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: slv_enable_3~1  from: dataa  to: combout " "Cell: slv_enable_3~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645307601945 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1645307601945 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1645307601945 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1645307601945 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1645307601945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1645307601955 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1645307602030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645307603425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1645307603961 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1645307605894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645307605894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1645307607013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "C:/Users/umang/Desktop/New folder/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1645307610587 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1645307610587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1645307612459 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1645307612459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645307612459 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1645307614050 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1645307614088 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1645307614500 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1645307614500 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1645307614915 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645307617562 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/umang/Desktop/New folder/output_files/e_my_calculator.fit.smsg " "Generated suppressed messages file C:/Users/umang/Desktop/New folder/output_files/e_my_calculator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1645307617831 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6555 " "Peak virtual memory: 6555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645307618255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 19 22:53:38 2022 " "Processing ended: Sat Feb 19 22:53:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645307618255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645307618255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645307618255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1645307618255 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1645307619221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645307619224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 19 22:53:39 2022 " "Processing started: Sat Feb 19 22:53:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645307619224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1645307619224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off e_my_calculator -c e_my_calculator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off e_my_calculator -c e_my_calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1645307619224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1645307619779 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1645307623861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645307624206 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 19 22:53:44 2022 " "Processing ended: Sat Feb 19 22:53:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645307624206 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645307624206 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645307624206 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1645307624206 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1645307624802 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1645307625170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645307625183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 19 22:53:44 2022 " "Processing started: Sat Feb 19 22:53:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645307625183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1645307625183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta e_my_calculator -c e_my_calculator " "Command: quartus_sta e_my_calculator -c e_my_calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1645307625183 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1645307625256 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1645307625723 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1645307625723 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645307625754 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645307625754 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1645307626168 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "e_my_calculator.sdc " "Synopsys Design Constraints File file not found: 'e_my_calculator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1645307626187 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1645307626187 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1645307626187 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name e_finite_sm:finite_state_machine\|slv_fsm_state.State_4 e_finite_sm:finite_state_machine\|slv_fsm_state.State_4 " "create_clock -period 1.000 -name e_finite_sm:finite_state_machine\|slv_fsm_state.State_4 e_finite_sm:finite_state_machine\|slv_fsm_state.State_4" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1645307626187 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645307626187 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: slv_enable_1~2  from: datad  to: combout " "Cell: slv_enable_1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645307626190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: slv_enable_3~1  from: datab  to: combout " "Cell: slv_enable_3~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645307626190 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1645307626190 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1645307626190 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645307626190 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1645307626191 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1645307626197 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1645307626205 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1645307626205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.289 " "Worst-case setup slack is -7.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307626206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307626206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.289             -21.817 e_finite_sm:finite_state_machine\|slv_fsm_state.State_4  " "   -7.289             -21.817 e_finite_sm:finite_state_machine\|slv_fsm_state.State_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307626206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.283             -42.317 clk  " "   -3.283             -42.317 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307626206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645307626206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.088 " "Worst-case hold slack is 0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307626208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307626208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 clk  " "    0.088               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307626208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.247               0.000 e_finite_sm:finite_state_machine\|slv_fsm_state.State_4  " "    1.247               0.000 e_finite_sm:finite_state_machine\|slv_fsm_state.State_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307626208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645307626208 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1645307626210 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1645307626212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307626213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307626213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.238 clk  " "   -0.394             -12.238 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307626213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.224              -0.674 e_finite_sm:finite_state_machine\|slv_fsm_state.State_4  " "   -0.224              -0.674 e_finite_sm:finite_state_machine\|slv_fsm_state.State_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307626213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645307626213 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1645307626221 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1645307626241 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1645307626994 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: slv_enable_1~2  from: datad  to: combout " "Cell: slv_enable_1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645307627040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: slv_enable_3~1  from: datab  to: combout " "Cell: slv_enable_3~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645307627040 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1645307627040 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645307627040 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1645307627048 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1645307627048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.243 " "Worst-case setup slack is -7.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307627050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307627050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.243             -21.840 e_finite_sm:finite_state_machine\|slv_fsm_state.State_4  " "   -7.243             -21.840 e_finite_sm:finite_state_machine\|slv_fsm_state.State_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307627050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.925             -37.336 clk  " "   -2.925             -37.336 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307627050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645307627050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.187 " "Worst-case hold slack is -0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307627052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307627052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.187              -0.187 clk  " "   -0.187              -0.187 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307627052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.190               0.000 e_finite_sm:finite_state_machine\|slv_fsm_state.State_4  " "    1.190               0.000 e_finite_sm:finite_state_machine\|slv_fsm_state.State_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307627052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645307627052 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1645307627054 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1645307627056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307627057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307627057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.066 clk  " "   -0.394             -13.066 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307627057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.319              -1.230 e_finite_sm:finite_state_machine\|slv_fsm_state.State_4  " "   -0.319              -1.230 e_finite_sm:finite_state_machine\|slv_fsm_state.State_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307627057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645307627057 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1645307627065 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1645307627176 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1645307627844 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: slv_enable_1~2  from: datad  to: combout " "Cell: slv_enable_1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645307627894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: slv_enable_3~1  from: datab  to: combout " "Cell: slv_enable_3~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645307627894 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1645307627894 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645307627894 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1645307627895 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1645307627895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.986 " "Worst-case setup slack is -3.986" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307627899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307627899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.986             -10.989 e_finite_sm:finite_state_machine\|slv_fsm_state.State_4  " "   -3.986             -10.989 e_finite_sm:finite_state_machine\|slv_fsm_state.State_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307627899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.021             -26.995 clk  " "   -2.021             -26.995 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307627899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645307627899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307627901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307627901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clk  " "    0.187               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307627901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.908               0.000 e_finite_sm:finite_state_machine\|slv_fsm_state.State_4  " "    0.908               0.000 e_finite_sm:finite_state_machine\|slv_fsm_state.State_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307627901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645307627901 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1645307627903 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1645307627905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.083 " "Worst-case minimum pulse width slack is -0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307627906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307627906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083              -1.878 clk  " "   -0.083              -1.878 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307627906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 e_finite_sm:finite_state_machine\|slv_fsm_state.State_4  " "    0.127               0.000 e_finite_sm:finite_state_machine\|slv_fsm_state.State_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307627906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645307627906 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1645307627914 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: slv_enable_1~2  from: datad  to: combout " "Cell: slv_enable_1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645307628036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: slv_enable_3~1  from: datab  to: combout " "Cell: slv_enable_3~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645307628036 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1645307628036 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645307628036 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1645307628036 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1645307628036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.696 " "Worst-case setup slack is -3.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307628041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307628041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.696             -10.248 e_finite_sm:finite_state_machine\|slv_fsm_state.State_4  " "   -3.696             -10.248 e_finite_sm:finite_state_machine\|slv_fsm_state.State_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307628041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.505             -19.625 clk  " "   -1.505             -19.625 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307628041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645307628041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.161 " "Worst-case hold slack is 0.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307628043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307628043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 clk  " "    0.161               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307628043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.755               0.000 e_finite_sm:finite_state_machine\|slv_fsm_state.State_4  " "    0.755               0.000 e_finite_sm:finite_state_machine\|slv_fsm_state.State_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307628043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645307628043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1645307628045 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1645307628047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.081 " "Worst-case minimum pulse width slack is -0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307628048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307628048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -1.817 clk  " "   -0.081              -1.817 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307628048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 e_finite_sm:finite_state_machine\|slv_fsm_state.State_4  " "    0.132               0.000 e_finite_sm:finite_state_machine\|slv_fsm_state.State_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645307628048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645307628048 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1645307629531 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1645307629531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5138 " "Peak virtual memory: 5138 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645307629576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 19 22:53:49 2022 " "Processing ended: Sat Feb 19 22:53:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645307629576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645307629576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645307629576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1645307629576 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1645307630533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645307630537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 19 22:53:50 2022 " "Processing started: Sat Feb 19 22:53:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645307630537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1645307630537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off e_my_calculator -c e_my_calculator " "Command: quartus_eda --read_settings_files=off --write_settings_files=off e_my_calculator -c e_my_calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1645307630537 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1645307631217 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1645307631252 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "e_my_calculator.vo C:/Users/umang/Desktop/New folder/simulation/modelsim/ simulation " "Generated file e_my_calculator.vo in folder \"C:/Users/umang/Desktop/New folder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1645307631366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645307631402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 19 22:53:51 2022 " "Processing ended: Sat Feb 19 22:53:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645307631402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645307631402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645307631402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1645307631402 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 139 s " "Quartus Prime Full Compilation was successful. 0 errors, 139 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1645307632027 ""}
