// Seed: 2499878012
module module_0 (
    output wor id_0,
    input wand id_1,
    input supply0 id_2,
    input tri id_3,
    output wand id_4,
    input supply0 id_5,
    input wor id_6
    , id_10,
    input supply0 id_7,
    output tri1 id_8
);
  wire id_11, id_12;
  final $clog2(62);
  ;
  integer id_13;
  ;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    output supply1 id_2,
    input wire id_3,
    output logic id_4,
    input tri0 id_5,
    input tri id_6,
    output wand id_7,
    input supply0 id_8,
    output wire id_9,
    input supply0 id_10,
    input supply0 id_11,
    input tri id_12,
    output supply1 id_13,
    output tri id_14,
    output tri id_15,
    input wor id_16,
    input supply1 id_17,
    output tri1 id_18,
    input tri1 id_19
);
  always @(posedge -1) id_4 = id_1 == 1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_6,
      id_11,
      id_18,
      id_6,
      id_6,
      id_11,
      id_2
  );
  assign modCall_1.id_7 = 0;
endmodule
