<stg><name>extendedKalmanFilter_Pipeline_VITIS_LOOP_101_14</name>


<trans_list>

<trans id="324" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_10"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %empty_31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %empty_32 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %empty_33 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %mux_case_3169427_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_3169427_reload

]]></Node>
<StgValue><ssdm name="mux_case_3169427_reload_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %mux_case_2168424_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_2168424_reload

]]></Node>
<StgValue><ssdm name="mux_case_2168424_reload_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %mux_case_1167421_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_1167421_reload

]]></Node>
<StgValue><ssdm name="mux_case_1167421_reload_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %mux_case_0166418_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_0166418_reload

]]></Node>
<StgValue><ssdm name="mux_case_0166418_reload_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %mux_case_3165415_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_3165415_reload

]]></Node>
<StgValue><ssdm name="mux_case_3165415_reload_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:10 %mux_case_2164412_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_2164412_reload

]]></Node>
<StgValue><ssdm name="mux_case_2164412_reload_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:11 %mux_case_1163409_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_1163409_reload

]]></Node>
<StgValue><ssdm name="mux_case_1163409_reload_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:12 %mux_case_0162406_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_0162406_reload

]]></Node>
<StgValue><ssdm name="mux_case_0162406_reload_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:13 %mux_case_3161403_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_3161403_reload

]]></Node>
<StgValue><ssdm name="mux_case_3161403_reload_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:14 %mux_case_2160400_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_2160400_reload

]]></Node>
<StgValue><ssdm name="mux_case_2160400_reload_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:15 %mux_case_1159397_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_1159397_reload

]]></Node>
<StgValue><ssdm name="mux_case_1159397_reload_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:16 %mux_case_0158394_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_0158394_reload

]]></Node>
<StgValue><ssdm name="mux_case_0158394_reload_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:17 %mux_case_3157391_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_3157391_reload

]]></Node>
<StgValue><ssdm name="mux_case_3157391_reload_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:18 %mux_case_2156388_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_2156388_reload

]]></Node>
<StgValue><ssdm name="mux_case_2156388_reload_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:19 %mux_case_1155385_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_1155385_reload

]]></Node>
<StgValue><ssdm name="mux_case_1155385_reload_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:20 %mux_case_0154382_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_0154382_reload

]]></Node>
<StgValue><ssdm name="mux_case_0154382_reload_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:21 %store_ln101 = store i3 0, i3 %j_10

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:22 %br_ln0 = br void %VITIS_LOOP_103_15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_103_15:0 %j = load i3 %j_10

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_103_15:1 %icmp_ln101 = icmp_eq  i3 %j, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_103_15:2 %add_ln101 = add i3 %j, i3 1

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_103_15:3 %br_ln101 = br i1 %icmp_ln101, void %VITIS_LOOP_103_15.split, void %VITIS_LOOP_103_15.1.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="3">
<![CDATA[
VITIS_LOOP_103_15.split:3 %trunc_ln101 = trunc i3 %j

]]></Node>
<StgValue><ssdm name="trunc_ln101"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="2" op_2_bw="64" op_3_bw="2" op_4_bw="64" op_5_bw="2" op_6_bw="64" op_7_bw="2" op_8_bw="64" op_9_bw="64" op_10_bw="2">
<![CDATA[
VITIS_LOOP_103_15.split:6 %tmp_16 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.4f64.f64.i2, i2 0, i64 %mux_case_0158394_reload_read, i2 1, i64 %mux_case_1159397_reload_read, i2 2, i64 %mux_case_2160400_reload_read, i2 3, i64 %mux_case_3161403_reload_read, i64 <undef>, i2 %trunc_ln101

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
VITIS_LOOP_103_15.split:15 %switch_ln104 = switch i2 %trunc_ln101, void %arrayidx16021.case.3, i2 0, void %VITIS_LOOP_103_15.split.arrayidx16021.exit_crit_edge23, i2 1, void %arrayidx16021.case.1, i2 2, void %VITIS_LOOP_103_15.split.arrayidx16021.exit_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln104"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx16021.exit:0 %store_ln101 = store i3 %add_ln101, i3 %j_10

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
arrayidx16021.exit:1 %br_ln101 = br void %VITIS_LOOP_103_15

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="90" st_id="2" stage="15" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:7 %mul174_s = dmul i64 %tmp_16, i64 0

]]></Node>
<StgValue><ssdm name="mul174_s"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="91" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="2" op_2_bw="64" op_3_bw="2" op_4_bw="64" op_5_bw="2" op_6_bw="64" op_7_bw="2" op_8_bw="64" op_9_bw="64" op_10_bw="2">
<![CDATA[
VITIS_LOOP_103_15.split:4 %tmp_15 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.4f64.f64.i2, i2 0, i64 %mux_case_0154382_reload_read, i2 1, i64 %mux_case_1155385_reload_read, i2 2, i64 %mux_case_2156388_reload_read, i2 3, i64 %mux_case_3157391_reload_read, i64 <undef>, i2 %trunc_ln101

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="14" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:7 %mul174_s = dmul i64 %tmp_16, i64 0

]]></Node>
<StgValue><ssdm name="mul174_s"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="93" st_id="4" stage="13" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:5 %add2 = dadd i64 %tmp_15, i64 0

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="13" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:7 %mul174_s = dmul i64 %tmp_16, i64 0

]]></Node>
<StgValue><ssdm name="mul174_s"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="95" st_id="5" stage="12" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:5 %add2 = dadd i64 %tmp_15, i64 0

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="12" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:7 %mul174_s = dmul i64 %tmp_16, i64 0

]]></Node>
<StgValue><ssdm name="mul174_s"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="97" st_id="6" stage="11" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:5 %add2 = dadd i64 %tmp_15, i64 0

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="11" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:7 %mul174_s = dmul i64 %tmp_16, i64 0

]]></Node>
<StgValue><ssdm name="mul174_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="99" st_id="7" stage="10" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:5 %add2 = dadd i64 %tmp_15, i64 0

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="10" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:7 %mul174_s = dmul i64 %tmp_16, i64 0

]]></Node>
<StgValue><ssdm name="mul174_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="101" st_id="8" stage="9" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:5 %add2 = dadd i64 %tmp_15, i64 0

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="9" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:7 %mul174_s = dmul i64 %tmp_16, i64 0

]]></Node>
<StgValue><ssdm name="mul174_s"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="103" st_id="9" stage="8" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:5 %add2 = dadd i64 %tmp_15, i64 0

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="8" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:7 %mul174_s = dmul i64 %tmp_16, i64 0

]]></Node>
<StgValue><ssdm name="mul174_s"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="105" st_id="10" stage="7" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:5 %add2 = dadd i64 %tmp_15, i64 0

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="7" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:7 %mul174_s = dmul i64 %tmp_16, i64 0

]]></Node>
<StgValue><ssdm name="mul174_s"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="107" st_id="11" stage="6" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:5 %add2 = dadd i64 %tmp_15, i64 0

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="6" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:7 %mul174_s = dmul i64 %tmp_16, i64 0

]]></Node>
<StgValue><ssdm name="mul174_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="109" st_id="12" stage="5" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:5 %add2 = dadd i64 %tmp_15, i64 0

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="5" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:7 %mul174_s = dmul i64 %tmp_16, i64 0

]]></Node>
<StgValue><ssdm name="mul174_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="111" st_id="13" stage="4" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:5 %add2 = dadd i64 %tmp_15, i64 0

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="4" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:7 %mul174_s = dmul i64 %tmp_16, i64 0

]]></Node>
<StgValue><ssdm name="mul174_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="113" st_id="14" stage="3" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:5 %add2 = dadd i64 %tmp_15, i64 0

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="3" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:7 %mul174_s = dmul i64 %tmp_16, i64 0

]]></Node>
<StgValue><ssdm name="mul174_s"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="2" op_2_bw="64" op_3_bw="2" op_4_bw="64" op_5_bw="2" op_6_bw="64" op_7_bw="2" op_8_bw="64" op_9_bw="64" op_10_bw="2">
<![CDATA[
VITIS_LOOP_103_15.split:9 %tmp_17 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.4f64.f64.i2, i2 0, i64 %mux_case_0162406_reload_read, i2 1, i64 %mux_case_1163409_reload_read, i2 2, i64 %mux_case_2164412_reload_read, i2 3, i64 %mux_case_3165415_reload_read, i64 <undef>, i2 %trunc_ln101

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="116" st_id="15" stage="2" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:5 %add2 = dadd i64 %tmp_15, i64 0

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="2" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:7 %mul174_s = dmul i64 %tmp_16, i64 0

]]></Node>
<StgValue><ssdm name="mul174_s"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="15" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:10 %mul174_2 = dmul i64 %tmp_17, i64 0

]]></Node>
<StgValue><ssdm name="mul174_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="119" st_id="16" stage="1" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:5 %add2 = dadd i64 %tmp_15, i64 0

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="120" st_id="16" stage="1" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:7 %mul174_s = dmul i64 %tmp_16, i64 0

]]></Node>
<StgValue><ssdm name="mul174_s"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="14" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:10 %mul174_2 = dmul i64 %tmp_17, i64 0

]]></Node>
<StgValue><ssdm name="mul174_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="122" st_id="17" stage="13" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:8 %add179_s = dadd i64 %add2, i64 %mul174_s

]]></Node>
<StgValue><ssdm name="add179_s"/></StgValue>
</operation>

<operation id="123" st_id="17" stage="13" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:10 %mul174_2 = dmul i64 %tmp_17, i64 0

]]></Node>
<StgValue><ssdm name="mul174_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="124" st_id="18" stage="12" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:8 %add179_s = dadd i64 %add2, i64 %mul174_s

]]></Node>
<StgValue><ssdm name="add179_s"/></StgValue>
</operation>

<operation id="125" st_id="18" stage="12" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:10 %mul174_2 = dmul i64 %tmp_17, i64 0

]]></Node>
<StgValue><ssdm name="mul174_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="126" st_id="19" stage="11" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:8 %add179_s = dadd i64 %add2, i64 %mul174_s

]]></Node>
<StgValue><ssdm name="add179_s"/></StgValue>
</operation>

<operation id="127" st_id="19" stage="11" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:10 %mul174_2 = dmul i64 %tmp_17, i64 0

]]></Node>
<StgValue><ssdm name="mul174_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="128" st_id="20" stage="10" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:8 %add179_s = dadd i64 %add2, i64 %mul174_s

]]></Node>
<StgValue><ssdm name="add179_s"/></StgValue>
</operation>

<operation id="129" st_id="20" stage="10" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:10 %mul174_2 = dmul i64 %tmp_17, i64 0

]]></Node>
<StgValue><ssdm name="mul174_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="130" st_id="21" stage="9" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:8 %add179_s = dadd i64 %add2, i64 %mul174_s

]]></Node>
<StgValue><ssdm name="add179_s"/></StgValue>
</operation>

<operation id="131" st_id="21" stage="9" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:10 %mul174_2 = dmul i64 %tmp_17, i64 0

]]></Node>
<StgValue><ssdm name="mul174_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="132" st_id="22" stage="8" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:8 %add179_s = dadd i64 %add2, i64 %mul174_s

]]></Node>
<StgValue><ssdm name="add179_s"/></StgValue>
</operation>

<operation id="133" st_id="22" stage="8" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:10 %mul174_2 = dmul i64 %tmp_17, i64 0

]]></Node>
<StgValue><ssdm name="mul174_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="134" st_id="23" stage="7" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:8 %add179_s = dadd i64 %add2, i64 %mul174_s

]]></Node>
<StgValue><ssdm name="add179_s"/></StgValue>
</operation>

<operation id="135" st_id="23" stage="7" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:10 %mul174_2 = dmul i64 %tmp_17, i64 0

]]></Node>
<StgValue><ssdm name="mul174_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="136" st_id="24" stage="6" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:8 %add179_s = dadd i64 %add2, i64 %mul174_s

]]></Node>
<StgValue><ssdm name="add179_s"/></StgValue>
</operation>

<operation id="137" st_id="24" stage="6" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:10 %mul174_2 = dmul i64 %tmp_17, i64 0

]]></Node>
<StgValue><ssdm name="mul174_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="138" st_id="25" stage="5" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:8 %add179_s = dadd i64 %add2, i64 %mul174_s

]]></Node>
<StgValue><ssdm name="add179_s"/></StgValue>
</operation>

<operation id="139" st_id="25" stage="5" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:10 %mul174_2 = dmul i64 %tmp_17, i64 0

]]></Node>
<StgValue><ssdm name="mul174_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="140" st_id="26" stage="4" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:8 %add179_s = dadd i64 %add2, i64 %mul174_s

]]></Node>
<StgValue><ssdm name="add179_s"/></StgValue>
</operation>

<operation id="141" st_id="26" stage="4" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:10 %mul174_2 = dmul i64 %tmp_17, i64 0

]]></Node>
<StgValue><ssdm name="mul174_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="142" st_id="27" stage="3" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:8 %add179_s = dadd i64 %add2, i64 %mul174_s

]]></Node>
<StgValue><ssdm name="add179_s"/></StgValue>
</operation>

<operation id="143" st_id="27" stage="3" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:10 %mul174_2 = dmul i64 %tmp_17, i64 0

]]></Node>
<StgValue><ssdm name="mul174_2"/></StgValue>
</operation>

<operation id="144" st_id="27" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="2" op_2_bw="64" op_3_bw="2" op_4_bw="64" op_5_bw="2" op_6_bw="64" op_7_bw="2" op_8_bw="64" op_9_bw="64" op_10_bw="2">
<![CDATA[
VITIS_LOOP_103_15.split:12 %tmp_18 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.4f64.f64.i2, i2 0, i64 %mux_case_0166418_reload_read, i2 1, i64 %mux_case_1167421_reload_read, i2 2, i64 %mux_case_2168424_reload_read, i2 3, i64 %mux_case_3169427_reload_read, i64 <undef>, i2 %trunc_ln101

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="145" st_id="28" stage="2" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:8 %add179_s = dadd i64 %add2, i64 %mul174_s

]]></Node>
<StgValue><ssdm name="add179_s"/></StgValue>
</operation>

<operation id="146" st_id="28" stage="2" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:10 %mul174_2 = dmul i64 %tmp_17, i64 0

]]></Node>
<StgValue><ssdm name="mul174_2"/></StgValue>
</operation>

<operation id="147" st_id="28" stage="15" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:13 %mul174_3 = dmul i64 %tmp_18, i64 0

]]></Node>
<StgValue><ssdm name="mul174_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="148" st_id="29" stage="1" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:8 %add179_s = dadd i64 %add2, i64 %mul174_s

]]></Node>
<StgValue><ssdm name="add179_s"/></StgValue>
</operation>

<operation id="149" st_id="29" stage="1" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:10 %mul174_2 = dmul i64 %tmp_17, i64 0

]]></Node>
<StgValue><ssdm name="mul174_2"/></StgValue>
</operation>

<operation id="150" st_id="29" stage="14" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:13 %mul174_3 = dmul i64 %tmp_18, i64 0

]]></Node>
<StgValue><ssdm name="mul174_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="151" st_id="30" stage="13" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:11 %add179_2 = dadd i64 %add179_s, i64 %mul174_2

]]></Node>
<StgValue><ssdm name="add179_2"/></StgValue>
</operation>

<operation id="152" st_id="30" stage="13" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:13 %mul174_3 = dmul i64 %tmp_18, i64 0

]]></Node>
<StgValue><ssdm name="mul174_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="153" st_id="31" stage="12" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:11 %add179_2 = dadd i64 %add179_s, i64 %mul174_2

]]></Node>
<StgValue><ssdm name="add179_2"/></StgValue>
</operation>

<operation id="154" st_id="31" stage="12" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:13 %mul174_3 = dmul i64 %tmp_18, i64 0

]]></Node>
<StgValue><ssdm name="mul174_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="155" st_id="32" stage="11" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:11 %add179_2 = dadd i64 %add179_s, i64 %mul174_2

]]></Node>
<StgValue><ssdm name="add179_2"/></StgValue>
</operation>

<operation id="156" st_id="32" stage="11" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:13 %mul174_3 = dmul i64 %tmp_18, i64 0

]]></Node>
<StgValue><ssdm name="mul174_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="157" st_id="33" stage="10" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:11 %add179_2 = dadd i64 %add179_s, i64 %mul174_2

]]></Node>
<StgValue><ssdm name="add179_2"/></StgValue>
</operation>

<operation id="158" st_id="33" stage="10" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:13 %mul174_3 = dmul i64 %tmp_18, i64 0

]]></Node>
<StgValue><ssdm name="mul174_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="159" st_id="34" stage="9" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:11 %add179_2 = dadd i64 %add179_s, i64 %mul174_2

]]></Node>
<StgValue><ssdm name="add179_2"/></StgValue>
</operation>

<operation id="160" st_id="34" stage="9" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:13 %mul174_3 = dmul i64 %tmp_18, i64 0

]]></Node>
<StgValue><ssdm name="mul174_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="161" st_id="35" stage="8" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:11 %add179_2 = dadd i64 %add179_s, i64 %mul174_2

]]></Node>
<StgValue><ssdm name="add179_2"/></StgValue>
</operation>

<operation id="162" st_id="35" stage="8" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:13 %mul174_3 = dmul i64 %tmp_18, i64 0

]]></Node>
<StgValue><ssdm name="mul174_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="163" st_id="36" stage="7" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:11 %add179_2 = dadd i64 %add179_s, i64 %mul174_2

]]></Node>
<StgValue><ssdm name="add179_2"/></StgValue>
</operation>

<operation id="164" st_id="36" stage="7" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:13 %mul174_3 = dmul i64 %tmp_18, i64 0

]]></Node>
<StgValue><ssdm name="mul174_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="165" st_id="37" stage="6" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:11 %add179_2 = dadd i64 %add179_s, i64 %mul174_2

]]></Node>
<StgValue><ssdm name="add179_2"/></StgValue>
</operation>

<operation id="166" st_id="37" stage="6" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:13 %mul174_3 = dmul i64 %tmp_18, i64 0

]]></Node>
<StgValue><ssdm name="mul174_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="167" st_id="38" stage="5" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:11 %add179_2 = dadd i64 %add179_s, i64 %mul174_2

]]></Node>
<StgValue><ssdm name="add179_2"/></StgValue>
</operation>

<operation id="168" st_id="38" stage="5" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:13 %mul174_3 = dmul i64 %tmp_18, i64 0

]]></Node>
<StgValue><ssdm name="mul174_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="169" st_id="39" stage="4" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:11 %add179_2 = dadd i64 %add179_s, i64 %mul174_2

]]></Node>
<StgValue><ssdm name="add179_2"/></StgValue>
</operation>

<operation id="170" st_id="39" stage="4" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:13 %mul174_3 = dmul i64 %tmp_18, i64 0

]]></Node>
<StgValue><ssdm name="mul174_3"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="171" st_id="40" stage="3" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:11 %add179_2 = dadd i64 %add179_s, i64 %mul174_2

]]></Node>
<StgValue><ssdm name="add179_2"/></StgValue>
</operation>

<operation id="172" st_id="40" stage="3" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:13 %mul174_3 = dmul i64 %tmp_18, i64 0

]]></Node>
<StgValue><ssdm name="mul174_3"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="173" st_id="41" stage="2" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:11 %add179_2 = dadd i64 %add179_s, i64 %mul174_2

]]></Node>
<StgValue><ssdm name="add179_2"/></StgValue>
</operation>

<operation id="174" st_id="41" stage="2" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:13 %mul174_3 = dmul i64 %tmp_18, i64 0

]]></Node>
<StgValue><ssdm name="mul174_3"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="175" st_id="42" stage="1" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:11 %add179_2 = dadd i64 %add179_s, i64 %mul174_2

]]></Node>
<StgValue><ssdm name="add179_2"/></StgValue>
</operation>

<operation id="176" st_id="42" stage="1" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:13 %mul174_3 = dmul i64 %tmp_18, i64 0

]]></Node>
<StgValue><ssdm name="mul174_3"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="177" st_id="43" stage="13" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:14 %add179_3 = dadd i64 %add179_2, i64 %mul174_3

]]></Node>
<StgValue><ssdm name="add179_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="178" st_id="44" stage="12" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:14 %add179_3 = dadd i64 %add179_2, i64 %mul174_3

]]></Node>
<StgValue><ssdm name="add179_3"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="179" st_id="45" stage="11" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:14 %add179_3 = dadd i64 %add179_2, i64 %mul174_3

]]></Node>
<StgValue><ssdm name="add179_3"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="180" st_id="46" stage="10" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:14 %add179_3 = dadd i64 %add179_2, i64 %mul174_3

]]></Node>
<StgValue><ssdm name="add179_3"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="181" st_id="47" stage="9" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:14 %add179_3 = dadd i64 %add179_2, i64 %mul174_3

]]></Node>
<StgValue><ssdm name="add179_3"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="182" st_id="48" stage="8" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:14 %add179_3 = dadd i64 %add179_2, i64 %mul174_3

]]></Node>
<StgValue><ssdm name="add179_3"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="183" st_id="49" stage="7" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:14 %add179_3 = dadd i64 %add179_2, i64 %mul174_3

]]></Node>
<StgValue><ssdm name="add179_3"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="184" st_id="50" stage="6" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:14 %add179_3 = dadd i64 %add179_2, i64 %mul174_3

]]></Node>
<StgValue><ssdm name="add179_3"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="185" st_id="51" stage="5" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:14 %add179_3 = dadd i64 %add179_2, i64 %mul174_3

]]></Node>
<StgValue><ssdm name="add179_3"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="186" st_id="52" stage="4" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:14 %add179_3 = dadd i64 %add179_2, i64 %mul174_3

]]></Node>
<StgValue><ssdm name="add179_3"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="187" st_id="53" stage="3" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:14 %add179_3 = dadd i64 %add179_2, i64 %mul174_3

]]></Node>
<StgValue><ssdm name="add179_3"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="188" st_id="54" stage="2" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:14 %add179_3 = dadd i64 %add179_2, i64 %mul174_3

]]></Node>
<StgValue><ssdm name="add179_3"/></StgValue>
</operation>

<operation id="201" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_103_15.1.preheader.exitStub:0 %p_load24 = load i64 %empty

]]></Node>
<StgValue><ssdm name="p_load24"/></StgValue>
</operation>

<operation id="202" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_103_15.1.preheader.exitStub:1 %p_load22 = load i64 %empty_31

]]></Node>
<StgValue><ssdm name="p_load22"/></StgValue>
</operation>

<operation id="203" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_103_15.1.preheader.exitStub:2 %p_load21 = load i64 %empty_32

]]></Node>
<StgValue><ssdm name="p_load21"/></StgValue>
</operation>

<operation id="204" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_103_15.1.preheader.exitStub:3 %p_load = load i64 %empty_33

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="205" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_103_15.1.preheader.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out, i64 %p_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="206" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_103_15.1.preheader.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out1, i64 %p_load21

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="207" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_103_15.1.preheader.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out2, i64 %p_load22

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="208" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_103_15.1.preheader.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out3, i64 %p_load24

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="209" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0">
<![CDATA[
VITIS_LOOP_103_15.1.preheader.exitStub:8 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="189" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_103_15.split:0 %specpipeline_ln101 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8

]]></Node>
<StgValue><ssdm name="specpipeline_ln101"/></StgValue>
</operation>

<operation id="190" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:1 %speclooptripcount_ln101 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln101"/></StgValue>
</operation>

<operation id="191" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_103_15.split:2 %specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln101"/></StgValue>
</operation>

<operation id="192" st_id="55" stage="1" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split:14 %add179_3 = dadd i64 %add179_2, i64 %mul174_3

]]></Node>
<StgValue><ssdm name="add179_3"/></StgValue>
</operation>

<operation id="193" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln101" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split.arrayidx16021.exit_crit_edge:0 %store_ln104 = store i64 %add179_3, i64 %empty_32

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="194" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln101" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_103_15.split.arrayidx16021.exit_crit_edge:1 %br_ln104 = br void %arrayidx16021.exit

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="195" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx16021.case.1:0 %store_ln104 = store i64 %add179_3, i64 %empty_31

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="196" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
arrayidx16021.case.1:1 %br_ln104 = br void %arrayidx16021.exit

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="197" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_103_15.split.arrayidx16021.exit_crit_edge23:0 %store_ln104 = store i64 %add179_3, i64 %empty

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="198" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_103_15.split.arrayidx16021.exit_crit_edge23:1 %br_ln104 = br void %arrayidx16021.exit

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="199" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln101" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx16021.case.3:0 %store_ln104 = store i64 %add179_3, i64 %empty_33

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="200" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln101" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
arrayidx16021.case.3:1 %br_ln104 = br void %arrayidx16021.exit

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
