Port: pad_mem_dqs_p ; Pstatus: fixed
Port: pad_mem_dqs_m ; Pstatus: fixed
Port: {pad_mem_data[7]} ; Pstatus: fixed
Port: {pad_mem_data[6]} ; Pstatus: fixed
Port: {pad_mem_data[5]} ; Pstatus: fixed
Port: {pad_mem_data[4]} ; Pstatus: fixed
Port: {pad_mem_data[3]} ; Pstatus: fixed
Port: {pad_mem_data[2]} ; Pstatus: fixed
Port: {pad_mem_data[1]} ; Pstatus: fixed
Port: {pad_mem_data[0]} ; Pstatus: fixed
Port: pad_mem_dm_p ; Pstatus: fixed
Port: pad_mem_dm_m ; Pstatus: fixed
Port: atb0_int ; Pstatus: fixed
Port: atb1_int ; Pstatus: fixed
Port: clk4x ; Pstatus: fixed
Port: pll_clk_mode ; Pstatus: fixed
Port: clk_ctlr_1x_mode ; Pstatus: fixed
Port: clk_phy_bypass ; Pstatus: fixed
Port: clk_switch_is_done ; Pstatus: fixed
Port: reset_clk_div ; Pstatus: fixed
Port: deep_sleep ; Pstatus: fixed
Port: pll_ready ; Pstatus: fixed
Port: lp_ls_ds_en_io_data ; Pstatus: fixed
Port: lp_ds_en_data ; Pstatus: fixed
Port: lp_ls_clk_en ; Pstatus: fixed
Port: lp_ls_mstr_clk_en ; Pstatus: fixed
Port: ds_mstr_lck_byp ; Pstatus: fixed
