// Seed: 3152243025
module module_0 (
    output uwire id_0,
    input  tri   id_1,
    input  tri0  id_2
);
  assign id_0 = id_2 == "";
  assign module_1.type_16 = 0;
endmodule
module module_1 (
    input  wand id_0,
    input  wor  id_1,
    output wor  id_2,
    input  tri1 id_3,
    output wire id_4
);
  id_6(
      .id_0(id_0), .id_1(), .id_2(1'h0), .id_3(1)
  );
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0
  );
  wire id_7;
  xor primCall (id_2, id_0, id_3, id_1, id_6);
  wire id_8 = id_1;
  wire id_9;
  wire id_10;
  assign id_8 = id_8;
endmodule
