QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
Start time: 20:04:20 on Oct 26,2025
vcom -2008 -work internal/ModelSimContainer/work proj/src/RISCV_types.vhd internal/testpy/tb.vhd proj/src/processor.vhd proj/src/decoder5t32.vhd proj/src/mux32_1.vhd proj/src/dffg.vhd proj/src/addsub.vhd proj/src/mem.vhd proj/src/reg_n.vhd proj/src/sign_extender.vhd proj/src/zero_extender.vhd proj/src/immgen.vhd proj/src/mux2t1_n.vhd proj/src/adder_n.vhd proj/src/alu.vhd proj/src/RISCV_types.vhd proj/src/regfile.vhd proj/src/alu_control.vhd proj/src/fetch.vhd proj/src/control.vhd proj/src/barrelshifter.vhd proj/src/TopLevel/RISCV_Processor.vhd proj/src/TopLevel/mem.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package RISCV_types
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
-- Loading package NUMERIC_STD
-- Compiling entity processor
-- Compiling architecture structural of processor
-- Loading entity alu_control
** Error: proj/src/processor.vhd(341): (vcom-1581) No feasible entries for infix operator 'and'.
** Error: proj/src/processor.vhd(341): Type error resolving infix expression "and" as type ieee.std_logic_1164.STD_LOGIC.
** Note: proj/src/processor.vhd(344): VHDL Compiler exiting
End time: 20:04:21 on Oct 26,2025, Elapsed time: 0:00:01
Errors: 2, Warnings: 0
