{
  "main": {
    "id": "b881f592f93bc291",
    "type": "split",
    "children": [
      {
        "id": "73fa079ebe5db75e",
        "type": "tabs",
        "children": [
          {
            "id": "36ef4f4f3b542b44",
            "type": "leaf",
            "state": {
              "type": "pdf",
              "state": {
                "file": "tamu/3S24/CSCE_312/Frank Vahid - Digital Design with RTL Design, Verilog and VHDL-Wiley (2011).pdf"
              }
            }
          }
        ]
      },
      {
        "id": "4c46c4c3657411a8",
        "type": "tabs",
        "children": [
          {
            "id": "81346a8273198f00",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "tamu/3S24/CSCE_312/notes/vahid_ch4.md",
                "mode": "source",
                "source": false
              }
            }
          }
        ]
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "7493937a6940fe6d",
    "type": "split",
    "children": [
      {
        "id": "6457ec17ebbe9883",
        "type": "tabs",
        "children": [
          {
            "id": "70b22a13d8e23d6b",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "7c5c0925441f05ff",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "4c728a103fe810ad",
            "type": "leaf",
            "state": {
              "type": "starred",
              "state": {}
            }
          },
          {
            "id": "63eb9c86cbab930e",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {}
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "right": {
    "id": "5b251c471476f84d",
    "type": "split",
    "children": [
      {
        "id": "50d1e5ddc8d0d266",
        "type": "tabs",
        "children": [
          {
            "id": "5bcec8c79d4da225",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "tamu/3S24/CSCE_312/Frank Vahid - Digital Design with RTL Design, Verilog and VHDL-Wiley (2011).pdf",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "8847688b76f6814a",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "tamu/3S24/CSCE_312/Frank Vahid - Digital Design with RTL Design, Verilog and VHDL-Wiley (2011).pdf",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "6f5a020bb0a4f3f5",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "3aa4e441f9923dc6",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "tamu/3S24/CSCE_312/Frank Vahid - Digital Design with RTL Design, Verilog and VHDL-Wiley (2011).pdf"
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "templates:Insert template": false,
      "command-palette:Open command palette": false
    }
  },
  "active": "36ef4f4f3b542b44",
  "lastOpenFiles": [
    "tamu/3S24/CSCE_312/labs/lab3/circuits/problem3simpler.circ",
    "tamu/3S24/CSCE_314/homework/hw3/Kevin-Lei-hw3.txt",
    "tamu/3S24/CSCE_314/homework/hw3/Kevin-Lei-hw2.txt",
    "tamu/3S24/CSCE_314/homework/hw3/hw3-skeleton.hs",
    "tamu/3S24/CSCE_314/homework/hw3/hw3.pdf",
    "tamu/3S24/CSCE_314/homework/hw3/hw3P2-more-info.pdf",
    "tamu/3S24/CSCE_314/homework/hw3",
    "tamu/3S24/CSCE_314/homework/New folder",
    "tamu/3S24/CSCE_221/PAs/PA2/src/node.h",
    "tamu/3S24/CSCE_221/PAs/PA2/src/Makefile",
    "tamu/3S24/CSCE_221/PAs/PA2/src/main.cpp",
    "tamu/3S24/CSCE_221/LEs/LE3/report/images/log.png",
    "tamu/3S24/CSCE_221/LEs/LE3/report/images/linear.png",
    "tamu/3S24/CSCE_221/LEs/LE2/report/images/algo5.png",
    "tamu/3S24/CSCE_221/LEs/LE2/report/images/algo4.png",
    "tamu/3S24/CSCE_221/LEs/LE2/report/images/algo3.png",
    "tamu/3S24/CSCE_221/LEs/LE2/report/images/algo2.png",
    "tamu/3S24/CSCE_221/LEs/LE2/report/images/algo1.png",
    "tamu/3S24/CSCE_221/LEs/LE3/images/log.png",
    "tamu/3S24/CSCE_221/LEs/LE3/images/linear.png",
    "tamu/3S24/CSCE_314/notes/haskell/12_Monads_and_more.md",
    "tamu/3S24/CSCE_312/notes/vahid_ch4.md",
    "tamu/3S24/,misc/reu_supplement.md",
    "tamu/3S24/,misc/reu_personal_statement.md",
    "tamu/3S24/CSCE_312/random.md",
    "tamu/3S24/CSCE_312/notes/vahid_ch5.md",
    "tamu/3S24/CSCE_314/exercises/exercise5.md",
    "tamu/3S24/CSCE_312/labs/lab3/images/problem2_plan.jpeg",
    "tamu/3S24/CSCE_221/notes/L7V7_Introduction_to_Algorithmic_Complexity.md",
    "tamu/3S24/CSCE_221/notes/L6V6_Deque.md",
    "tamu/3S24/CSCE_221/notes/L8V8_Algorithm_Complexity_Theory.md",
    "tamu/3S24/CSCE_314/notes/haskell/8_Declaring_types_and_classes.md",
    "tamu/3S24/CSCE_314/notes/haskell/10_Interactive_programming.md",
    "tamu/3S24/CSCE_314/notes/haskell/7_Higher-order_functions.md",
    "tamu/3S24/CSCE_314/notes/haskell/6_Recursive_functions.md",
    "tamu/3S24/CSCE_314/notes/haskell/5_List_comprehensions.md",
    "tamu/3S24/CSCE_314/notes/haskell/4_Defining_functions.md",
    "tamu/3S24/CSCE_314/notes/haskell/3_Types_and_classes.md",
    "tamu/3S24/CSCE_314/notes/haskell/2_First_steps.md",
    "tamu/3S24/CSCE_314/notes/haskell/1_Introduction.md",
    "tamu/3S24/CSCE_314/notes/haskell/17_Calculating_compilers.md",
    "tamu/3S24/CSCE_314/notes/haskell/13_Monadic_parsing.md",
    "tamu/3S24/CSCE_314/notes/haskell/15_Lazy_evaluation.md",
    "tamu/3S24/CSCE_314/notes/haskell/16_Reasoning_about_programs.md",
    "tamu/3S24/CSCE_312/notes/!lecture.md",
    "tamu/3S24/CSCE_312/notes/vahid_ch3.md"
  ]
}