
---------- Begin Simulation Statistics ----------
final_tick                                18070842500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    383                       # Simulator instruction rate (inst/s)
host_mem_usage                                9672428                       # Number of bytes of host memory used
host_op_rate                                      393                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 36606.76                       # Real time elapsed on the host
host_tick_rate                                 196963                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14019559                       # Number of instructions simulated
sim_ops                                      14372409                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007210                       # Number of seconds simulated
sim_ticks                                  7210182500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.233768                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   56769                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                74467                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                657                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4922                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             71409                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8508                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9296                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              788                       # Number of indirect misses.
system.cpu.branchPred.lookups                  128199                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   20678                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          961                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      778108                       # Number of instructions committed
system.cpu.committedOps                        834489                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.570749                       # CPI: cycles per instruction
system.cpu.discardedOps                         13936                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             543048                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            129342                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            62115                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1049308                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.388992                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      588                       # number of quiesce instructions executed
system.cpu.numCycles                          2000320                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       588                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  600672     71.98%     71.98% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1997      0.24%     72.22% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::MemRead                 140342     16.82%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 91478     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   834489                       # Class of committed instruction
system.cpu.quiesceCycles                      9535972                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          951012                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          928                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2069                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              249420                       # Transaction distribution
system.membus.trans_dist::ReadResp             250278                       # Transaction distribution
system.membus.trans_dist::WriteReq              88440                       # Transaction distribution
system.membus.trans_dist::WriteResp             88440                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          527                       # Transaction distribution
system.membus.trans_dist::CleanEvict              387                       # Transaction distribution
system.membus.trans_dist::ReadExReq               292                       # Transaction distribution
system.membus.trans_dist::ReadExResp              293                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            275                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           583                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           43                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2517                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        14728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       663552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       663552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 678935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        88576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       107432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21233664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21233664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21358696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            339133                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000115                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010723                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  339094     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      39      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              339133                       # Request fanout histogram
system.membus.reqLayer6.occupancy           760228875                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12422625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              619390                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2325000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           11686250                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1474769145                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1393750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       165888                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       165888                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       502572                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       502572                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9816                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1327104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1327104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1336920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21233664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21233664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21246600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2336567500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.4                       # Network utilization (%)
system.acctest.local_bus.numRequests          1430137                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          665                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1914241983                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1000236000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       248832                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       248832                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        82944                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        82944                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       663552                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       663552                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21233664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21233664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       384027                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       384027    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       384027                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    807873750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1327104000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5308416                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     35717120                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15925248                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     33226752                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       165888                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7768064                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       497664                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4823040                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4217466618                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    736238785                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4953705402                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2399593075                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2208716354                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4608309429                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6617059693                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2944955138                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9562014831                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18816                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17600                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17600                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          275                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          294                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2440992                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       168650                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2609643                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2440992                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2440992                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2440992                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       168650                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2609643                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15925248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          54848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15980096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        33728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5308416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5342144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       248832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              249689                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          527                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        82944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              83471                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2208716354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7607020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2216323373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4677829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    736238785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            740916613                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4677829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2944955138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7607020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2957239987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       527.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    331532.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000368350000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           85                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           85                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              447335                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              88695                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      249688                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      83471                       # Number of write requests accepted
system.mem_ctrls.readBursts                    249688                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    83471                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    246                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5221                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8014109240                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1247210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14561961740                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32128.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58378.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       118                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   232596                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   77477                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                249688                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                83471                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  219996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    244                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        22846                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    932.664274                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   847.506193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.712912                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          653      2.86%      2.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          650      2.85%      5.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          332      1.45%      7.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          382      1.67%      8.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          452      1.98%     10.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          283      1.24%     12.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          319      1.40%     13.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          371      1.62%     15.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19404     84.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        22846                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           85                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2934.623529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1907.562163                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            11     12.94%     12.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           15     17.65%     30.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      3.53%     34.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      3.53%     37.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           29     34.12%     71.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      2.35%     74.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      8.24%     82.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      8.24%     90.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8      9.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            85                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           85                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     982.011765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    848.764836                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    215.758545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              4      4.71%      4.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      4.71%      9.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           77     90.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            85                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15964288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5342144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15980032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5342144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2214.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       740.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2216.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    740.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7210040625                       # Total gap between requests
system.mem_ctrls.avgGap                      21641.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15909632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        54656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        34752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5307392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2206550527.673883438110                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7580390.648919081315                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4819850.260378291830                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 736096763.154053330421                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       248832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          856                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          527                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        82944                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14526842240                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     35119500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18932730250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 123165980875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58380.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41027.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  35925484.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1484929.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11276734.950000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         7870917.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        453730837.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       116026058.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     69050154.600002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     121065140.024998                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     51833227.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       830853070.125006                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        115.233293                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2663605140                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    390084500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4158970860                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1176                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           588                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10136423.469388                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2017586.172290                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          588    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5670500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11978250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             588                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12110625500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   5960217000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       259739                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           259739                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       259739                       # number of overall hits
system.cpu.icache.overall_hits::total          259739                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          275                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            275                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          275                       # number of overall misses
system.cpu.icache.overall_misses::total           275                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11980000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11980000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11980000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11980000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       260014                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       260014                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       260014                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       260014                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001058                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001058                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001058                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001058                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43563.636364                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43563.636364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43563.636364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43563.636364                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          275                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          275                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          275                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          275                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11545375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11545375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11545375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11545375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001058                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001058                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001058                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001058                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41983.181818                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41983.181818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41983.181818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41983.181818                       # average overall mshr miss latency
system.cpu.icache.replacements                    105                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       259739                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          259739                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          275                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           275                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11980000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11980000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       260014                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       260014                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001058                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001058                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43563.636364                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43563.636364                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          275                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          275                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11545375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11545375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001058                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001058                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41983.181818                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41983.181818                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           385.003628                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              657263                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               105                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6259.647619                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   385.003628                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.751960                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.751960                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          388                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          273                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          110                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            520303                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           520303                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       225261                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           225261                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       225261                       # number of overall hits
system.cpu.dcache.overall_hits::total          225261                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1160                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1160                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1160                       # number of overall misses
system.cpu.dcache.overall_misses::total          1160                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     86401625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     86401625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     86401625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     86401625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       226421                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       226421                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       226421                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       226421                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005123                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005123                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005123                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005123                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74484.159483                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74484.159483                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74484.159483                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74484.159483                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          527                       # number of writebacks
system.cpu.dcache.writebacks::total               527                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          285                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          285                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          285                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          285                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          875                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          875                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          875                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          875                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6084                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6084                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     64002000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     64002000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     64002000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     64002000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     12773750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     12773750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003864                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003864                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003864                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003864                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73145.142857                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73145.142857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73145.142857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73145.142857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2099.564431                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2099.564431                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    809                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       140596                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          140596                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          583                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           583                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     44419375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     44419375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       141179                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       141179                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004130                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004130                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76191.037736                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76191.037736                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          583                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          583                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          588                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          588                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     43525000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     43525000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     12773750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     12773750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004130                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004130                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74656.946827                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74656.946827                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21724.064626                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21724.064626                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        84665                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          84665                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          577                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          577                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     41982250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41982250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        85242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        85242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006769                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006769                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72759.532062                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72759.532062                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          285                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          285                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          292                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          292                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5496                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5496                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20477000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20477000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70126.712329                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70126.712329                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           476.827894                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              296413                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               809                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            366.394314                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   476.827894                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.931304                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.931304                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          391                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            906560                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           906560                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18070842500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                18071038125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    383                       # Simulator instruction rate (inst/s)
host_mem_usage                                9672428                       # Number of bytes of host memory used
host_op_rate                                      393                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 36606.86                       # Real time elapsed on the host
host_tick_rate                                 196968                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14019568                       # Number of instructions simulated
sim_ops                                      14372424                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007210                       # Number of seconds simulated
sim_ticks                                  7210378125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.227945                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   56770                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                74474                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                658                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4924                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             71409                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8508                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9296                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              788                       # Number of indirect misses.
system.cpu.branchPred.lookups                  128208                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   20680                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          961                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      778117                       # Number of instructions committed
system.cpu.committedOps                        834504                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.571121                       # CPI: cycles per instruction
system.cpu.discardedOps                         13943                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             543069                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            129342                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            62116                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1049574                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.388935                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      588                       # number of quiesce instructions executed
system.cpu.numCycles                          2000633                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       588                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  600680     71.98%     71.98% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1997      0.24%     72.22% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.22% # Class of committed instruction
system.cpu.op_class_0::MemRead                 140348     16.82%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 91478     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   834504                       # Class of committed instruction
system.cpu.quiesceCycles                      9535972                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          951059                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          929                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2071                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              249420                       # Transaction distribution
system.membus.trans_dist::ReadResp             250279                       # Transaction distribution
system.membus.trans_dist::WriteReq              88440                       # Transaction distribution
system.membus.trans_dist::WriteResp             88440                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          528                       # Transaction distribution
system.membus.trans_dist::CleanEvict              387                       # Transaction distribution
system.membus.trans_dist::ReadExReq               292                       # Transaction distribution
system.membus.trans_dist::ReadExResp              293                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            275                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           584                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           43                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        14731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       663552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       663552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 678938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        88704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        12936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       107560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21233664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21233664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21358824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            339134                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000115                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010723                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  339095     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      39      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              339134                       # Request fanout histogram
system.membus.reqLayer6.occupancy           760235875                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12422625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              619390                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2325000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           11691625                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1474769145                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1393750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       165888                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       165888                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       502572                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       502572                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9816                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1327104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1327104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1336920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        12936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21233664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21233664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21246600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2336567500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.4                       # Network utilization (%)
system.acctest.local_bus.numRequests          1430137                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          665                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1914241983                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1000236000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       248832                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       248832                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        82944                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        82944                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       663552                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       663552                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21233664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21233664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       384027                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       384027    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       384027                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    807873750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1327104000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5308416                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     35717120                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15925248                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     33226752                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       165888                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7768064                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       497664                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4823040                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4217352193                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    736218810                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4953571003                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2399527972                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2208656429                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4608184401                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6616880165                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2944875238                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9561755404                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18816                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17600                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17600                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          275                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          294                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2440926                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       168646                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2609572                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2440926                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2440926                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2440926                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       168646                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2609572                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15925248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          54912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15980160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        33792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5308416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5342208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       248832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              249690                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          528                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        82944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              83472                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2208656429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7615689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2216272118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4686578                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    736218810                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            740905388                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4686578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2944875238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7615689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2957177506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    331532.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000368350000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           85                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           85                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              447339                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              88695                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      249689                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      83472                       # Number of write requests accepted
system.mem_ctrls.readBursts                    249689                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    83472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    246                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5221                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8014219615                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1247215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14562098365                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32128.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58378.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       118                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   232596                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   77477                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                249689                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                83472                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  219996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    244                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        22846                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    932.664274                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   847.506193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.712912                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          653      2.86%      2.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          650      2.85%      5.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          332      1.45%      7.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          382      1.67%      8.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          452      1.98%     10.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          283      1.24%     12.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          319      1.40%     13.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          371      1.62%     15.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19404     84.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        22846                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           85                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2934.623529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1907.562163                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            11     12.94%     12.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           15     17.65%     30.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      3.53%     34.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      3.53%     37.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           29     34.12%     71.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      2.35%     74.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      8.24%     82.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      8.24%     90.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8      9.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            85                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           85                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     982.011765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    848.764836                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    215.758545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              4      4.71%      4.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      4.71%      9.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           77     90.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            85                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15964352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5342144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15980096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5342208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2214.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       740.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2216.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    740.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7210406250                       # Total gap between requests
system.mem_ctrls.avgGap                      21642.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15909632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        54720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        34752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5307392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2206490661.680798053741                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7589061.079927760176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4819719.492866402492                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 736076792.089180469513                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       248832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          857                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          528                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        82944                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14526842240                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     35256125                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18932730250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 123165980875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58380.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41139.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  35857443.66                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1484929.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11277228.375000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         7870917.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        453732656.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       116026058.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     69050154.600002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     121067843.024998                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     51833582.700000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       830858440.800006                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        115.230911                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2663605140                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    390180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4159070985                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1176                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           588                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10136423.469388                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2017586.172290                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          588    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5670500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11978250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             588                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12110821125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   5960217000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       259751                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           259751                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       259751                       # number of overall hits
system.cpu.icache.overall_hits::total          259751                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          275                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            275                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          275                       # number of overall misses
system.cpu.icache.overall_misses::total           275                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11980000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11980000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11980000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11980000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       260026                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       260026                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       260026                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       260026                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001058                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001058                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001058                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001058                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43563.636364                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43563.636364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43563.636364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43563.636364                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          275                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          275                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          275                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          275                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11545375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11545375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11545375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11545375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001058                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001058                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001058                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001058                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41983.181818                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41983.181818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41983.181818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41983.181818                       # average overall mshr miss latency
system.cpu.icache.replacements                    105                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       259751                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          259751                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          275                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           275                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11980000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11980000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       260026                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       260026                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001058                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001058                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43563.636364                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43563.636364                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          275                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          275                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11545375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11545375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001058                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001058                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41983.181818                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41983.181818                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           385.003709                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4214949                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               493                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8549.592292                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   385.003709                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.751960                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.751960                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          388                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          273                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          110                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            520327                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           520327                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       225265                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           225265                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       225265                       # number of overall hits
system.cpu.dcache.overall_hits::total          225265                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1161                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1161                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1161                       # number of overall misses
system.cpu.dcache.overall_misses::total          1161                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     86571625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     86571625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     86571625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     86571625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       226426                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       226426                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       226426                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       226426                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005128                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005128                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005128                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005128                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74566.429802                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74566.429802                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74566.429802                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74566.429802                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          528                       # number of writebacks
system.cpu.dcache.writebacks::total               528                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          285                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          285                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          285                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          285                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          876                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          876                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          876                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          876                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6084                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6084                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     64170625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     64170625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     64170625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     64170625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     12773750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     12773750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003869                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003869                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003869                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003869                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73254.138128                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73254.138128                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73254.138128                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73254.138128                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2099.564431                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2099.564431                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    810                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       140600                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          140600                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          584                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           584                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     44589375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     44589375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       141184                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       141184                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004136                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004136                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76351.669521                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76351.669521                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          584                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          584                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          588                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          588                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     43693625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     43693625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     12773750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     12773750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004136                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004136                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74817.851027                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74817.851027                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21724.064626                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21724.064626                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        84665                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          84665                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          577                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          577                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     41982250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41982250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        85242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        85242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006769                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006769                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72759.532062                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72759.532062                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          285                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          285                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          292                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          292                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5496                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5496                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20477000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20477000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70126.712329                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70126.712329                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           476.828604                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              507662                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1313                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            386.642803                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   476.828604                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.931306                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.931306                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          390                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            906581                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           906581                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18071038125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
