vendor_name = ModelSim
source_file = 1, /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/sumador_1.sv
source_file = 1, /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/sumador_n.sv
source_file = 1, /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/sumador_n_tb.sv
source_file = 1, /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/restador_1.sv
source_file = 1, /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/restador_n.sv
source_file = 1, /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/restador_n_tb.sv
source_file = 1, /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/shift_right.sv
source_file = 1, /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/shigt_right_tb.sv
source_file = 1, /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/shift_left.sv
source_file = 1, /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/shigt_left_tb.sv
source_file = 1, /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv
source_file = 1, /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_tb.sv
source_file = 1, /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/segment7_deco.sv
source_file = 1, /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/bin2bcd.sv
source_file = 1, /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv
source_file = 1, /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_and_1.sv
source_file = 1, /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_or_1.sv
source_file = 1, /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_xor_1.sv
source_file = 1, /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_and_n.sv
source_file = 1, /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/db/Problema1.cbx.xml
design_name = ALU_FPGA
instance = comp, \hex1[0]~output , hex1[0]~output, ALU_FPGA, 1
instance = comp, \hex1[1]~output , hex1[1]~output, ALU_FPGA, 1
instance = comp, \hex1[2]~output , hex1[2]~output, ALU_FPGA, 1
instance = comp, \hex1[3]~output , hex1[3]~output, ALU_FPGA, 1
instance = comp, \hex1[4]~output , hex1[4]~output, ALU_FPGA, 1
instance = comp, \hex1[5]~output , hex1[5]~output, ALU_FPGA, 1
instance = comp, \hex1[6]~output , hex1[6]~output, ALU_FPGA, 1
instance = comp, \hex2[0]~output , hex2[0]~output, ALU_FPGA, 1
instance = comp, \hex2[1]~output , hex2[1]~output, ALU_FPGA, 1
instance = comp, \hex2[2]~output , hex2[2]~output, ALU_FPGA, 1
instance = comp, \hex2[3]~output , hex2[3]~output, ALU_FPGA, 1
instance = comp, \hex2[4]~output , hex2[4]~output, ALU_FPGA, 1
instance = comp, \hex2[5]~output , hex2[5]~output, ALU_FPGA, 1
instance = comp, \hex2[6]~output , hex2[6]~output, ALU_FPGA, 1
instance = comp, \N~output , N~output, ALU_FPGA, 1
instance = comp, \Z~output , Z~output, ALU_FPGA, 1
instance = comp, \C~output , C~output, ALU_FPGA, 1
instance = comp, \V~output , V~output, ALU_FPGA, 1
instance = comp, \a[1]~input , a[1]~input, ALU_FPGA, 1
instance = comp, \op[0]~input , op[0]~input, ALU_FPGA, 1
instance = comp, \op[2]~input , op[2]~input, ALU_FPGA, 1
instance = comp, \a[0]~input , a[0]~input, ALU_FPGA, 1
instance = comp, \op[1]~input , op[1]~input, ALU_FPGA, 1
instance = comp, \b[0]~input , b[0]~input, ALU_FPGA, 1
instance = comp, \Mux4~0 , Mux4~0, ALU_FPGA, 1
instance = comp, \Mux1~0 , Mux1~0, ALU_FPGA, 1
instance = comp, \res[0] , res[0], ALU_FPGA, 1
instance = comp, \b[2]~input , b[2]~input, ALU_FPGA, 1
instance = comp, \b[1]~input , b[1]~input, ALU_FPGA, 1
instance = comp, \suma|a_for[1].sum|c_out~0 , suma|a_for[1].sum|c_out~0, ALU_FPGA, 1
instance = comp, \a[2]~input , a[2]~input, ALU_FPGA, 1
instance = comp, \Mux2~0 , Mux2~0, ALU_FPGA, 1
instance = comp, \a[3]~input , a[3]~input, ALU_FPGA, 1
instance = comp, \b[3]~input , b[3]~input, ALU_FPGA, 1
instance = comp, \resta|a_for[2].res|d~0 , resta|a_for[2].res|d~0, ALU_FPGA, 1
instance = comp, \resta|a_for[1].res|d~0 , resta|a_for[1].res|d~0, ALU_FPGA, 1
instance = comp, \resta|a_for[0].res|d~0 , resta|a_for[0].res|d~0, ALU_FPGA, 1
instance = comp, \resta|a_for[2].res|c_out , resta|a_for[2].res|c_out, ALU_FPGA, 1
instance = comp, \Add0~0 , Add0~0, ALU_FPGA, 1
instance = comp, \Mux2~1 , Mux2~1, ALU_FPGA, 1
instance = comp, \res[2] , res[2], ALU_FPGA, 1
instance = comp, \Mux3~2 , Mux3~2, ALU_FPGA, 1
instance = comp, \Mux3~1 , Mux3~1, ALU_FPGA, 1
instance = comp, \Mux3~3 , Mux3~3, ALU_FPGA, 1
instance = comp, \Mux3~0 , Mux3~0, ALU_FPGA, 1
instance = comp, \Mux3~4 , Mux3~4, ALU_FPGA, 1
instance = comp, \res[1] , res[1], ALU_FPGA, 1
instance = comp, \suma|a_for[2].sum|c_out~0 , suma|a_for[2].sum|c_out~0, ALU_FPGA, 1
instance = comp, \suma|a_for[3].sum|s~0 , suma|a_for[3].sum|s~0, ALU_FPGA, 1
instance = comp, \Add0~1 , Add0~1, ALU_FPGA, 1
instance = comp, \Mux0~0 , Mux0~0, ALU_FPGA, 1
instance = comp, \res[3] , res[3], ALU_FPGA, 1
instance = comp, \bcd_deco|bcd[2]~1 , bcd_deco|bcd[2]~1, ALU_FPGA, 1
instance = comp, \bcd_deco|bcd[1]~0 , bcd_deco|bcd[1]~0, ALU_FPGA, 1
instance = comp, \bcd_deco|bcd[3]~2 , bcd_deco|bcd[3]~2, ALU_FPGA, 1
instance = comp, \seg1|WideOr6~0 , seg1|WideOr6~0, ALU_FPGA, 1
instance = comp, \seg1|WideOr5~0 , seg1|WideOr5~0, ALU_FPGA, 1
instance = comp, \seg1|WideOr4~0 , seg1|WideOr4~0, ALU_FPGA, 1
instance = comp, \seg1|WideOr3~0 , seg1|WideOr3~0, ALU_FPGA, 1
instance = comp, \seg1|WideOr2~0 , seg1|WideOr2~0, ALU_FPGA, 1
instance = comp, \seg1|WideOr1~0 , seg1|WideOr1~0, ALU_FPGA, 1
instance = comp, \seg1|WideOr0~0 , seg1|WideOr0~0, ALU_FPGA, 1
instance = comp, \bcd_deco|LessThan3~0 , bcd_deco|LessThan3~0, ALU_FPGA, 1
instance = comp, \seg2|Decoder0~0 , seg2|Decoder0~0, ALU_FPGA, 1
instance = comp, \bcd_deco|bcd[4]~3 , bcd_deco|bcd[4]~3, ALU_FPGA, 1
instance = comp, \seg2|Decoder0~1 , seg2|Decoder0~1, ALU_FPGA, 1
instance = comp, \seg2|Decoder0~2 , seg2|Decoder0~2, ALU_FPGA, 1
instance = comp, \resta|a_for[3].res|c_out~0 , resta|a_for[3].res|c_out~0, ALU_FPGA, 1
instance = comp, \suma|a_for[3].sum|c_out~0 , suma|a_for[3].sum|c_out~0, ALU_FPGA, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, ALU_FPGA, 1
