
cw570-CW570.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000058f4  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000007dc  20000000  000858f4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          000005c0  200007dc  000860d0  000207dc  2**2
                  ALLOC
  3 .stack        00000400  20080000  20080000  00030000  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  000207dc  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020805  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001e9ee  00000000  00000000  0002085e  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003b6b  00000000  00000000  0003f24c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000859e  00000000  00000000  00042db7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000f90  00000000  00000000  0004b355  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000e40  00000000  00000000  0004c2e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00017b59  00000000  00000000  0004d125  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001174d  00000000  00000000  00064c7e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000583f5  00000000  00000000  000763cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00004344  00000000  00000000  000ce7c0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	00 04 08 20 41 34 08 00 a5 42 08 00 a5 42 08 00     ... A4...B...B..
   80010:	a5 42 08 00 a5 42 08 00 a5 42 08 00 00 00 00 00     .B...B...B......
   80020:	00 00 00 00 00 00 00 00 00 00 00 00 a5 42 08 00     .............B..
   80030:	a5 42 08 00 00 00 00 00 a5 42 08 00 a5 42 08 00     .B.......B...B..
   80040:	a5 42 08 00 a5 42 08 00 a5 42 08 00 a5 42 08 00     .B...B...B...B..
   80050:	a5 42 08 00 a5 42 08 00 a5 42 08 00 a5 42 08 00     .B...B...B...B..
   80060:	a5 42 08 00 a5 42 08 00 05 18 08 00 1d 18 08 00     .B...B..........
   80070:	a5 42 08 00 a5 42 08 00 a5 42 08 00 a5 42 08 00     .B...B...B...B..
   80080:	a5 42 08 00 a5 42 08 00 a5 42 08 00 a5 42 08 00     .B...B...B...B..
   80090:	a5 42 08 00 a5 42 08 00 a5 42 08 00 a5 42 08 00     .B...B...B...B..
   800a0:	a5 42 08 00 a5 42 08 00 a5 42 08 00 a5 42 08 00     .B...B...B...B..
   800b0:	a5 42 08 00 09 1a 08 00 a5 42 08 00                 .B.......B..

000800bc <__do_global_dtors_aux>:
   800bc:	b510      	push	{r4, lr}
   800be:	4c05      	ldr	r4, [pc, #20]	; (800d4 <__do_global_dtors_aux+0x18>)
   800c0:	7823      	ldrb	r3, [r4, #0]
   800c2:	b933      	cbnz	r3, 800d2 <__do_global_dtors_aux+0x16>
   800c4:	4b04      	ldr	r3, [pc, #16]	; (800d8 <__do_global_dtors_aux+0x1c>)
   800c6:	b113      	cbz	r3, 800ce <__do_global_dtors_aux+0x12>
   800c8:	4804      	ldr	r0, [pc, #16]	; (800dc <__do_global_dtors_aux+0x20>)
   800ca:	f3af 8000 	nop.w
   800ce:	2301      	movs	r3, #1
   800d0:	7023      	strb	r3, [r4, #0]
   800d2:	bd10      	pop	{r4, pc}
   800d4:	200007dc 	.word	0x200007dc
   800d8:	00000000 	.word	0x00000000
   800dc:	000858f4 	.word	0x000858f4

000800e0 <frame_dummy>:
   800e0:	4b0c      	ldr	r3, [pc, #48]	; (80114 <frame_dummy+0x34>)
   800e2:	b143      	cbz	r3, 800f6 <frame_dummy+0x16>
   800e4:	480c      	ldr	r0, [pc, #48]	; (80118 <frame_dummy+0x38>)
   800e6:	b510      	push	{r4, lr}
   800e8:	490c      	ldr	r1, [pc, #48]	; (8011c <frame_dummy+0x3c>)
   800ea:	f3af 8000 	nop.w
   800ee:	480c      	ldr	r0, [pc, #48]	; (80120 <frame_dummy+0x40>)
   800f0:	6803      	ldr	r3, [r0, #0]
   800f2:	b923      	cbnz	r3, 800fe <frame_dummy+0x1e>
   800f4:	bd10      	pop	{r4, pc}
   800f6:	480a      	ldr	r0, [pc, #40]	; (80120 <frame_dummy+0x40>)
   800f8:	6803      	ldr	r3, [r0, #0]
   800fa:	b933      	cbnz	r3, 8010a <frame_dummy+0x2a>
   800fc:	4770      	bx	lr
   800fe:	4b09      	ldr	r3, [pc, #36]	; (80124 <frame_dummy+0x44>)
   80100:	2b00      	cmp	r3, #0
   80102:	d0f7      	beq.n	800f4 <frame_dummy+0x14>
   80104:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80108:	4718      	bx	r3
   8010a:	4b06      	ldr	r3, [pc, #24]	; (80124 <frame_dummy+0x44>)
   8010c:	2b00      	cmp	r3, #0
   8010e:	d0f5      	beq.n	800fc <frame_dummy+0x1c>
   80110:	4718      	bx	r3
   80112:	bf00      	nop
   80114:	00000000 	.word	0x00000000
   80118:	000858f4 	.word	0x000858f4
   8011c:	200007e0 	.word	0x200007e0
   80120:	000858f4 	.word	0x000858f4
   80124:	00000000 	.word	0x00000000

00080128 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
   80128:	b580      	push	{r7, lr}
   8012a:	b082      	sub	sp, #8
   8012c:	af00      	add	r7, sp, #0
   8012e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   80130:	687b      	ldr	r3, [r7, #4]
   80132:	2b07      	cmp	r3, #7
   80134:	d82e      	bhi.n	80194 <osc_enable+0x6c>
   80136:	a201      	add	r2, pc, #4	; (adr r2, 8013c <osc_enable+0x14>)
   80138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   8013c:	00080193 	.word	0x00080193
   80140:	0008015d 	.word	0x0008015d
   80144:	00080165 	.word	0x00080165
   80148:	0008016d 	.word	0x0008016d
   8014c:	00080175 	.word	0x00080175
   80150:	0008017d 	.word	0x0008017d
   80154:	00080185 	.word	0x00080185
   80158:	0008018d 	.word	0x0008018d
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
   8015c:	2000      	movs	r0, #0
   8015e:	4b0f      	ldr	r3, [pc, #60]	; (8019c <osc_enable+0x74>)
   80160:	4798      	blx	r3
		break;
   80162:	e017      	b.n	80194 <osc_enable+0x6c>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
   80164:	2001      	movs	r0, #1
   80166:	4b0d      	ldr	r3, [pc, #52]	; (8019c <osc_enable+0x74>)
   80168:	4798      	blx	r3
		break;
   8016a:	e013      	b.n	80194 <osc_enable+0x6c>


	case OSC_MAINCK_4M_RC:
		pmc_osc_enable_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
   8016c:	2000      	movs	r0, #0
   8016e:	4b0c      	ldr	r3, [pc, #48]	; (801a0 <osc_enable+0x78>)
   80170:	4798      	blx	r3
		break;
   80172:	e00f      	b.n	80194 <osc_enable+0x6c>

	case OSC_MAINCK_8M_RC:
		pmc_osc_enable_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
   80174:	2010      	movs	r0, #16
   80176:	4b0a      	ldr	r3, [pc, #40]	; (801a0 <osc_enable+0x78>)
   80178:	4798      	blx	r3
		break;
   8017a:	e00b      	b.n	80194 <osc_enable+0x6c>

	case OSC_MAINCK_12M_RC:
		pmc_osc_enable_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
   8017c:	2020      	movs	r0, #32
   8017e:	4b08      	ldr	r3, [pc, #32]	; (801a0 <osc_enable+0x78>)
   80180:	4798      	blx	r3
		break;
   80182:	e007      	b.n	80194 <osc_enable+0x6c>


	case OSC_MAINCK_XTAL:
		pmc_osc_enable_main_xtal(pmc_us_to_moscxtst(
   80184:	203e      	movs	r0, #62	; 0x3e
   80186:	4b07      	ldr	r3, [pc, #28]	; (801a4 <osc_enable+0x7c>)
   80188:	4798      	blx	r3
				BOARD_OSC_STARTUP_US, OSC_SLCK_32K_RC_HZ));
		break;
   8018a:	e003      	b.n	80194 <osc_enable+0x6c>

	case OSC_MAINCK_BYPASS:
		pmc_osc_bypass_main_xtal();
   8018c:	4b06      	ldr	r3, [pc, #24]	; (801a8 <osc_enable+0x80>)
   8018e:	4798      	blx	r3
		break;
   80190:	e000      	b.n	80194 <osc_enable+0x6c>
		break;
   80192:	bf00      	nop
	}
}
   80194:	bf00      	nop
   80196:	3708      	adds	r7, #8
   80198:	46bd      	mov	sp, r7
   8019a:	bd80      	pop	{r7, pc}
   8019c:	00083939 	.word	0x00083939
   801a0:	000839a5 	.word	0x000839a5
   801a4:	00083a19 	.word	0x00083a19
   801a8:	00083a65 	.word	0x00083a65

000801ac <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
   801ac:	b580      	push	{r7, lr}
   801ae:	b082      	sub	sp, #8
   801b0:	af00      	add	r7, sp, #0
   801b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   801b4:	687b      	ldr	r3, [r7, #4]
   801b6:	2b07      	cmp	r3, #7
   801b8:	d82f      	bhi.n	8021a <osc_is_ready+0x6e>
   801ba:	a201      	add	r2, pc, #4	; (adr r2, 801c0 <osc_is_ready+0x14>)
   801bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   801c0:	000801e1 	.word	0x000801e1
   801c4:	000801e5 	.word	0x000801e5
   801c8:	000801e5 	.word	0x000801e5
   801cc:	000801f7 	.word	0x000801f7
   801d0:	000801f7 	.word	0x000801f7
   801d4:	000801f7 	.word	0x000801f7
   801d8:	00080209 	.word	0x00080209
   801dc:	00080209 	.word	0x00080209
	case OSC_SLCK_32K_RC:
		return 1;
   801e0:	2301      	movs	r3, #1
   801e2:	e01b      	b.n	8021c <osc_is_ready+0x70>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
   801e4:	4b0f      	ldr	r3, [pc, #60]	; (80224 <osc_is_ready+0x78>)
   801e6:	4798      	blx	r3
   801e8:	4603      	mov	r3, r0
   801ea:	2b00      	cmp	r3, #0
   801ec:	bf14      	ite	ne
   801ee:	2301      	movne	r3, #1
   801f0:	2300      	moveq	r3, #0
   801f2:	b2db      	uxtb	r3, r3
   801f4:	e012      	b.n	8021c <osc_is_ready+0x70>

	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
		return pmc_osc_is_ready_fastrc();
   801f6:	4b0c      	ldr	r3, [pc, #48]	; (80228 <osc_is_ready+0x7c>)
   801f8:	4798      	blx	r3
   801fa:	4603      	mov	r3, r0
   801fc:	2b00      	cmp	r3, #0
   801fe:	bf14      	ite	ne
   80200:	2301      	movne	r3, #1
   80202:	2300      	moveq	r3, #0
   80204:	b2db      	uxtb	r3, r3
   80206:	e009      	b.n	8021c <osc_is_ready+0x70>

	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_main_xtal();
   80208:	4b08      	ldr	r3, [pc, #32]	; (8022c <osc_is_ready+0x80>)
   8020a:	4798      	blx	r3
   8020c:	4603      	mov	r3, r0
   8020e:	2b00      	cmp	r3, #0
   80210:	bf14      	ite	ne
   80212:	2301      	movne	r3, #1
   80214:	2300      	moveq	r3, #0
   80216:	b2db      	uxtb	r3, r3
   80218:	e000      	b.n	8021c <osc_is_ready+0x70>
	}

	return 0;
   8021a:	2300      	movs	r3, #0
}
   8021c:	4618      	mov	r0, r3
   8021e:	3708      	adds	r7, #8
   80220:	46bd      	mov	sp, r7
   80222:	bd80      	pop	{r7, pc}
   80224:	00083971 	.word	0x00083971
   80228:	00083a01 	.word	0x00083a01
   8022c:	00083ab1 	.word	0x00083ab1

00080230 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
   80230:	b480      	push	{r7}
   80232:	b083      	sub	sp, #12
   80234:	af00      	add	r7, sp, #0
   80236:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   80238:	687b      	ldr	r3, [r7, #4]
   8023a:	2b07      	cmp	r3, #7
   8023c:	d823      	bhi.n	80286 <osc_get_rate+0x56>
   8023e:	a201      	add	r2, pc, #4	; (adr r2, 80244 <osc_get_rate+0x14>)
   80240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80244:	00080265 	.word	0x00080265
   80248:	0008026b 	.word	0x0008026b
   8024c:	0008026f 	.word	0x0008026f
   80250:	00080273 	.word	0x00080273
   80254:	00080277 	.word	0x00080277
   80258:	0008027b 	.word	0x0008027b
   8025c:	0008027f 	.word	0x0008027f
   80260:	00080283 	.word	0x00080283
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
   80264:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   80268:	e00e      	b.n	80288 <osc_get_rate+0x58>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
   8026a:	2300      	movs	r3, #0
   8026c:	e00c      	b.n	80288 <osc_get_rate+0x58>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
   8026e:	2300      	movs	r3, #0
   80270:	e00a      	b.n	80288 <osc_get_rate+0x58>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
   80272:	4b08      	ldr	r3, [pc, #32]	; (80294 <osc_get_rate+0x64>)
   80274:	e008      	b.n	80288 <osc_get_rate+0x58>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
   80276:	4b08      	ldr	r3, [pc, #32]	; (80298 <osc_get_rate+0x68>)
   80278:	e006      	b.n	80288 <osc_get_rate+0x58>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
   8027a:	4b08      	ldr	r3, [pc, #32]	; (8029c <osc_get_rate+0x6c>)
   8027c:	e004      	b.n	80288 <osc_get_rate+0x58>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
   8027e:	4b07      	ldr	r3, [pc, #28]	; (8029c <osc_get_rate+0x6c>)
   80280:	e002      	b.n	80288 <osc_get_rate+0x58>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
   80282:	4b06      	ldr	r3, [pc, #24]	; (8029c <osc_get_rate+0x6c>)
   80284:	e000      	b.n	80288 <osc_get_rate+0x58>
	}

	return 0;
   80286:	2300      	movs	r3, #0
}
   80288:	4618      	mov	r0, r3
   8028a:	370c      	adds	r7, #12
   8028c:	46bd      	mov	sp, r7
   8028e:	bc80      	pop	{r7}
   80290:	4770      	bx	lr
   80292:	bf00      	nop
   80294:	003d0900 	.word	0x003d0900
   80298:	007a1200 	.word	0x007a1200
   8029c:	00b71b00 	.word	0x00b71b00

000802a0 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
   802a0:	b580      	push	{r7, lr}
   802a2:	b082      	sub	sp, #8
   802a4:	af00      	add	r7, sp, #0
   802a6:	4603      	mov	r3, r0
   802a8:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
   802aa:	bf00      	nop
   802ac:	79fb      	ldrb	r3, [r7, #7]
   802ae:	4618      	mov	r0, r3
   802b0:	4b05      	ldr	r3, [pc, #20]	; (802c8 <osc_wait_ready+0x28>)
   802b2:	4798      	blx	r3
   802b4:	4603      	mov	r3, r0
   802b6:	f083 0301 	eor.w	r3, r3, #1
   802ba:	b2db      	uxtb	r3, r3
   802bc:	2b00      	cmp	r3, #0
   802be:	d1f5      	bne.n	802ac <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
   802c0:	bf00      	nop
   802c2:	3708      	adds	r7, #8
   802c4:	46bd      	mov	sp, r7
   802c6:	bd80      	pop	{r7, pc}
   802c8:	000801ad 	.word	0x000801ad

000802cc <pll_config_init>:
 *       hardware mul+1 is hidden in this implementation. Use mul as mul
 *       effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
   802cc:	b580      	push	{r7, lr}
   802ce:	b086      	sub	sp, #24
   802d0:	af00      	add	r7, sp, #0
   802d2:	60f8      	str	r0, [r7, #12]
   802d4:	607a      	str	r2, [r7, #4]
   802d6:	603b      	str	r3, [r7, #0]
   802d8:	460b      	mov	r3, r1
   802da:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
   802dc:	687b      	ldr	r3, [r7, #4]
   802de:	2b00      	cmp	r3, #0
   802e0:	d107      	bne.n	802f2 <pll_config_init+0x26>
   802e2:	683b      	ldr	r3, [r7, #0]
   802e4:	2b00      	cmp	r3, #0
   802e6:	d104      	bne.n	802f2 <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
   802e8:	68fb      	ldr	r3, [r7, #12]
   802ea:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
   802ee:	601a      	str	r2, [r3, #0]
   802f0:	e019      	b.n	80326 <pll_config_init+0x5a>
	} else { /* PLLA */
		/* Calculate internal VCO frequency */
		vco_hz = osc_get_rate(e_src) / ul_div;
   802f2:	7afb      	ldrb	r3, [r7, #11]
   802f4:	4618      	mov	r0, r3
   802f6:	4b0e      	ldr	r3, [pc, #56]	; (80330 <pll_config_init+0x64>)
   802f8:	4798      	blx	r3
   802fa:	4602      	mov	r2, r0
   802fc:	687b      	ldr	r3, [r7, #4]
   802fe:	fbb2 f3f3 	udiv	r3, r2, r3
   80302:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_INPUT_MIN_HZ);
		Assert(vco_hz <= PLL_INPUT_MAX_HZ);

		vco_hz *= ul_mul;
   80304:	697b      	ldr	r3, [r7, #20]
   80306:	683a      	ldr	r2, [r7, #0]
   80308:	fb02 f303 	mul.w	r3, r2, r3
   8030c:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
		Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

		/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) |
   8030e:	683b      	ldr	r3, [r7, #0]
   80310:	3b01      	subs	r3, #1
   80312:	041a      	lsls	r2, r3, #16
   80314:	4b07      	ldr	r3, [pc, #28]	; (80334 <pll_config_init+0x68>)
   80316:	4013      	ands	r3, r2
			CKGR_PLLAR_DIVA(ul_div) |
   80318:	687a      	ldr	r2, [r7, #4]
   8031a:	b2d2      	uxtb	r2, r2
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) |
   8031c:	4313      	orrs	r3, r2
			CKGR_PLLAR_DIVA(ul_div) |
   8031e:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) |
   80322:	68fb      	ldr	r3, [r7, #12]
   80324:	601a      	str	r2, [r3, #0]
			CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	}
}
   80326:	bf00      	nop
   80328:	3718      	adds	r7, #24
   8032a:	46bd      	mov	sp, r7
   8032c:	bd80      	pop	{r7, pc}
   8032e:	bf00      	nop
   80330:	00080231 	.word	0x00080231
   80334:	07ff0000 	.word	0x07ff0000

00080338 <pll_enable>:
	}
}

static inline void pll_enable(const struct pll_config *p_cfg,
		uint32_t ul_pll_id)
{
   80338:	b580      	push	{r7, lr}
   8033a:	b082      	sub	sp, #8
   8033c:	af00      	add	r7, sp, #0
   8033e:	6078      	str	r0, [r7, #4]
   80340:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
   80342:	683b      	ldr	r3, [r7, #0]
   80344:	2b00      	cmp	r3, #0
   80346:	d108      	bne.n	8035a <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
   80348:	4b09      	ldr	r3, [pc, #36]	; (80370 <pll_enable+0x38>)
   8034a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   8034c:	4a09      	ldr	r2, [pc, #36]	; (80374 <pll_enable+0x3c>)
   8034e:	687b      	ldr	r3, [r7, #4]
   80350:	681b      	ldr	r3, [r3, #0]
   80352:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   80356:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
   80358:	e005      	b.n	80366 <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
   8035a:	4a06      	ldr	r2, [pc, #24]	; (80374 <pll_enable+0x3c>)
   8035c:	687b      	ldr	r3, [r7, #4]
   8035e:	681b      	ldr	r3, [r3, #0]
   80360:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80364:	61d3      	str	r3, [r2, #28]
}
   80366:	bf00      	nop
   80368:	3708      	adds	r7, #8
   8036a:	46bd      	mov	sp, r7
   8036c:	bd80      	pop	{r7, pc}
   8036e:	bf00      	nop
   80370:	00083b21 	.word	0x00083b21
   80374:	400e0400 	.word	0x400e0400

00080378 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
   80378:	b580      	push	{r7, lr}
   8037a:	b082      	sub	sp, #8
   8037c:	af00      	add	r7, sp, #0
   8037e:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
   80380:	687b      	ldr	r3, [r7, #4]
   80382:	2b00      	cmp	r3, #0
   80384:	d103      	bne.n	8038e <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
   80386:	4b05      	ldr	r3, [pc, #20]	; (8039c <pll_is_locked+0x24>)
   80388:	4798      	blx	r3
   8038a:	4603      	mov	r3, r0
   8038c:	e002      	b.n	80394 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
   8038e:	4b04      	ldr	r3, [pc, #16]	; (803a0 <pll_is_locked+0x28>)
   80390:	4798      	blx	r3
   80392:	4603      	mov	r3, r0
	}
}
   80394:	4618      	mov	r0, r3
   80396:	3708      	adds	r7, #8
   80398:	46bd      	mov	sp, r7
   8039a:	bd80      	pop	{r7, pc}
   8039c:	00083b39 	.word	0x00083b39
   803a0:	00083b6d 	.word	0x00083b6d

000803a4 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
   803a4:	b580      	push	{r7, lr}
   803a6:	b082      	sub	sp, #8
   803a8:	af00      	add	r7, sp, #0
   803aa:	4603      	mov	r3, r0
   803ac:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
   803ae:	79fb      	ldrb	r3, [r7, #7]
   803b0:	3b03      	subs	r3, #3
   803b2:	2b04      	cmp	r3, #4
   803b4:	d808      	bhi.n	803c8 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
   803b6:	79fb      	ldrb	r3, [r7, #7]
   803b8:	4618      	mov	r0, r3
   803ba:	4b06      	ldr	r3, [pc, #24]	; (803d4 <pll_enable_source+0x30>)
   803bc:	4798      	blx	r3
		osc_wait_ready(e_src);
   803be:	79fb      	ldrb	r3, [r7, #7]
   803c0:	4618      	mov	r0, r3
   803c2:	4b05      	ldr	r3, [pc, #20]	; (803d8 <pll_enable_source+0x34>)
   803c4:	4798      	blx	r3
		break;
   803c6:	e000      	b.n	803ca <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
   803c8:	bf00      	nop
	}
}
   803ca:	bf00      	nop
   803cc:	3708      	adds	r7, #8
   803ce:	46bd      	mov	sp, r7
   803d0:	bd80      	pop	{r7, pc}
   803d2:	bf00      	nop
   803d4:	00080129 	.word	0x00080129
   803d8:	000802a1 	.word	0x000802a1

000803dc <pll_enable_config_defaults>:

static inline void pll_enable_config_defaults(unsigned int ul_pll_id)
{
   803dc:	b590      	push	{r4, r7, lr}
   803de:	b085      	sub	sp, #20
   803e0:	af00      	add	r7, sp, #0
   803e2:	6078      	str	r0, [r7, #4]
	struct pll_config pllcfg;

	if (pll_is_locked(ul_pll_id)) {
   803e4:	6878      	ldr	r0, [r7, #4]
   803e6:	4b21      	ldr	r3, [pc, #132]	; (8046c <pll_enable_config_defaults+0x90>)
   803e8:	4798      	blx	r3
   803ea:	4603      	mov	r3, r0
   803ec:	2b00      	cmp	r3, #0
   803ee:	d138      	bne.n	80462 <pll_enable_config_defaults+0x86>
		return; // Pll already running
	}
	switch (ul_pll_id) {
   803f0:	687b      	ldr	r3, [r7, #4]
   803f2:	2b00      	cmp	r3, #0
   803f4:	d002      	beq.n	803fc <pll_enable_config_defaults+0x20>
   803f6:	2b01      	cmp	r3, #1
   803f8:	d015      	beq.n	80426 <pll_enable_config_defaults+0x4a>
				CONFIG_PLL1_MUL);
		break;
#endif
	default:
		Assert(false);
		break;
   803fa:	e024      	b.n	80446 <pll_enable_config_defaults+0x6a>
		pll_enable_source(CONFIG_PLL0_SOURCE);
   803fc:	2006      	movs	r0, #6
   803fe:	4b1c      	ldr	r3, [pc, #112]	; (80470 <pll_enable_config_defaults+0x94>)
   80400:	4798      	blx	r3
			pmc_mainck_osc_select(CKGR_MOR_MOSCSEL);
   80402:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   80406:	4b1b      	ldr	r3, [pc, #108]	; (80474 <pll_enable_config_defaults+0x98>)
   80408:	4798      	blx	r3
			while(!pmc_osc_is_ready_mainck());
   8040a:	bf00      	nop
   8040c:	4b1a      	ldr	r3, [pc, #104]	; (80478 <pll_enable_config_defaults+0x9c>)
   8040e:	4798      	blx	r3
   80410:	4603      	mov	r3, r0
   80412:	2b00      	cmp	r3, #0
   80414:	d0fa      	beq.n	8040c <pll_enable_config_defaults+0x30>
		pll_config_init(&pllcfg,
   80416:	f107 000c 	add.w	r0, r7, #12
   8041a:	2310      	movs	r3, #16
   8041c:	2201      	movs	r2, #1
   8041e:	2106      	movs	r1, #6
   80420:	4c16      	ldr	r4, [pc, #88]	; (8047c <pll_enable_config_defaults+0xa0>)
   80422:	47a0      	blx	r4
		break;
   80424:	e00f      	b.n	80446 <pll_enable_config_defaults+0x6a>
		if (pmc_osc_is_bypassed_main_xtal()) {
   80426:	4b16      	ldr	r3, [pc, #88]	; (80480 <pll_enable_config_defaults+0xa4>)
   80428:	4798      	blx	r3
   8042a:	4603      	mov	r3, r0
   8042c:	2b00      	cmp	r3, #0
   8042e:	d102      	bne.n	80436 <pll_enable_config_defaults+0x5a>
			pll_enable_source(CONFIG_PLL1_SOURCE);
   80430:	2006      	movs	r0, #6
   80432:	4b0f      	ldr	r3, [pc, #60]	; (80470 <pll_enable_config_defaults+0x94>)
   80434:	4798      	blx	r3
		pll_config_init(&pllcfg,
   80436:	f107 000c 	add.w	r0, r7, #12
   8043a:	2300      	movs	r3, #0
   8043c:	2200      	movs	r2, #0
   8043e:	2106      	movs	r1, #6
   80440:	4c0e      	ldr	r4, [pc, #56]	; (8047c <pll_enable_config_defaults+0xa0>)
   80442:	47a0      	blx	r4
		break;
   80444:	bf00      	nop
	}
	pll_enable(&pllcfg, ul_pll_id);
   80446:	f107 030c 	add.w	r3, r7, #12
   8044a:	6879      	ldr	r1, [r7, #4]
   8044c:	4618      	mov	r0, r3
   8044e:	4b0d      	ldr	r3, [pc, #52]	; (80484 <pll_enable_config_defaults+0xa8>)
   80450:	4798      	blx	r3
	while (!pll_is_locked(ul_pll_id));
   80452:	bf00      	nop
   80454:	6878      	ldr	r0, [r7, #4]
   80456:	4b05      	ldr	r3, [pc, #20]	; (8046c <pll_enable_config_defaults+0x90>)
   80458:	4798      	blx	r3
   8045a:	4603      	mov	r3, r0
   8045c:	2b00      	cmp	r3, #0
   8045e:	d0f9      	beq.n	80454 <pll_enable_config_defaults+0x78>
   80460:	e000      	b.n	80464 <pll_enable_config_defaults+0x88>
		return; // Pll already running
   80462:	bf00      	nop
}
   80464:	3714      	adds	r7, #20
   80466:	46bd      	mov	sp, r7
   80468:	bd90      	pop	{r4, r7, pc}
   8046a:	bf00      	nop
   8046c:	00080379 	.word	0x00080379
   80470:	000803a5 	.word	0x000803a5
   80474:	00083ae1 	.word	0x00083ae1
   80478:	00083ac9 	.word	0x00083ac9
   8047c:	000802cd 	.word	0x000802cd
   80480:	00083a99 	.word	0x00083a99
   80484:	00080339 	.word	0x00080339

00080488 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
   80488:	b480      	push	{r7}
   8048a:	b08d      	sub	sp, #52	; 0x34
   8048c:	af00      	add	r7, sp, #0
   8048e:	6078      	str	r0, [r7, #4]
   80490:	6039      	str	r1, [r7, #0]
   80492:	687b      	ldr	r3, [r7, #4]
   80494:	62fb      	str	r3, [r7, #44]	; 0x2c
   80496:	683b      	ldr	r3, [r7, #0]
   80498:	62bb      	str	r3, [r7, #40]	; 0x28
   8049a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   8049c:	627b      	str	r3, [r7, #36]	; 0x24
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   8049e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   804a0:	095a      	lsrs	r2, r3, #5
   804a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   804a4:	623b      	str	r3, [r7, #32]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   804a6:	6a3b      	ldr	r3, [r7, #32]
   804a8:	f003 031f 	and.w	r3, r3, #31
   804ac:	2101      	movs	r1, #1
   804ae:	fa01 f303 	lsl.w	r3, r1, r3
   804b2:	61fa      	str	r2, [r7, #28]
   804b4:	61bb      	str	r3, [r7, #24]
   804b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
   804b8:	617b      	str	r3, [r7, #20]
   804ba:	69fb      	ldr	r3, [r7, #28]
   804bc:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   804be:	693b      	ldr	r3, [r7, #16]
   804c0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   804c4:	f203 7306 	addw	r3, r3, #1798	; 0x706
   804c8:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
   804ca:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
   804cc:	697b      	ldr	r3, [r7, #20]
   804ce:	f003 0308 	and.w	r3, r3, #8
   804d2:	2b00      	cmp	r3, #0
   804d4:	d003      	beq.n	804de <ioport_set_pin_mode+0x56>
		base->PIO_PUER = mask;
   804d6:	68fb      	ldr	r3, [r7, #12]
   804d8:	69ba      	ldr	r2, [r7, #24]
   804da:	665a      	str	r2, [r3, #100]	; 0x64
   804dc:	e002      	b.n	804e4 <ioport_set_pin_mode+0x5c>
	} else {
		base->PIO_PUDR = mask;
   804de:	68fb      	ldr	r3, [r7, #12]
   804e0:	69ba      	ldr	r2, [r7, #24]
   804e2:	661a      	str	r2, [r3, #96]	; 0x60
	} else {
		base->PIO_PPDDR = mask;
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
   804e4:	697b      	ldr	r3, [r7, #20]
   804e6:	f003 0320 	and.w	r3, r3, #32
   804ea:	2b00      	cmp	r3, #0
   804ec:	d003      	beq.n	804f6 <ioport_set_pin_mode+0x6e>
		base->PIO_MDER = mask;
   804ee:	68fb      	ldr	r3, [r7, #12]
   804f0:	69ba      	ldr	r2, [r7, #24]
   804f2:	651a      	str	r2, [r3, #80]	; 0x50
   804f4:	e002      	b.n	804fc <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_MDDR = mask;
   804f6:	68fb      	ldr	r3, [r7, #12]
   804f8:	69ba      	ldr	r2, [r7, #24]
   804fa:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
   804fc:	697b      	ldr	r3, [r7, #20]
   804fe:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   80502:	2b00      	cmp	r3, #0
   80504:	d003      	beq.n	8050e <ioport_set_pin_mode+0x86>
		base->PIO_IFER = mask;
   80506:	68fb      	ldr	r3, [r7, #12]
   80508:	69ba      	ldr	r2, [r7, #24]
   8050a:	621a      	str	r2, [r3, #32]
   8050c:	e002      	b.n	80514 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_IFDR = mask;
   8050e:	68fb      	ldr	r3, [r7, #12]
   80510:	69ba      	ldr	r2, [r7, #24]
   80512:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
   80514:	697b      	ldr	r3, [r7, #20]
   80516:	f003 0380 	and.w	r3, r3, #128	; 0x80
   8051a:	2b00      	cmp	r3, #0
   8051c:	d004      	beq.n	80528 <ioport_set_pin_mode+0xa0>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
   8051e:	68fb      	ldr	r3, [r7, #12]
   80520:	69ba      	ldr	r2, [r7, #24]
   80522:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
   80526:	e003      	b.n	80530 <ioport_set_pin_mode+0xa8>
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   80528:	68fb      	ldr	r3, [r7, #12]
   8052a:	69ba      	ldr	r2, [r7, #24]
   8052c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_IFSCDR = mask;
#endif
	}

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
   80530:	697b      	ldr	r3, [r7, #20]
   80532:	f003 0301 	and.w	r3, r3, #1
   80536:	2b00      	cmp	r3, #0
   80538:	d006      	beq.n	80548 <ioport_set_pin_mode+0xc0>
		base->PIO_ABSR |= mask;
   8053a:	68fb      	ldr	r3, [r7, #12]
   8053c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   8053e:	69bb      	ldr	r3, [r7, #24]
   80540:	431a      	orrs	r2, r3
   80542:	68fb      	ldr	r3, [r7, #12]
   80544:	671a      	str	r2, [r3, #112]	; 0x70
	arch_ioport_set_pin_mode(pin, mode);
}
   80546:	e006      	b.n	80556 <ioport_set_pin_mode+0xce>
	} else {
		base->PIO_ABSR &= ~mask;
   80548:	68fb      	ldr	r3, [r7, #12]
   8054a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   8054c:	69bb      	ldr	r3, [r7, #24]
   8054e:	43db      	mvns	r3, r3
   80550:	401a      	ands	r2, r3
   80552:	68fb      	ldr	r3, [r7, #12]
   80554:	671a      	str	r2, [r3, #112]	; 0x70
   80556:	bf00      	nop
   80558:	3734      	adds	r7, #52	; 0x34
   8055a:	46bd      	mov	sp, r7
   8055c:	bc80      	pop	{r7}
   8055e:	4770      	bx	lr

00080560 <sleepmgr_sleep>:
#endif /* CONFIG_SLEEPMGR_ENABLE */
//! @}


static inline void sleepmgr_sleep(const enum sleepmgr_mode sleep_mode)
{
   80560:	b580      	push	{r7, lr}
   80562:	b082      	sub	sp, #8
   80564:	af00      	add	r7, sp, #0
   80566:	4603      	mov	r3, r0
   80568:	71fb      	strb	r3, [r7, #7]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   8056a:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   8056c:	f3bf 8f5f 	dmb	sy
	Assert(sleep_mode != SLEEPMGR_ACTIVE);
#ifdef CONFIG_SLEEPMGR_ENABLE
	cpu_irq_disable();
   80570:	4b05      	ldr	r3, [pc, #20]	; (80588 <sleepmgr_sleep+0x28>)
   80572:	2200      	movs	r2, #0
   80574:	701a      	strb	r2, [r3, #0]

	// Atomically enable the global interrupts and enter the sleep mode.
	pmc_sleep(sleep_mode);
   80576:	79fb      	ldrb	r3, [r7, #7]
   80578:	4618      	mov	r0, r3
   8057a:	4b04      	ldr	r3, [pc, #16]	; (8058c <sleepmgr_sleep+0x2c>)
   8057c:	4798      	blx	r3
#else
	UNUSED(sleep_mode);
	cpu_irq_enable();
#endif /* CONFIG_SLEEPMGR_ENABLE */

}
   8057e:	bf00      	nop
   80580:	3708      	adds	r7, #8
   80582:	46bd      	mov	sp, r7
   80584:	bd80      	pop	{r7, pc}
   80586:	bf00      	nop
   80588:	2000031a 	.word	0x2000031a
   8058c:	00085061 	.word	0x00085061

00080590 <sleepmgr_init>:
 * Sets all lock counts to 0, except the very last one, which is set to 1. This
 * is done to simplify the algorithm for finding the deepest allowable sleep
 * mode in \ref sleepmgr_enter_sleep.
 */
static inline void sleepmgr_init(void)
{
   80590:	b480      	push	{r7}
   80592:	b083      	sub	sp, #12
   80594:	af00      	add	r7, sp, #0
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
   80596:	2300      	movs	r3, #0
   80598:	71fb      	strb	r3, [r7, #7]
   8059a:	e006      	b.n	805aa <sleepmgr_init+0x1a>
		sleepmgr_locks[i] = 0;
   8059c:	79fb      	ldrb	r3, [r7, #7]
   8059e:	4a08      	ldr	r2, [pc, #32]	; (805c0 <sleepmgr_init+0x30>)
   805a0:	2100      	movs	r1, #0
   805a2:	54d1      	strb	r1, [r2, r3]
	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
   805a4:	79fb      	ldrb	r3, [r7, #7]
   805a6:	3301      	adds	r3, #1
   805a8:	71fb      	strb	r3, [r7, #7]
   805aa:	79fb      	ldrb	r3, [r7, #7]
   805ac:	2b04      	cmp	r3, #4
   805ae:	d9f5      	bls.n	8059c <sleepmgr_init+0xc>
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
   805b0:	4b03      	ldr	r3, [pc, #12]	; (805c0 <sleepmgr_init+0x30>)
   805b2:	2201      	movs	r2, #1
   805b4:	715a      	strb	r2, [r3, #5]
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
   805b6:	bf00      	nop
   805b8:	370c      	adds	r7, #12
   805ba:	46bd      	mov	sp, r7
   805bc:	bc80      	pop	{r7}
   805be:	4770      	bx	lr
   805c0:	20000d70 	.word	0x20000d70

000805c4 <sleepmgr_get_sleep_mode>:
 * Searches through the sleep mode lock counts, starting at the shallowest sleep
 * mode, until the first non-zero lock count is found. The deepest allowable
 * sleep mode is then returned.
 */
static inline enum sleepmgr_mode sleepmgr_get_sleep_mode(void)
{
   805c4:	b480      	push	{r7}
   805c6:	b083      	sub	sp, #12
   805c8:	af00      	add	r7, sp, #0
	enum sleepmgr_mode sleep_mode = SLEEPMGR_ACTIVE;
   805ca:	2300      	movs	r3, #0
   805cc:	71fb      	strb	r3, [r7, #7]

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;
   805ce:	4b09      	ldr	r3, [pc, #36]	; (805f4 <sleepmgr_get_sleep_mode+0x30>)
   805d0:	603b      	str	r3, [r7, #0]

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
   805d2:	e005      	b.n	805e0 <sleepmgr_get_sleep_mode+0x1c>
		lock_ptr++;
   805d4:	683b      	ldr	r3, [r7, #0]
   805d6:	3301      	adds	r3, #1
   805d8:	603b      	str	r3, [r7, #0]
		sleep_mode = (enum sleepmgr_mode)(sleep_mode + 1);
   805da:	79fb      	ldrb	r3, [r7, #7]
   805dc:	3301      	adds	r3, #1
   805de:	71fb      	strb	r3, [r7, #7]
	while (!(*lock_ptr)) {
   805e0:	683b      	ldr	r3, [r7, #0]
   805e2:	781b      	ldrb	r3, [r3, #0]
   805e4:	2b00      	cmp	r3, #0
   805e6:	d0f5      	beq.n	805d4 <sleepmgr_get_sleep_mode+0x10>
	// performed on the deepest sleep mode.
	Assert((uintptr_t)(lock_ptr - sleepmgr_locks) < SLEEPMGR_NR_OF_MODES);

#endif /* CONFIG_SLEEPMGR_ENABLE */

	return sleep_mode;
   805e8:	79fb      	ldrb	r3, [r7, #7]
}
   805ea:	4618      	mov	r0, r3
   805ec:	370c      	adds	r7, #12
   805ee:	46bd      	mov	sp, r7
   805f0:	bc80      	pop	{r7}
   805f2:	4770      	bx	lr
   805f4:	20000d70 	.word	0x20000d70

000805f8 <sleepmgr_enter_sleep>:
 * them enabled upon return. This also applies if sleep is skipped due to ACTIVE
 * mode being locked.
 */

static inline void sleepmgr_enter_sleep(void)
{
   805f8:	b580      	push	{r7, lr}
   805fa:	b082      	sub	sp, #8
   805fc:	af00      	add	r7, sp, #0
   805fe:	b672      	cpsid	i
   80600:	f3bf 8f5f 	dmb	sy
#ifdef CONFIG_SLEEPMGR_ENABLE
	enum sleepmgr_mode sleep_mode;

	cpu_irq_disable();
   80604:	4b0b      	ldr	r3, [pc, #44]	; (80634 <sleepmgr_enter_sleep+0x3c>)
   80606:	2200      	movs	r2, #0
   80608:	701a      	strb	r2, [r3, #0]

	// Find the deepest allowable sleep mode
	sleep_mode = sleepmgr_get_sleep_mode();
   8060a:	4b0b      	ldr	r3, [pc, #44]	; (80638 <sleepmgr_enter_sleep+0x40>)
   8060c:	4798      	blx	r3
   8060e:	4603      	mov	r3, r0
   80610:	71fb      	strb	r3, [r7, #7]
	// Return right away if first mode (ACTIVE) is locked.
	if (sleep_mode==SLEEPMGR_ACTIVE) {
   80612:	79fb      	ldrb	r3, [r7, #7]
   80614:	2b00      	cmp	r3, #0
   80616:	d106      	bne.n	80626 <sleepmgr_enter_sleep+0x2e>
		cpu_irq_enable();
   80618:	4b06      	ldr	r3, [pc, #24]	; (80634 <sleepmgr_enter_sleep+0x3c>)
   8061a:	2201      	movs	r2, #1
   8061c:	701a      	strb	r2, [r3, #0]
   8061e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   80622:	b662      	cpsie	i
		return;
   80624:	e003      	b.n	8062e <sleepmgr_enter_sleep+0x36>
	}
	// Enter the deepest allowable sleep mode with interrupts enabled
	sleepmgr_sleep(sleep_mode);
   80626:	79fb      	ldrb	r3, [r7, #7]
   80628:	4618      	mov	r0, r3
   8062a:	4b04      	ldr	r3, [pc, #16]	; (8063c <sleepmgr_enter_sleep+0x44>)
   8062c:	4798      	blx	r3
#else
	cpu_irq_enable();
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
   8062e:	3708      	adds	r7, #8
   80630:	46bd      	mov	sp, r7
   80632:	bd80      	pop	{r7, pc}
   80634:	2000031a 	.word	0x2000031a
   80638:	000805c5 	.word	0x000805c5
   8063c:	00080561 	.word	0x00080561

00080640 <genclk_config_defaults>:
	uint32_t ctrl;
};

static inline void genclk_config_defaults(struct genclk_config *p_cfg,
		uint32_t ul_id)
{
   80640:	b480      	push	{r7}
   80642:	b083      	sub	sp, #12
   80644:	af00      	add	r7, sp, #0
   80646:	6078      	str	r0, [r7, #4]
   80648:	6039      	str	r1, [r7, #0]
	ul_id = ul_id;
	p_cfg->ctrl = 0;
   8064a:	687b      	ldr	r3, [r7, #4]
   8064c:	2200      	movs	r2, #0
   8064e:	601a      	str	r2, [r3, #0]
}
   80650:	bf00      	nop
   80652:	370c      	adds	r7, #12
   80654:	46bd      	mov	sp, r7
   80656:	bc80      	pop	{r7}
   80658:	4770      	bx	lr
   8065a:	0000      	movs	r0, r0

0008065c <genclk_config_set_source>:
//! \name Programmable Clock Source and Prescaler configuration
//@{

static inline void genclk_config_set_source(struct genclk_config *p_cfg,
		enum genclk_source e_src)
{
   8065c:	b480      	push	{r7}
   8065e:	b083      	sub	sp, #12
   80660:	af00      	add	r7, sp, #0
   80662:	6078      	str	r0, [r7, #4]
   80664:	460b      	mov	r3, r1
   80666:	70fb      	strb	r3, [r7, #3]
	p_cfg->ctrl &= (~PMC_PCK_CSS_Msk);
   80668:	687b      	ldr	r3, [r7, #4]
   8066a:	681b      	ldr	r3, [r3, #0]
   8066c:	f023 0207 	bic.w	r2, r3, #7
   80670:	687b      	ldr	r3, [r7, #4]
   80672:	601a      	str	r2, [r3, #0]

	switch (e_src) {
   80674:	78fb      	ldrb	r3, [r7, #3]
   80676:	2b0a      	cmp	r3, #10
   80678:	d839      	bhi.n	806ee <genclk_config_set_source+0x92>
   8067a:	a201      	add	r2, pc, #4	; (adr r2, 80680 <genclk_config_set_source+0x24>)
   8067c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80680:	000806ad 	.word	0x000806ad
   80684:	000806ad 	.word	0x000806ad
   80688:	000806ad 	.word	0x000806ad
   8068c:	000806b7 	.word	0x000806b7
   80690:	000806b7 	.word	0x000806b7
   80694:	000806b7 	.word	0x000806b7
   80698:	000806b7 	.word	0x000806b7
   8069c:	000806b7 	.word	0x000806b7
   806a0:	000806c5 	.word	0x000806c5
   806a4:	000806d3 	.word	0x000806d3
   806a8:	000806e1 	.word	0x000806e1
	case GENCLK_PCK_SRC_SLCK_RC:
	case GENCLK_PCK_SRC_SLCK_XTAL:
	case GENCLK_PCK_SRC_SLCK_BYPASS:
		p_cfg->ctrl |= (PMC_PCK_CSS_SLOW_CLK);
   806ac:	687b      	ldr	r3, [r7, #4]
   806ae:	681a      	ldr	r2, [r3, #0]
   806b0:	687b      	ldr	r3, [r7, #4]
   806b2:	601a      	str	r2, [r3, #0]
		break;
   806b4:	e01b      	b.n	806ee <genclk_config_set_source+0x92>
	case GENCLK_PCK_SRC_MAINCK_4M_RC:
	case GENCLK_PCK_SRC_MAINCK_8M_RC:
	case GENCLK_PCK_SRC_MAINCK_12M_RC:
	case GENCLK_PCK_SRC_MAINCK_XTAL:
	case GENCLK_PCK_SRC_MAINCK_BYPASS:
		p_cfg->ctrl |= (PMC_PCK_CSS_MAIN_CLK);
   806b6:	687b      	ldr	r3, [r7, #4]
   806b8:	681b      	ldr	r3, [r3, #0]
   806ba:	f043 0201 	orr.w	r2, r3, #1
   806be:	687b      	ldr	r3, [r7, #4]
   806c0:	601a      	str	r2, [r3, #0]
		break;
   806c2:	e014      	b.n	806ee <genclk_config_set_source+0x92>

	case GENCLK_PCK_SRC_PLLACK:
		p_cfg->ctrl |= (PMC_PCK_CSS_PLLA_CLK);
   806c4:	687b      	ldr	r3, [r7, #4]
   806c6:	681b      	ldr	r3, [r3, #0]
   806c8:	f043 0202 	orr.w	r2, r3, #2
   806cc:	687b      	ldr	r3, [r7, #4]
   806ce:	601a      	str	r2, [r3, #0]
		break;
   806d0:	e00d      	b.n	806ee <genclk_config_set_source+0x92>

	case GENCLK_PCK_SRC_PLLBCK:
		p_cfg->ctrl |= (PMC_PCK_CSS_UPLL_CLK);
   806d2:	687b      	ldr	r3, [r7, #4]
   806d4:	681b      	ldr	r3, [r3, #0]
   806d6:	f043 0203 	orr.w	r2, r3, #3
   806da:	687b      	ldr	r3, [r7, #4]
   806dc:	601a      	str	r2, [r3, #0]
		break;
   806de:	e006      	b.n	806ee <genclk_config_set_source+0x92>

	case GENCLK_PCK_SRC_MCK:
		p_cfg->ctrl |= (PMC_PCK_CSS_MCK);
   806e0:	687b      	ldr	r3, [r7, #4]
   806e2:	681b      	ldr	r3, [r3, #0]
   806e4:	f043 0204 	orr.w	r2, r3, #4
   806e8:	687b      	ldr	r3, [r7, #4]
   806ea:	601a      	str	r2, [r3, #0]
		break;
   806ec:	bf00      	nop
	}
}
   806ee:	bf00      	nop
   806f0:	370c      	adds	r7, #12
   806f2:	46bd      	mov	sp, r7
   806f4:	bc80      	pop	{r7}
   806f6:	4770      	bx	lr

000806f8 <genclk_config_set_divider>:

static inline void genclk_config_set_divider(struct genclk_config *p_cfg,
		uint32_t e_divider)
{
   806f8:	b480      	push	{r7}
   806fa:	b083      	sub	sp, #12
   806fc:	af00      	add	r7, sp, #0
   806fe:	6078      	str	r0, [r7, #4]
   80700:	6039      	str	r1, [r7, #0]
	p_cfg->ctrl &= ~PMC_PCK_PRES_Msk;
   80702:	687b      	ldr	r3, [r7, #4]
   80704:	681b      	ldr	r3, [r3, #0]
   80706:	f023 0270 	bic.w	r2, r3, #112	; 0x70
   8070a:	687b      	ldr	r3, [r7, #4]
   8070c:	601a      	str	r2, [r3, #0]
	p_cfg->ctrl |= e_divider;
   8070e:	687b      	ldr	r3, [r7, #4]
   80710:	681a      	ldr	r2, [r3, #0]
   80712:	683b      	ldr	r3, [r7, #0]
   80714:	431a      	orrs	r2, r3
   80716:	687b      	ldr	r3, [r7, #4]
   80718:	601a      	str	r2, [r3, #0]
}
   8071a:	bf00      	nop
   8071c:	370c      	adds	r7, #12
   8071e:	46bd      	mov	sp, r7
   80720:	bc80      	pop	{r7}
   80722:	4770      	bx	lr

00080724 <genclk_enable>:

//@}

static inline void genclk_enable(const struct genclk_config *p_cfg,
		uint32_t ul_id)
{
   80724:	b580      	push	{r7, lr}
   80726:	b082      	sub	sp, #8
   80728:	af00      	add	r7, sp, #0
   8072a:	6078      	str	r0, [r7, #4]
   8072c:	6039      	str	r1, [r7, #0]
	PMC->PMC_PCK[ul_id] = p_cfg->ctrl;
   8072e:	4907      	ldr	r1, [pc, #28]	; (8074c <genclk_enable+0x28>)
   80730:	687b      	ldr	r3, [r7, #4]
   80732:	681a      	ldr	r2, [r3, #0]
   80734:	683b      	ldr	r3, [r7, #0]
   80736:	3310      	adds	r3, #16
   80738:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	pmc_enable_pck(ul_id);
   8073c:	6838      	ldr	r0, [r7, #0]
   8073e:	4b04      	ldr	r3, [pc, #16]	; (80750 <genclk_enable+0x2c>)
   80740:	4798      	blx	r3
}
   80742:	bf00      	nop
   80744:	3708      	adds	r7, #8
   80746:	46bd      	mov	sp, r7
   80748:	bd80      	pop	{r7, pc}
   8074a:	bf00      	nop
   8074c:	400e0400 	.word	0x400e0400
   80750:	00083c25 	.word	0x00083c25

00080754 <genclk_enable_source>:
{
	pmc_disable_pck(ul_id);
}

static inline void genclk_enable_source(enum genclk_source e_src)
{
   80754:	b580      	push	{r7, lr}
   80756:	b082      	sub	sp, #8
   80758:	af00      	add	r7, sp, #0
   8075a:	4603      	mov	r3, r0
   8075c:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
   8075e:	79fb      	ldrb	r3, [r7, #7]
   80760:	2b0a      	cmp	r3, #10
   80762:	f200 80a2 	bhi.w	808aa <genclk_enable_source+0x156>
   80766:	a201      	add	r2, pc, #4	; (adr r2, 8076c <genclk_enable_source+0x18>)
   80768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   8076c:	00080799 	.word	0x00080799
   80770:	000807bb 	.word	0x000807bb
   80774:	000807db 	.word	0x000807db
   80778:	000807fb 	.word	0x000807fb
   8077c:	0008081b 	.word	0x0008081b
   80780:	0008083b 	.word	0x0008083b
   80784:	0008085b 	.word	0x0008085b
   80788:	0008087b 	.word	0x0008087b
   8078c:	0008089b 	.word	0x0008089b
   80790:	000808a3 	.word	0x000808a3
   80794:	000808ab 	.word	0x000808ab
	case GENCLK_PCK_SRC_SLCK_RC:
		if (!osc_is_ready(OSC_SLCK_32K_RC)) {
   80798:	2000      	movs	r0, #0
   8079a:	4b4e      	ldr	r3, [pc, #312]	; (808d4 <genclk_enable_source+0x180>)
   8079c:	4798      	blx	r3
   8079e:	4603      	mov	r3, r0
   807a0:	f083 0301 	eor.w	r3, r3, #1
   807a4:	b2db      	uxtb	r3, r3
   807a6:	2b00      	cmp	r3, #0
   807a8:	f000 8081 	beq.w	808ae <genclk_enable_source+0x15a>
			osc_enable(OSC_SLCK_32K_RC);
   807ac:	2000      	movs	r0, #0
   807ae:	4b4a      	ldr	r3, [pc, #296]	; (808d8 <genclk_enable_source+0x184>)
   807b0:	4798      	blx	r3
			osc_wait_ready(OSC_SLCK_32K_RC);
   807b2:	2000      	movs	r0, #0
   807b4:	4b49      	ldr	r3, [pc, #292]	; (808dc <genclk_enable_source+0x188>)
   807b6:	4798      	blx	r3
		}
		break;
   807b8:	e079      	b.n	808ae <genclk_enable_source+0x15a>

	case GENCLK_PCK_SRC_SLCK_XTAL:
		if (!osc_is_ready(OSC_SLCK_32K_XTAL)) {
   807ba:	2001      	movs	r0, #1
   807bc:	4b45      	ldr	r3, [pc, #276]	; (808d4 <genclk_enable_source+0x180>)
   807be:	4798      	blx	r3
   807c0:	4603      	mov	r3, r0
   807c2:	f083 0301 	eor.w	r3, r3, #1
   807c6:	b2db      	uxtb	r3, r3
   807c8:	2b00      	cmp	r3, #0
   807ca:	d072      	beq.n	808b2 <genclk_enable_source+0x15e>
			osc_enable(OSC_SLCK_32K_XTAL);
   807cc:	2001      	movs	r0, #1
   807ce:	4b42      	ldr	r3, [pc, #264]	; (808d8 <genclk_enable_source+0x184>)
   807d0:	4798      	blx	r3
			osc_wait_ready(OSC_SLCK_32K_XTAL);
   807d2:	2001      	movs	r0, #1
   807d4:	4b41      	ldr	r3, [pc, #260]	; (808dc <genclk_enable_source+0x188>)
   807d6:	4798      	blx	r3
		}
		break;
   807d8:	e06b      	b.n	808b2 <genclk_enable_source+0x15e>

	case GENCLK_PCK_SRC_SLCK_BYPASS:
		if (!osc_is_ready(OSC_SLCK_32K_BYPASS)) {
   807da:	2002      	movs	r0, #2
   807dc:	4b3d      	ldr	r3, [pc, #244]	; (808d4 <genclk_enable_source+0x180>)
   807de:	4798      	blx	r3
   807e0:	4603      	mov	r3, r0
   807e2:	f083 0301 	eor.w	r3, r3, #1
   807e6:	b2db      	uxtb	r3, r3
   807e8:	2b00      	cmp	r3, #0
   807ea:	d064      	beq.n	808b6 <genclk_enable_source+0x162>
			osc_enable(OSC_SLCK_32K_BYPASS);
   807ec:	2002      	movs	r0, #2
   807ee:	4b3a      	ldr	r3, [pc, #232]	; (808d8 <genclk_enable_source+0x184>)
   807f0:	4798      	blx	r3
			osc_wait_ready(OSC_SLCK_32K_BYPASS);
   807f2:	2002      	movs	r0, #2
   807f4:	4b39      	ldr	r3, [pc, #228]	; (808dc <genclk_enable_source+0x188>)
   807f6:	4798      	blx	r3
		}
		break;
   807f8:	e05d      	b.n	808b6 <genclk_enable_source+0x162>

	case GENCLK_PCK_SRC_MAINCK_4M_RC:
		if (!osc_is_ready(OSC_MAINCK_4M_RC)) {
   807fa:	2003      	movs	r0, #3
   807fc:	4b35      	ldr	r3, [pc, #212]	; (808d4 <genclk_enable_source+0x180>)
   807fe:	4798      	blx	r3
   80800:	4603      	mov	r3, r0
   80802:	f083 0301 	eor.w	r3, r3, #1
   80806:	b2db      	uxtb	r3, r3
   80808:	2b00      	cmp	r3, #0
   8080a:	d056      	beq.n	808ba <genclk_enable_source+0x166>
			osc_enable(OSC_MAINCK_4M_RC);
   8080c:	2003      	movs	r0, #3
   8080e:	4b32      	ldr	r3, [pc, #200]	; (808d8 <genclk_enable_source+0x184>)
   80810:	4798      	blx	r3
			osc_wait_ready(OSC_MAINCK_4M_RC);
   80812:	2003      	movs	r0, #3
   80814:	4b31      	ldr	r3, [pc, #196]	; (808dc <genclk_enable_source+0x188>)
   80816:	4798      	blx	r3
		}
		break;
   80818:	e04f      	b.n	808ba <genclk_enable_source+0x166>

	case GENCLK_PCK_SRC_MAINCK_8M_RC:
		if (!osc_is_ready(OSC_MAINCK_8M_RC)) {
   8081a:	2004      	movs	r0, #4
   8081c:	4b2d      	ldr	r3, [pc, #180]	; (808d4 <genclk_enable_source+0x180>)
   8081e:	4798      	blx	r3
   80820:	4603      	mov	r3, r0
   80822:	f083 0301 	eor.w	r3, r3, #1
   80826:	b2db      	uxtb	r3, r3
   80828:	2b00      	cmp	r3, #0
   8082a:	d048      	beq.n	808be <genclk_enable_source+0x16a>
			osc_enable(OSC_MAINCK_8M_RC);
   8082c:	2004      	movs	r0, #4
   8082e:	4b2a      	ldr	r3, [pc, #168]	; (808d8 <genclk_enable_source+0x184>)
   80830:	4798      	blx	r3
			osc_wait_ready(OSC_MAINCK_8M_RC);
   80832:	2004      	movs	r0, #4
   80834:	4b29      	ldr	r3, [pc, #164]	; (808dc <genclk_enable_source+0x188>)
   80836:	4798      	blx	r3
		}
		break;
   80838:	e041      	b.n	808be <genclk_enable_source+0x16a>

	case GENCLK_PCK_SRC_MAINCK_12M_RC:
		if (!osc_is_ready(OSC_MAINCK_12M_RC)) {
   8083a:	2005      	movs	r0, #5
   8083c:	4b25      	ldr	r3, [pc, #148]	; (808d4 <genclk_enable_source+0x180>)
   8083e:	4798      	blx	r3
   80840:	4603      	mov	r3, r0
   80842:	f083 0301 	eor.w	r3, r3, #1
   80846:	b2db      	uxtb	r3, r3
   80848:	2b00      	cmp	r3, #0
   8084a:	d03a      	beq.n	808c2 <genclk_enable_source+0x16e>
			osc_enable(OSC_MAINCK_12M_RC);
   8084c:	2005      	movs	r0, #5
   8084e:	4b22      	ldr	r3, [pc, #136]	; (808d8 <genclk_enable_source+0x184>)
   80850:	4798      	blx	r3
			osc_wait_ready(OSC_MAINCK_12M_RC);
   80852:	2005      	movs	r0, #5
   80854:	4b21      	ldr	r3, [pc, #132]	; (808dc <genclk_enable_source+0x188>)
   80856:	4798      	blx	r3
		}
		break;
   80858:	e033      	b.n	808c2 <genclk_enable_source+0x16e>

	case GENCLK_PCK_SRC_MAINCK_XTAL:
		if (!osc_is_ready(OSC_MAINCK_XTAL)) {
   8085a:	2006      	movs	r0, #6
   8085c:	4b1d      	ldr	r3, [pc, #116]	; (808d4 <genclk_enable_source+0x180>)
   8085e:	4798      	blx	r3
   80860:	4603      	mov	r3, r0
   80862:	f083 0301 	eor.w	r3, r3, #1
   80866:	b2db      	uxtb	r3, r3
   80868:	2b00      	cmp	r3, #0
   8086a:	d02c      	beq.n	808c6 <genclk_enable_source+0x172>
			osc_enable(OSC_MAINCK_XTAL);
   8086c:	2006      	movs	r0, #6
   8086e:	4b1a      	ldr	r3, [pc, #104]	; (808d8 <genclk_enable_source+0x184>)
   80870:	4798      	blx	r3
			osc_wait_ready(OSC_MAINCK_XTAL);
   80872:	2006      	movs	r0, #6
   80874:	4b19      	ldr	r3, [pc, #100]	; (808dc <genclk_enable_source+0x188>)
   80876:	4798      	blx	r3
		}
		break;
   80878:	e025      	b.n	808c6 <genclk_enable_source+0x172>

	case GENCLK_PCK_SRC_MAINCK_BYPASS:
		if (!osc_is_ready(OSC_MAINCK_BYPASS)) {
   8087a:	2007      	movs	r0, #7
   8087c:	4b15      	ldr	r3, [pc, #84]	; (808d4 <genclk_enable_source+0x180>)
   8087e:	4798      	blx	r3
   80880:	4603      	mov	r3, r0
   80882:	f083 0301 	eor.w	r3, r3, #1
   80886:	b2db      	uxtb	r3, r3
   80888:	2b00      	cmp	r3, #0
   8088a:	d01e      	beq.n	808ca <genclk_enable_source+0x176>
			osc_enable(OSC_MAINCK_BYPASS);
   8088c:	2007      	movs	r0, #7
   8088e:	4b12      	ldr	r3, [pc, #72]	; (808d8 <genclk_enable_source+0x184>)
   80890:	4798      	blx	r3
			osc_wait_ready(OSC_MAINCK_BYPASS);
   80892:	2007      	movs	r0, #7
   80894:	4b11      	ldr	r3, [pc, #68]	; (808dc <genclk_enable_source+0x188>)
   80896:	4798      	blx	r3
		}
		break;
   80898:	e017      	b.n	808ca <genclk_enable_source+0x176>

#ifdef CONFIG_PLL0_SOURCE
	case GENCLK_PCK_SRC_PLLACK:
		pll_enable_config_defaults(0);
   8089a:	2000      	movs	r0, #0
   8089c:	4b10      	ldr	r3, [pc, #64]	; (808e0 <genclk_enable_source+0x18c>)
   8089e:	4798      	blx	r3
		break;
   808a0:	e014      	b.n	808cc <genclk_enable_source+0x178>
#endif

#ifdef CONFIG_PLL1_SOURCE
	case GENCLK_PCK_SRC_PLLBCK:
		pll_enable_config_defaults(1);
   808a2:	2001      	movs	r0, #1
   808a4:	4b0e      	ldr	r3, [pc, #56]	; (808e0 <genclk_enable_source+0x18c>)
   808a6:	4798      	blx	r3
		break;
   808a8:	e010      	b.n	808cc <genclk_enable_source+0x178>
	case GENCLK_PCK_SRC_MCK:
		break;

	default:
		Assert(false);
		break;
   808aa:	bf00      	nop
   808ac:	e00e      	b.n	808cc <genclk_enable_source+0x178>
		break;
   808ae:	bf00      	nop
   808b0:	e00c      	b.n	808cc <genclk_enable_source+0x178>
		break;
   808b2:	bf00      	nop
   808b4:	e00a      	b.n	808cc <genclk_enable_source+0x178>
		break;
   808b6:	bf00      	nop
   808b8:	e008      	b.n	808cc <genclk_enable_source+0x178>
		break;
   808ba:	bf00      	nop
   808bc:	e006      	b.n	808cc <genclk_enable_source+0x178>
		break;
   808be:	bf00      	nop
   808c0:	e004      	b.n	808cc <genclk_enable_source+0x178>
		break;
   808c2:	bf00      	nop
   808c4:	e002      	b.n	808cc <genclk_enable_source+0x178>
		break;
   808c6:	bf00      	nop
   808c8:	e000      	b.n	808cc <genclk_enable_source+0x178>
		break;
   808ca:	bf00      	nop
	}
}
   808cc:	bf00      	nop
   808ce:	3708      	adds	r7, #8
   808d0:	46bd      	mov	sp, r7
   808d2:	bd80      	pop	{r7, pc}
   808d4:	000801ad 	.word	0x000801ad
   808d8:	00080129 	.word	0x00080129
   808dc:	000802a1 	.word	0x000802a1
   808e0:	000803dd 	.word	0x000803dd

000808e4 <phywhisperer_no_pwr>:

//Serial Number - will be read by device ID
char usb_serial_number[33] = "000000000000DEADBEEF";

void phywhisperer_no_pwr(void)
{
   808e4:	b480      	push	{r7}
   808e6:	af00      	add	r7, sp, #0
    PIOA->PIO_CODR = (1 << F_VBSNIFF); //disable sniff power
   808e8:	4b05      	ldr	r3, [pc, #20]	; (80900 <phywhisperer_no_pwr+0x1c>)
   808ea:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   808ee:	635a      	str	r2, [r3, #52]	; 0x34
    PIOA->PIO_CODR = (1 << F_VBHOST); //disable host power
   808f0:	4b03      	ldr	r3, [pc, #12]	; (80900 <phywhisperer_no_pwr+0x1c>)
   808f2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   808f6:	635a      	str	r2, [r3, #52]	; 0x34
}
   808f8:	bf00      	nop
   808fa:	46bd      	mov	sp, r7
   808fc:	bc80      	pop	{r7}
   808fe:	4770      	bx	lr
   80900:	400e0c00 	.word	0x400e0c00

00080904 <phywhisperer_host_pwr>:

void phywhisperer_host_pwr(void)
{
   80904:	b480      	push	{r7}
   80906:	af00      	add	r7, sp, #0
    PIOA->PIO_CODR = (1 << F_VBSNIFF); //disable sniff power
   80908:	4b05      	ldr	r3, [pc, #20]	; (80920 <phywhisperer_host_pwr+0x1c>)
   8090a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   8090e:	635a      	str	r2, [r3, #52]	; 0x34
    PIOA->PIO_SODR = (1 << F_VBHOST); //enable host power
   80910:	4b03      	ldr	r3, [pc, #12]	; (80920 <phywhisperer_host_pwr+0x1c>)
   80912:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   80916:	631a      	str	r2, [r3, #48]	; 0x30
}
   80918:	bf00      	nop
   8091a:	46bd      	mov	sp, r7
   8091c:	bc80      	pop	{r7}
   8091e:	4770      	bx	lr
   80920:	400e0c00 	.word	0x400e0c00

00080924 <phywhisperer_sniff_pwr>:

void phywhisperer_sniff_pwr(void)
{
   80924:	b480      	push	{r7}
   80926:	af00      	add	r7, sp, #0
    PIOA->PIO_CODR = (1 << F_VBHOST); //disable host power
   80928:	4b05      	ldr	r3, [pc, #20]	; (80940 <phywhisperer_sniff_pwr+0x1c>)
   8092a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   8092e:	635a      	str	r2, [r3, #52]	; 0x34
    PIOA->PIO_SODR = (1 << F_VBSNIFF); //enable sniff power
   80930:	4b03      	ldr	r3, [pc, #12]	; (80940 <phywhisperer_sniff_pwr+0x1c>)
   80932:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   80936:	631a      	str	r2, [r3, #48]	; 0x30
}
   80938:	bf00      	nop
   8093a:	46bd      	mov	sp, r7
   8093c:	bc80      	pop	{r7}
   8093e:	4770      	bx	lr
   80940:	400e0c00 	.word	0x400e0c00

00080944 <pwr_st_from_io>:
        phywhisperer_sniff_pwr();
    }
}

uint8_t pwr_st_from_io(void)
{
   80944:	b480      	push	{r7}
   80946:	af00      	add	r7, sp, #0
    if (!(PIOA->PIO_ODSR & (1 << F_VBSNIFF)) && !(PIOA->PIO_ODSR & (1 << F_VBHOST))) {
   80948:	4b17      	ldr	r3, [pc, #92]	; (809a8 <pwr_st_from_io+0x64>)
   8094a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   8094c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
   80950:	2b00      	cmp	r3, #0
   80952:	d107      	bne.n	80964 <pwr_st_from_io+0x20>
   80954:	4b14      	ldr	r3, [pc, #80]	; (809a8 <pwr_st_from_io+0x64>)
   80956:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   80958:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
   8095c:	2b00      	cmp	r3, #0
   8095e:	d101      	bne.n	80964 <pwr_st_from_io+0x20>
        //USB off
        return 0;
   80960:	2300      	movs	r3, #0
   80962:	e01c      	b.n	8099e <pwr_st_from_io+0x5a>
    } else if (!(PIOA->PIO_ODSR & (1 << F_VBSNIFF)) && (PIOA->PIO_ODSR & (1 << F_VBHOST))) {
   80964:	4b10      	ldr	r3, [pc, #64]	; (809a8 <pwr_st_from_io+0x64>)
   80966:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   80968:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
   8096c:	2b00      	cmp	r3, #0
   8096e:	d107      	bne.n	80980 <pwr_st_from_io+0x3c>
   80970:	4b0d      	ldr	r3, [pc, #52]	; (809a8 <pwr_st_from_io+0x64>)
   80972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   80974:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
   80978:	2b00      	cmp	r3, #0
   8097a:	d001      	beq.n	80980 <pwr_st_from_io+0x3c>
        //Host power
        return 1;
   8097c:	2301      	movs	r3, #1
   8097e:	e00e      	b.n	8099e <pwr_st_from_io+0x5a>
    } else if ((PIOA->PIO_ODSR & (1 << F_VBSNIFF)) && !(PIOA->PIO_ODSR & (1 << F_VBHOST))) {
   80980:	4b09      	ldr	r3, [pc, #36]	; (809a8 <pwr_st_from_io+0x64>)
   80982:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   80984:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
   80988:	2b00      	cmp	r3, #0
   8098a:	d007      	beq.n	8099c <pwr_st_from_io+0x58>
   8098c:	4b06      	ldr	r3, [pc, #24]	; (809a8 <pwr_st_from_io+0x64>)
   8098e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   80990:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
   80994:	2b00      	cmp	r3, #0
   80996:	d101      	bne.n	8099c <pwr_st_from_io+0x58>
        //Sniffer power
        return 2;
   80998:	2302      	movs	r3, #2
   8099a:	e000      	b.n	8099e <pwr_st_from_io+0x5a>
    } else {
        //Everything's on...
        return 0xFF;
   8099c:	23ff      	movs	r3, #255	; 0xff
    }

}
   8099e:	4618      	mov	r0, r3
   809a0:	46bd      	mov	sp, r7
   809a2:	bc80      	pop	{r7}
   809a4:	4770      	bx	lr
   809a6:	bf00      	nop
   809a8:	400e0c00 	.word	0x400e0c00

000809ac <phywhisperer_setup_pins>:

void phywhisperer_setup_pins(void)
{
   809ac:	b580      	push	{r7, lr}
   809ae:	af00      	add	r7, sp, #0
    board_init();
   809b0:	4b2e      	ldr	r3, [pc, #184]	; (80a6c <phywhisperer_setup_pins+0xc0>)
   809b2:	4798      	blx	r3
    ioport_set_pin_mode(BUTTON_IN, IOPORT_MODE_PULLUP); //(1 << 2) = PULL UP
   809b4:	2108      	movs	r1, #8
   809b6:	2018      	movs	r0, #24
   809b8:	4b2d      	ldr	r3, [pc, #180]	; (80a70 <phywhisperer_setup_pins+0xc4>)
   809ba:	4798      	blx	r3
    PIOA->PIO_ODR = (1 << BUTTON_IN);
   809bc:	4b2d      	ldr	r3, [pc, #180]	; (80a74 <phywhisperer_setup_pins+0xc8>)
   809be:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
   809c2:	615a      	str	r2, [r3, #20]
    PIOA->PIO_PUER = (1 << BUTTON_IN); // enable pullup
   809c4:	4b2b      	ldr	r3, [pc, #172]	; (80a74 <phywhisperer_setup_pins+0xc8>)
   809c6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
   809ca:	665a      	str	r2, [r3, #100]	; 0x64
    PIOA->PIO_DIFSR = (1 << BUTTON_IN); //enable debounce
   809cc:	4b29      	ldr	r3, [pc, #164]	; (80a74 <phywhisperer_setup_pins+0xc8>)
   809ce:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
   809d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    PIOA->PIO_OER = (1 << F_VBHOST) | (1 << F_VBSNIFF); //enable output mode on VBHOST/VBSNIFF pins
   809d6:	4b27      	ldr	r3, [pc, #156]	; (80a74 <phywhisperer_setup_pins+0xc8>)
   809d8:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
   809dc:	611a      	str	r2, [r3, #16]

    phywhisperer_sniff_pwr();
   809de:	4b26      	ldr	r3, [pc, #152]	; (80a78 <phywhisperer_setup_pins+0xcc>)
   809e0:	4798      	blx	r3

    /* Enable SMC */
    pmc_enable_periph_clk(ID_SMC);
   809e2:	2009      	movs	r0, #9
   809e4:	4b25      	ldr	r3, [pc, #148]	; (80a7c <phywhisperer_setup_pins+0xd0>)
   809e6:	4798      	blx	r3
    gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAG1);
   809e8:	4925      	ldr	r1, [pc, #148]	; (80a80 <phywhisperer_setup_pins+0xd4>)
   809ea:	2029      	movs	r0, #41	; 0x29
   809ec:	4b25      	ldr	r3, [pc, #148]	; (80a84 <phywhisperer_setup_pins+0xd8>)
   809ee:	4798      	blx	r3
    gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAG1);
   809f0:	4923      	ldr	r1, [pc, #140]	; (80a80 <phywhisperer_setup_pins+0xd4>)
   809f2:	202a      	movs	r0, #42	; 0x2a
   809f4:	4b23      	ldr	r3, [pc, #140]	; (80a84 <phywhisperer_setup_pins+0xd8>)
   809f6:	4798      	blx	r3
    gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAG1);
   809f8:	4921      	ldr	r1, [pc, #132]	; (80a80 <phywhisperer_setup_pins+0xd4>)
   809fa:	202b      	movs	r0, #43	; 0x2b
   809fc:	4b21      	ldr	r3, [pc, #132]	; (80a84 <phywhisperer_setup_pins+0xd8>)
   809fe:	4798      	blx	r3
    gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAG1);
   80a00:	491f      	ldr	r1, [pc, #124]	; (80a80 <phywhisperer_setup_pins+0xd4>)
   80a02:	202c      	movs	r0, #44	; 0x2c
   80a04:	4b1f      	ldr	r3, [pc, #124]	; (80a84 <phywhisperer_setup_pins+0xd8>)
   80a06:	4798      	blx	r3
    gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAG1);
   80a08:	491d      	ldr	r1, [pc, #116]	; (80a80 <phywhisperer_setup_pins+0xd4>)
   80a0a:	202d      	movs	r0, #45	; 0x2d
   80a0c:	4b1d      	ldr	r3, [pc, #116]	; (80a84 <phywhisperer_setup_pins+0xd8>)
   80a0e:	4798      	blx	r3
    gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAG1);
   80a10:	491b      	ldr	r1, [pc, #108]	; (80a80 <phywhisperer_setup_pins+0xd4>)
   80a12:	202e      	movs	r0, #46	; 0x2e
   80a14:	4b1b      	ldr	r3, [pc, #108]	; (80a84 <phywhisperer_setup_pins+0xd8>)
   80a16:	4798      	blx	r3
    gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAG1);
   80a18:	4919      	ldr	r1, [pc, #100]	; (80a80 <phywhisperer_setup_pins+0xd4>)
   80a1a:	202f      	movs	r0, #47	; 0x2f
   80a1c:	4b19      	ldr	r3, [pc, #100]	; (80a84 <phywhisperer_setup_pins+0xd8>)
   80a1e:	4798      	blx	r3
    gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAG1);
   80a20:	4917      	ldr	r1, [pc, #92]	; (80a80 <phywhisperer_setup_pins+0xd4>)
   80a22:	2030      	movs	r0, #48	; 0x30
   80a24:	4b17      	ldr	r3, [pc, #92]	; (80a84 <phywhisperer_setup_pins+0xd8>)
   80a26:	4798      	blx	r3
    gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
   80a28:	4915      	ldr	r1, [pc, #84]	; (80a80 <phywhisperer_setup_pins+0xd4>)
   80a2a:	2033      	movs	r0, #51	; 0x33
   80a2c:	4b15      	ldr	r3, [pc, #84]	; (80a84 <phywhisperer_setup_pins+0xd8>)
   80a2e:	4798      	blx	r3
    gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
   80a30:	4913      	ldr	r1, [pc, #76]	; (80a80 <phywhisperer_setup_pins+0xd4>)
   80a32:	2037      	movs	r0, #55	; 0x37
   80a34:	4b13      	ldr	r3, [pc, #76]	; (80a84 <phywhisperer_setup_pins+0xd8>)
   80a36:	4798      	blx	r3
    gpio_configure_pin(PIN_EBI_NCS0, PIN_EBI_NCS0_FLAGS);
   80a38:	4911      	ldr	r1, [pc, #68]	; (80a80 <phywhisperer_setup_pins+0xd4>)
   80a3a:	2034      	movs	r0, #52	; 0x34
   80a3c:	4b11      	ldr	r3, [pc, #68]	; (80a84 <phywhisperer_setup_pins+0xd8>)
   80a3e:	4798      	blx	r3

    smc_set_setup_timing(SMC, 0, SMC_SETUP_NWE_SETUP(0)
   80a40:	4a11      	ldr	r2, [pc, #68]	; (80a88 <phywhisperer_setup_pins+0xdc>)
   80a42:	2100      	movs	r1, #0
   80a44:	4811      	ldr	r0, [pc, #68]	; (80a8c <phywhisperer_setup_pins+0xe0>)
   80a46:	4b12      	ldr	r3, [pc, #72]	; (80a90 <phywhisperer_setup_pins+0xe4>)
   80a48:	4798      	blx	r3
                         | SMC_SETUP_NCS_WR_SETUP(1)
                         | SMC_SETUP_NRD_SETUP(1)
                         | SMC_SETUP_NCS_RD_SETUP(1));
    smc_set_pulse_timing(SMC, 0, SMC_PULSE_NWE_PULSE(1)
   80a4a:	4a12      	ldr	r2, [pc, #72]	; (80a94 <phywhisperer_setup_pins+0xe8>)
   80a4c:	2100      	movs	r1, #0
   80a4e:	480f      	ldr	r0, [pc, #60]	; (80a8c <phywhisperer_setup_pins+0xe0>)
   80a50:	4b11      	ldr	r3, [pc, #68]	; (80a98 <phywhisperer_setup_pins+0xec>)
   80a52:	4798      	blx	r3
                         | SMC_PULSE_NCS_WR_PULSE(1)
                         | SMC_PULSE_NRD_PULSE(3)
                         | SMC_PULSE_NCS_RD_PULSE(1));
    smc_set_cycle_timing(SMC, 0, SMC_CYCLE_NWE_CYCLE(2)
   80a54:	4a11      	ldr	r2, [pc, #68]	; (80a9c <phywhisperer_setup_pins+0xf0>)
   80a56:	2100      	movs	r1, #0
   80a58:	480c      	ldr	r0, [pc, #48]	; (80a8c <phywhisperer_setup_pins+0xe0>)
   80a5a:	4b11      	ldr	r3, [pc, #68]	; (80aa0 <phywhisperer_setup_pins+0xf4>)
   80a5c:	4798      	blx	r3
                         | SMC_CYCLE_NRD_CYCLE(4));
    smc_set_mode(SMC, 0, SMC_MODE_READ_MODE | SMC_MODE_WRITE_MODE
   80a5e:	2203      	movs	r2, #3
   80a60:	2100      	movs	r1, #0
   80a62:	480a      	ldr	r0, [pc, #40]	; (80a8c <phywhisperer_setup_pins+0xe0>)
   80a64:	4b0f      	ldr	r3, [pc, #60]	; (80aa4 <phywhisperer_setup_pins+0xf8>)
   80a66:	4798      	blx	r3
                 | SMC_MODE_DBW_BIT_8);
}
   80a68:	bf00      	nop
   80a6a:	bd80      	pop	{r7, pc}
   80a6c:	000854ed 	.word	0x000854ed
   80a70:	00080489 	.word	0x00080489
   80a74:	400e0c00 	.word	0x400e0c00
   80a78:	00080925 	.word	0x00080925
   80a7c:	00083b85 	.word	0x00083b85
   80a80:	08000001 	.word	0x08000001
   80a84:	00084065 	.word	0x00084065
   80a88:	01010100 	.word	0x01010100
   80a8c:	400e0000 	.word	0x400e0000
   80a90:	000816a9 	.word	0x000816a9
   80a94:	01030101 	.word	0x01030101
   80a98:	000816d3 	.word	0x000816d3
   80a9c:	00040002 	.word	0x00040002
   80aa0:	000816fd 	.word	0x000816fd
   80aa4:	00081727 	.word	0x00081727

00080aa8 <hacky_delay>:

void hacky_delay(void)
{
   80aa8:	b480      	push	{r7}
   80aaa:	b083      	sub	sp, #12
   80aac:	af00      	add	r7, sp, #0
    for (volatile uint32_t i = 0; i < 250000; i++);
   80aae:	2300      	movs	r3, #0
   80ab0:	607b      	str	r3, [r7, #4]
   80ab2:	e002      	b.n	80aba <hacky_delay+0x12>
   80ab4:	687b      	ldr	r3, [r7, #4]
   80ab6:	3301      	adds	r3, #1
   80ab8:	607b      	str	r3, [r7, #4]
   80aba:	687b      	ldr	r3, [r7, #4]
   80abc:	4a03      	ldr	r2, [pc, #12]	; (80acc <hacky_delay+0x24>)
   80abe:	4293      	cmp	r3, r2
   80ac0:	d9f8      	bls.n	80ab4 <hacky_delay+0xc>
}
   80ac2:	bf00      	nop
   80ac4:	370c      	adds	r7, #12
   80ac6:	46bd      	mov	sp, r7
   80ac8:	bc80      	pop	{r7}
   80aca:	4770      	bx	lr
   80acc:	0003d08f 	.word	0x0003d08f

00080ad0 <genclk_enable_config>:

static inline void genclk_enable_config(unsigned int id, enum genclk_source src, unsigned int divider)
{
   80ad0:	b580      	push	{r7, lr}
   80ad2:	b086      	sub	sp, #24
   80ad4:	af00      	add	r7, sp, #0
   80ad6:	60f8      	str	r0, [r7, #12]
   80ad8:	460b      	mov	r3, r1
   80ada:	607a      	str	r2, [r7, #4]
   80adc:	72fb      	strb	r3, [r7, #11]
    struct genclk_config gcfg;

    genclk_config_defaults(&gcfg, id);
   80ade:	f107 0314 	add.w	r3, r7, #20
   80ae2:	68f9      	ldr	r1, [r7, #12]
   80ae4:	4618      	mov	r0, r3
   80ae6:	4b0e      	ldr	r3, [pc, #56]	; (80b20 <genclk_enable_config+0x50>)
   80ae8:	4798      	blx	r3
    genclk_enable_source(src);
   80aea:	7afb      	ldrb	r3, [r7, #11]
   80aec:	4618      	mov	r0, r3
   80aee:	4b0d      	ldr	r3, [pc, #52]	; (80b24 <genclk_enable_config+0x54>)
   80af0:	4798      	blx	r3
    genclk_config_set_source(&gcfg, src);
   80af2:	7afa      	ldrb	r2, [r7, #11]
   80af4:	f107 0314 	add.w	r3, r7, #20
   80af8:	4611      	mov	r1, r2
   80afa:	4618      	mov	r0, r3
   80afc:	4b0a      	ldr	r3, [pc, #40]	; (80b28 <genclk_enable_config+0x58>)
   80afe:	4798      	blx	r3
    genclk_config_set_divider(&gcfg, divider);
   80b00:	f107 0314 	add.w	r3, r7, #20
   80b04:	6879      	ldr	r1, [r7, #4]
   80b06:	4618      	mov	r0, r3
   80b08:	4b08      	ldr	r3, [pc, #32]	; (80b2c <genclk_enable_config+0x5c>)
   80b0a:	4798      	blx	r3
    genclk_enable(&gcfg, id);
   80b0c:	f107 0314 	add.w	r3, r7, #20
   80b10:	68f9      	ldr	r1, [r7, #12]
   80b12:	4618      	mov	r0, r3
   80b14:	4b06      	ldr	r3, [pc, #24]	; (80b30 <genclk_enable_config+0x60>)
   80b16:	4798      	blx	r3
}
   80b18:	bf00      	nop
   80b1a:	3718      	adds	r7, #24
   80b1c:	46bd      	mov	sp, r7
   80b1e:	bd80      	pop	{r7, pc}
   80b20:	00080641 	.word	0x00080641
   80b24:	00080755 	.word	0x00080755
   80b28:	0008065d 	.word	0x0008065d
   80b2c:	000806f9 	.word	0x000806f9
   80b30:	00080725 	.word	0x00080725

00080b34 <main>:

void (*pwr_list[])(void) = {phywhisperer_no_pwr, phywhisperer_host_pwr, phywhisperer_sniff_pwr};

int main(void)
{
   80b34:	b580      	push	{r7, lr}
   80b36:	b086      	sub	sp, #24
   80b38:	af00      	add	r7, sp, #0
    uint32_t serial_number[4];

    // Read Device-ID from SAM3U. Do this before enabling interrupts etc.
    flash_read_unique_id(serial_number, sizeof(serial_number));
   80b3a:	1d3b      	adds	r3, r7, #4
   80b3c:	2110      	movs	r1, #16
   80b3e:	4618      	mov	r0, r3
   80b40:	4b29      	ldr	r3, [pc, #164]	; (80be8 <main+0xb4>)
   80b42:	4798      	blx	r3

    irq_initialize_vectors();
    cpu_irq_enable();
   80b44:	4b29      	ldr	r3, [pc, #164]	; (80bec <main+0xb8>)
   80b46:	2201      	movs	r2, #1
   80b48:	701a      	strb	r2, [r3, #0]
   80b4a:	f3bf 8f5f 	dmb	sy
   80b4e:	b662      	cpsie	i

    // Initialize the sleep manager
    sleepmgr_init();
   80b50:	4b27      	ldr	r3, [pc, #156]	; (80bf0 <main+0xbc>)
   80b52:	4798      	blx	r3
#if !SAMD21 && !SAMR21
    sysclk_init();
   80b54:	4b27      	ldr	r3, [pc, #156]	; (80bf4 <main+0xc0>)
   80b56:	4798      	blx	r3
    phywhisperer_setup_pins();
   80b58:	4b27      	ldr	r3, [pc, #156]	; (80bf8 <main+0xc4>)
   80b5a:	4798      	blx	r3
#else
    system_init();
#endif
    genclk_enable_config(GENCLK_PCK_0, GENCLK_PCK_SRC_MCK, GENCLK_PCK_PRES_1);
   80b5c:	2200      	movs	r2, #0
   80b5e:	210a      	movs	r1, #10
   80b60:	2000      	movs	r0, #0
   80b62:	4b26      	ldr	r3, [pc, #152]	; (80bfc <main+0xc8>)
   80b64:	4798      	blx	r3
    udc_start();
   80b66:	4b26      	ldr	r3, [pc, #152]	; (80c00 <main+0xcc>)
   80b68:	4798      	blx	r3
    gpio_set_pin_high(LED0_GPIO);
   80b6a:	201d      	movs	r0, #29
   80b6c:	4b25      	ldr	r3, [pc, #148]	; (80c04 <main+0xd0>)
   80b6e:	4798      	blx	r3
    gpio_set_pin_low(LED1_GPIO);
   80b70:	201f      	movs	r0, #31
   80b72:	4b25      	ldr	r3, [pc, #148]	; (80c08 <main+0xd4>)
   80b74:	4798      	blx	r3

    phywhisperer_no_pwr();
   80b76:	4b25      	ldr	r3, [pc, #148]	; (80c0c <main+0xd8>)
   80b78:	4798      	blx	r3
    USB_PWR_STATE = 0;
   80b7a:	4b25      	ldr	r3, [pc, #148]	; (80c10 <main+0xdc>)
   80b7c:	2200      	movs	r2, #0
   80b7e:	701a      	strb	r2, [r3, #0]

    uint8_t curr_pwr_setting = 0;
   80b80:	2300      	movs	r3, #0
   80b82:	75fb      	strb	r3, [r7, #23]
    while(1) {
        sleepmgr_enter_sleep();
   80b84:	4b23      	ldr	r3, [pc, #140]	; (80c14 <main+0xe0>)
   80b86:	4798      	blx	r3
        uint8_t button_status = !(PIOA->PIO_PDSR & (1 << BUTTON_IN));
   80b88:	4b23      	ldr	r3, [pc, #140]	; (80c18 <main+0xe4>)
   80b8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   80b8c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   80b90:	2b00      	cmp	r3, #0
   80b92:	bf0c      	ite	eq
   80b94:	2301      	moveq	r3, #1
   80b96:	2300      	movne	r3, #0
   80b98:	b2db      	uxtb	r3, r3
   80b9a:	75bb      	strb	r3, [r7, #22]
        if (button_status){
   80b9c:	7dbb      	ldrb	r3, [r7, #22]
   80b9e:	2b00      	cmp	r3, #0
   80ba0:	d0f0      	beq.n	80b84 <main+0x50>
            hacky_delay(); //delay to try to debounce
   80ba2:	4b1e      	ldr	r3, [pc, #120]	; (80c1c <main+0xe8>)
   80ba4:	4798      	blx	r3
            while (!(PIOA->PIO_PDSR & (1 << BUTTON_IN))); //wait for trigger to be unpressed
   80ba6:	bf00      	nop
   80ba8:	4b1b      	ldr	r3, [pc, #108]	; (80c18 <main+0xe4>)
   80baa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   80bac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   80bb0:	2b00      	cmp	r3, #0
   80bb2:	d0f9      	beq.n	80ba8 <main+0x74>

            if (USB_PWR_STATE && USB_PWR_STATE <= 2) {
   80bb4:	4b16      	ldr	r3, [pc, #88]	; (80c10 <main+0xdc>)
   80bb6:	781b      	ldrb	r3, [r3, #0]
   80bb8:	2b00      	cmp	r3, #0
   80bba:	d012      	beq.n	80be2 <main+0xae>
   80bbc:	4b14      	ldr	r3, [pc, #80]	; (80c10 <main+0xdc>)
   80bbe:	781b      	ldrb	r3, [r3, #0]
   80bc0:	2b02      	cmp	r3, #2
   80bc2:	d80e      	bhi.n	80be2 <main+0xae>
                if (pwr_st_from_io()) { //currently on
   80bc4:	4b16      	ldr	r3, [pc, #88]	; (80c20 <main+0xec>)
   80bc6:	4798      	blx	r3
   80bc8:	4603      	mov	r3, r0
   80bca:	2b00      	cmp	r3, #0
   80bcc:	d002      	beq.n	80bd4 <main+0xa0>
                    phywhisperer_no_pwr();
   80bce:	4b0f      	ldr	r3, [pc, #60]	; (80c0c <main+0xd8>)
   80bd0:	4798      	blx	r3
   80bd2:	e006      	b.n	80be2 <main+0xae>
                } else {
                    pwr_list[USB_PWR_STATE]();
   80bd4:	4b0e      	ldr	r3, [pc, #56]	; (80c10 <main+0xdc>)
   80bd6:	781b      	ldrb	r3, [r3, #0]
   80bd8:	461a      	mov	r2, r3
   80bda:	4b12      	ldr	r3, [pc, #72]	; (80c24 <main+0xf0>)
   80bdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   80be0:	4798      	blx	r3
                }
            }
            hacky_delay();
   80be2:	4b0e      	ldr	r3, [pc, #56]	; (80c1c <main+0xe8>)
   80be4:	4798      	blx	r3
    while(1) {
   80be6:	e7cd      	b.n	80b84 <main+0x50>
   80be8:	000813a5 	.word	0x000813a5
   80bec:	2000031a 	.word	0x2000031a
   80bf0:	00080591 	.word	0x00080591
   80bf4:	0008382d 	.word	0x0008382d
   80bf8:	000809ad 	.word	0x000809ad
   80bfc:	00080ad1 	.word	0x00080ad1
   80c00:	00084529 	.word	0x00084529
   80c04:	00084005 	.word	0x00084005
   80c08:	00084035 	.word	0x00084035
   80c0c:	000808e5 	.word	0x000808e5
   80c10:	200007f8 	.word	0x200007f8
   80c14:	000805f9 	.word	0x000805f9
   80c18:	400e0c00 	.word	0x400e0c00
   80c1c:	00080aa9 	.word	0x00080aa9
   80c20:	00080945 	.word	0x00080945
   80c24:	20000280 	.word	0x20000280

00080c28 <main_suspend_action>:
void main_vendor_bulk_out_received(udd_ep_status_t status,
                                   iram_size_t nb_transfered, udd_ep_id_t ep);

//this stuff just turns leds on and off
void main_suspend_action(void)
{
   80c28:	b480      	push	{r7}
   80c2a:	af00      	add	r7, sp, #0
}
   80c2c:	bf00      	nop
   80c2e:	46bd      	mov	sp, r7
   80c30:	bc80      	pop	{r7}
   80c32:	4770      	bx	lr

00080c34 <main_resume_action>:

void main_resume_action(void)
{
   80c34:	b480      	push	{r7}
   80c36:	af00      	add	r7, sp, #0
}
   80c38:	bf00      	nop
   80c3a:	46bd      	mov	sp, r7
   80c3c:	bc80      	pop	{r7}
   80c3e:	4770      	bx	lr

00080c40 <main_sof_action>:

void main_sof_action(void)
{
   80c40:	b480      	push	{r7}
   80c42:	af00      	add	r7, sp, #0
    if (!main_b_vendor_enable)
   80c44:	4b04      	ldr	r3, [pc, #16]	; (80c58 <main_sof_action+0x18>)
   80c46:	781b      	ldrb	r3, [r3, #0]
   80c48:	b2db      	uxtb	r3, r3
   80c4a:	f083 0301 	eor.w	r3, r3, #1
   80c4e:	b2db      	uxtb	r3, r3
   80c50:	2b00      	cmp	r3, #0
        return;
}
   80c52:	46bd      	mov	sp, r7
   80c54:	bc80      	pop	{r7}
   80c56:	4770      	bx	lr
   80c58:	2000028c 	.word	0x2000028c

00080c5c <main_vendor_enable>:

bool main_vendor_enable(void)
{
   80c5c:	b580      	push	{r7, lr}
   80c5e:	af00      	add	r7, sp, #0
    main_b_vendor_enable = true;
   80c60:	4b05      	ldr	r3, [pc, #20]	; (80c78 <main_vendor_enable+0x1c>)
   80c62:	2201      	movs	r2, #1
   80c64:	701a      	strb	r2, [r3, #0]
    // Start data reception on OUT endpoints
#if UDI_VENDOR_EPS_SIZE_BULK_FS
    //main_vendor_bulk_in_received(UDD_EP_TRANSFER_OK, 0, 0);
    udi_vendor_bulk_out_run(
   80c66:	4a05      	ldr	r2, [pc, #20]	; (80c7c <main_vendor_enable+0x20>)
   80c68:	f44f 6180 	mov.w	r1, #1024	; 0x400
   80c6c:	4804      	ldr	r0, [pc, #16]	; (80c80 <main_vendor_enable+0x24>)
   80c6e:	4b05      	ldr	r3, [pc, #20]	; (80c84 <main_vendor_enable+0x28>)
   80c70:	4798      	blx	r3
        main_buf_loopback,
        sizeof(main_buf_loopback),
        main_vendor_bulk_out_received);
#endif
    return true;
   80c72:	2301      	movs	r3, #1
}
   80c74:	4618      	mov	r0, r3
   80c76:	bd80      	pop	{r7, pc}
   80c78:	2000028c 	.word	0x2000028c
   80c7c:	000810e5 	.word	0x000810e5
   80c80:	200007fc 	.word	0x200007fc
   80c84:	00083dbd 	.word	0x00083dbd

00080c88 <main_vendor_disable>:

void main_vendor_disable(void)
{
   80c88:	b480      	push	{r7}
   80c8a:	af00      	add	r7, sp, #0
    main_b_vendor_enable = false;
   80c8c:	4b03      	ldr	r3, [pc, #12]	; (80c9c <main_vendor_disable+0x14>)
   80c8e:	2200      	movs	r2, #0
   80c90:	701a      	strb	r2, [r3, #0]
}
   80c92:	bf00      	nop
   80c94:	46bd      	mov	sp, r7
   80c96:	bc80      	pop	{r7}
   80c98:	4770      	bx	lr
   80c9a:	bf00      	nop
   80c9c:	2000028c 	.word	0x2000028c

00080ca0 <ctrl_readmem_bulk>:
void ctrl_writemem_bulk(void);
void ctrl_writemem_ctrl(void);
void ctrl_progfpga_bulk(void);


void ctrl_readmem_bulk(void){
   80ca0:	b580      	push	{r7, lr}
   80ca2:	b082      	sub	sp, #8
   80ca4:	af00      	add	r7, sp, #0
    uint32_t buflen = *(CTRLBUFFER_WORDPTR);
   80ca6:	4b0e      	ldr	r3, [pc, #56]	; (80ce0 <ctrl_readmem_bulk+0x40>)
   80ca8:	681b      	ldr	r3, [r3, #0]
   80caa:	607b      	str	r3, [r7, #4]
    uint32_t address = *(CTRLBUFFER_WORDPTR + 1);
   80cac:	4b0c      	ldr	r3, [pc, #48]	; (80ce0 <ctrl_readmem_bulk+0x40>)
   80cae:	685b      	ldr	r3, [r3, #4]
   80cb0:	603b      	str	r3, [r7, #0]

    FPGA_releaselock();
   80cb2:	4b0c      	ldr	r3, [pc, #48]	; (80ce4 <ctrl_readmem_bulk+0x44>)
   80cb4:	4798      	blx	r3
    while(!FPGA_setlock(fpga_blockin));
   80cb6:	bf00      	nop
   80cb8:	2002      	movs	r0, #2
   80cba:	4b0b      	ldr	r3, [pc, #44]	; (80ce8 <ctrl_readmem_bulk+0x48>)
   80cbc:	4798      	blx	r3
   80cbe:	4603      	mov	r3, r0
   80cc0:	2b00      	cmp	r3, #0
   80cc2:	d0f9      	beq.n	80cb8 <ctrl_readmem_bulk+0x18>

    FPGA_setaddr(address);
   80cc4:	6838      	ldr	r0, [r7, #0]
   80cc6:	4b09      	ldr	r3, [pc, #36]	; (80cec <ctrl_readmem_bulk+0x4c>)
   80cc8:	4798      	blx	r3

    /* Do memory read */
    udi_vendor_bulk_in_run(
   80cca:	4a09      	ldr	r2, [pc, #36]	; (80cf0 <ctrl_readmem_bulk+0x50>)
   80ccc:	6879      	ldr	r1, [r7, #4]
   80cce:	f04f 40c0 	mov.w	r0, #1610612736	; 0x60000000
   80cd2:	4b08      	ldr	r3, [pc, #32]	; (80cf4 <ctrl_readmem_bulk+0x54>)
   80cd4:	4798      	blx	r3
        (uint8_t *) PSRAM_BASE_ADDRESS,
        buflen,
        main_vendor_bulk_in_received
        );
}
   80cd6:	bf00      	nop
   80cd8:	3708      	adds	r7, #8
   80cda:	46bd      	mov	sp, r7
   80cdc:	bd80      	pop	{r7, pc}
   80cde:	bf00      	nop
   80ce0:	20000bfc 	.word	0x20000bfc
   80ce4:	000811e5 	.word	0x000811e5
   80ce8:	000811a5 	.word	0x000811a5
   80cec:	00081215 	.word	0x00081215
   80cf0:	000810ad 	.word	0x000810ad
   80cf4:	00083d91 	.word	0x00083d91

00080cf8 <ctrl_readmem_ctrl>:

void ctrl_readmem_ctrl(void){
   80cf8:	b580      	push	{r7, lr}
   80cfa:	b082      	sub	sp, #8
   80cfc:	af00      	add	r7, sp, #0
    uint32_t buflen = *(CTRLBUFFER_WORDPTR);
   80cfe:	4b0e      	ldr	r3, [pc, #56]	; (80d38 <ctrl_readmem_ctrl+0x40>)
   80d00:	681b      	ldr	r3, [r3, #0]
   80d02:	607b      	str	r3, [r7, #4]
    uint32_t address = *(CTRLBUFFER_WORDPTR + 1);
   80d04:	4b0c      	ldr	r3, [pc, #48]	; (80d38 <ctrl_readmem_ctrl+0x40>)
   80d06:	685b      	ldr	r3, [r3, #4]
   80d08:	603b      	str	r3, [r7, #0]

    FPGA_releaselock();
   80d0a:	4b0c      	ldr	r3, [pc, #48]	; (80d3c <ctrl_readmem_ctrl+0x44>)
   80d0c:	4798      	blx	r3
    while(!FPGA_setlock(fpga_ctrlmem));
   80d0e:	bf00      	nop
   80d10:	2005      	movs	r0, #5
   80d12:	4b0b      	ldr	r3, [pc, #44]	; (80d40 <ctrl_readmem_ctrl+0x48>)
   80d14:	4798      	blx	r3
   80d16:	4603      	mov	r3, r0
   80d18:	2b00      	cmp	r3, #0
   80d1a:	d0f9      	beq.n	80d10 <ctrl_readmem_ctrl+0x18>

    /* Set address */
    FPGA_setaddr(address);
   80d1c:	6838      	ldr	r0, [r7, #0]
   80d1e:	4b09      	ldr	r3, [pc, #36]	; (80d44 <ctrl_readmem_ctrl+0x4c>)
   80d20:	4798      	blx	r3

    /* Do memory read */
    ctrlmemread_buf = (uint8_t *) PSRAM_BASE_ADDRESS;
   80d22:	4b09      	ldr	r3, [pc, #36]	; (80d48 <ctrl_readmem_ctrl+0x50>)
   80d24:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
   80d28:	601a      	str	r2, [r3, #0]

    /* Set size to read */
    ctrlmemread_size = buflen;
   80d2a:	4a08      	ldr	r2, [pc, #32]	; (80d4c <ctrl_readmem_ctrl+0x54>)
   80d2c:	687b      	ldr	r3, [r7, #4]
   80d2e:	6013      	str	r3, [r2, #0]

    /* Start Transaction */
}
   80d30:	bf00      	nop
   80d32:	3708      	adds	r7, #8
   80d34:	46bd      	mov	sp, r7
   80d36:	bd80      	pop	{r7, pc}
   80d38:	20000bfc 	.word	0x20000bfc
   80d3c:	000811e5 	.word	0x000811e5
   80d40:	000811a5 	.word	0x000811a5
   80d44:	00081215 	.word	0x00081215
   80d48:	20000c40 	.word	0x20000c40
   80d4c:	20000c44 	.word	0x20000c44

00080d50 <ctrl_writemem_ctrl>:


void ctrl_writemem_ctrl(void){
   80d50:	b580      	push	{r7, lr}
   80d52:	b084      	sub	sp, #16
   80d54:	af00      	add	r7, sp, #0
    uint32_t buflen = *(CTRLBUFFER_WORDPTR);
   80d56:	4b16      	ldr	r3, [pc, #88]	; (80db0 <ctrl_writemem_ctrl+0x60>)
   80d58:	681b      	ldr	r3, [r3, #0]
   80d5a:	60bb      	str	r3, [r7, #8]
    uint32_t address = *(CTRLBUFFER_WORDPTR + 1);
   80d5c:	4b14      	ldr	r3, [pc, #80]	; (80db0 <ctrl_writemem_ctrl+0x60>)
   80d5e:	685b      	ldr	r3, [r3, #4]
   80d60:	607b      	str	r3, [r7, #4]

    uint8_t * ctrlbuf_payload = (uint8_t *)(CTRLBUFFER_WORDPTR + 2);
   80d62:	4b14      	ldr	r3, [pc, #80]	; (80db4 <ctrl_writemem_ctrl+0x64>)
   80d64:	603b      	str	r3, [r7, #0]

    //printf("Writing to %x, %d\n", address, buflen);

    FPGA_releaselock();
   80d66:	4b14      	ldr	r3, [pc, #80]	; (80db8 <ctrl_writemem_ctrl+0x68>)
   80d68:	4798      	blx	r3
    while(!FPGA_setlock(fpga_generic));
   80d6a:	bf00      	nop
   80d6c:	2001      	movs	r0, #1
   80d6e:	4b13      	ldr	r3, [pc, #76]	; (80dbc <ctrl_writemem_ctrl+0x6c>)
   80d70:	4798      	blx	r3
   80d72:	4603      	mov	r3, r0
   80d74:	2b00      	cmp	r3, #0
   80d76:	d0f9      	beq.n	80d6c <ctrl_writemem_ctrl+0x1c>

    /* Set address */
    FPGA_setaddr(address);
   80d78:	6878      	ldr	r0, [r7, #4]
   80d7a:	4b11      	ldr	r3, [pc, #68]	; (80dc0 <ctrl_writemem_ctrl+0x70>)
   80d7c:	4798      	blx	r3

    /* Start Transaction */

    /* Do memory write */
    for(unsigned int i = 0; i < buflen; i++){
   80d7e:	2300      	movs	r3, #0
   80d80:	60fb      	str	r3, [r7, #12]
   80d82:	e00b      	b.n	80d9c <ctrl_writemem_ctrl+0x4c>
        xram[i] = ctrlbuf_payload[i];
   80d84:	4b0f      	ldr	r3, [pc, #60]	; (80dc4 <ctrl_writemem_ctrl+0x74>)
   80d86:	681a      	ldr	r2, [r3, #0]
   80d88:	68fb      	ldr	r3, [r7, #12]
   80d8a:	4413      	add	r3, r2
   80d8c:	6839      	ldr	r1, [r7, #0]
   80d8e:	68fa      	ldr	r2, [r7, #12]
   80d90:	440a      	add	r2, r1
   80d92:	7812      	ldrb	r2, [r2, #0]
   80d94:	701a      	strb	r2, [r3, #0]
    for(unsigned int i = 0; i < buflen; i++){
   80d96:	68fb      	ldr	r3, [r7, #12]
   80d98:	3301      	adds	r3, #1
   80d9a:	60fb      	str	r3, [r7, #12]
   80d9c:	68fa      	ldr	r2, [r7, #12]
   80d9e:	68bb      	ldr	r3, [r7, #8]
   80da0:	429a      	cmp	r2, r3
   80da2:	d3ef      	bcc.n	80d84 <ctrl_writemem_ctrl+0x34>
    }

    FPGA_releaselock();
   80da4:	4b04      	ldr	r3, [pc, #16]	; (80db8 <ctrl_writemem_ctrl+0x68>)
   80da6:	4798      	blx	r3
}
   80da8:	bf00      	nop
   80daa:	3710      	adds	r7, #16
   80dac:	46bd      	mov	sp, r7
   80dae:	bd80      	pop	{r7, pc}
   80db0:	20000bfc 	.word	0x20000bfc
   80db4:	20000c04 	.word	0x20000c04
   80db8:	000811e5 	.word	0x000811e5
   80dbc:	000811a5 	.word	0x000811a5
   80dc0:	00081215 	.word	0x00081215
   80dc4:	20000290 	.word	0x20000290

00080dc8 <ctrl_writemem_bulk>:

static uint32_t bulkread_address = 0;
static uint32_t bulkread_len = 0;

void ctrl_writemem_bulk(void){
   80dc8:	b580      	push	{r7, lr}
   80dca:	b082      	sub	sp, #8
   80dcc:	af00      	add	r7, sp, #0
//uint32_t buflen = *(CTRLBUFFER_WORDPTR);
    uint32_t address = *(CTRLBUFFER_WORDPTR + 1);
   80dce:	4b09      	ldr	r3, [pc, #36]	; (80df4 <ctrl_writemem_bulk+0x2c>)
   80dd0:	685b      	ldr	r3, [r3, #4]
   80dd2:	607b      	str	r3, [r7, #4]

    // TODO: see block in
    FPGA_releaselock();
   80dd4:	4b08      	ldr	r3, [pc, #32]	; (80df8 <ctrl_writemem_bulk+0x30>)
   80dd6:	4798      	blx	r3
    while(!FPGA_setlock(fpga_blockout));
   80dd8:	bf00      	nop
   80dda:	2004      	movs	r0, #4
   80ddc:	4b07      	ldr	r3, [pc, #28]	; (80dfc <ctrl_writemem_bulk+0x34>)
   80dde:	4798      	blx	r3
   80de0:	4603      	mov	r3, r0
   80de2:	2b00      	cmp	r3, #0
   80de4:	d0f9      	beq.n	80dda <ctrl_writemem_bulk+0x12>

    /* Set address */
    FPGA_setaddr(address);
   80de6:	6878      	ldr	r0, [r7, #4]
   80de8:	4b05      	ldr	r3, [pc, #20]	; (80e00 <ctrl_writemem_bulk+0x38>)
   80dea:	4798      	blx	r3

    /* Transaction done in generic callback */
}
   80dec:	bf00      	nop
   80dee:	3708      	adds	r7, #8
   80df0:	46bd      	mov	sp, r7
   80df2:	bd80      	pop	{r7, pc}
   80df4:	20000bfc 	.word	0x20000bfc
   80df8:	000811e5 	.word	0x000811e5
   80dfc:	000811a5 	.word	0x000811a5
   80e00:	00081215 	.word	0x00081215

00080e04 <ctrl_progfpga_bulk>:
    default:
        break;
    }
}

void ctrl_progfpga_bulk(void){
   80e04:	b580      	push	{r7, lr}
   80e06:	af00      	add	r7, sp, #0

    switch(udd_g_ctrlreq.req.wValue){
   80e08:	4b0b      	ldr	r3, [pc, #44]	; (80e38 <ctrl_progfpga_bulk+0x34>)
   80e0a:	885b      	ldrh	r3, [r3, #2]
   80e0c:	2ba1      	cmp	r3, #161	; 0xa1
   80e0e:	d007      	beq.n	80e20 <ctrl_progfpga_bulk+0x1c>
   80e10:	2ba2      	cmp	r3, #162	; 0xa2
   80e12:	d00b      	beq.n	80e2c <ctrl_progfpga_bulk+0x28>
   80e14:	2ba0      	cmp	r3, #160	; 0xa0
   80e16:	d000      	beq.n	80e1a <ctrl_progfpga_bulk+0x16>
        /* Done */
        blockendpoint_usage = bep_emem;
        break;

    default:
        break;
   80e18:	e00c      	b.n	80e34 <ctrl_progfpga_bulk+0x30>
        fpga_program_setup1();
   80e1a:	4b08      	ldr	r3, [pc, #32]	; (80e3c <ctrl_progfpga_bulk+0x38>)
   80e1c:	4798      	blx	r3
        break;
   80e1e:	e009      	b.n	80e34 <ctrl_progfpga_bulk+0x30>
        fpga_program_setup2();
   80e20:	4b07      	ldr	r3, [pc, #28]	; (80e40 <ctrl_progfpga_bulk+0x3c>)
   80e22:	4798      	blx	r3
        blockendpoint_usage = bep_fpgabitstream;
   80e24:	4b07      	ldr	r3, [pc, #28]	; (80e44 <ctrl_progfpga_bulk+0x40>)
   80e26:	220a      	movs	r2, #10
   80e28:	701a      	strb	r2, [r3, #0]
        break;
   80e2a:	e003      	b.n	80e34 <ctrl_progfpga_bulk+0x30>
        blockendpoint_usage = bep_emem;
   80e2c:	4b05      	ldr	r3, [pc, #20]	; (80e44 <ctrl_progfpga_bulk+0x40>)
   80e2e:	2200      	movs	r2, #0
   80e30:	701a      	strb	r2, [r3, #0]
        break;
   80e32:	bf00      	nop
    }
}
   80e34:	bf00      	nop
   80e36:	bd80      	pop	{r7, pc}
   80e38:	20000d58 	.word	0x20000d58
   80e3c:	000812ed 	.word	0x000812ed
   80e40:	0008136d 	.word	0x0008136d
   80e44:	20000c3c 	.word	0x20000c3c

00080e48 <ctrl_change_pwr>:

void ctrl_change_pwr(void) {
   80e48:	b480      	push	{r7}
   80e4a:	af00      	add	r7, sp, #0
    switch(udd_g_ctrlreq.req.wValue) {
   80e4c:	4b18      	ldr	r3, [pc, #96]	; (80eb0 <ctrl_change_pwr+0x68>)
   80e4e:	885b      	ldrh	r3, [r3, #2]
   80e50:	2b01      	cmp	r3, #1
   80e52:	d010      	beq.n	80e76 <ctrl_change_pwr+0x2e>
   80e54:	2b02      	cmp	r3, #2
   80e56:	d01a      	beq.n	80e8e <ctrl_change_pwr+0x46>
   80e58:	2b00      	cmp	r3, #0
   80e5a:	d000      	beq.n	80e5e <ctrl_change_pwr+0x16>
        PIOA->PIO_CODR = (1 << F_VBHOST); //disable host power
        PIOA->PIO_SODR = (1 << F_VBSNIFF); //enable sniff power
        USB_PWR_STATE = 2;
        break;
    }
}
   80e5c:	e023      	b.n	80ea6 <ctrl_change_pwr+0x5e>
        PIOA->PIO_CODR = (1 << F_VBSNIFF); //disable sniff power
   80e5e:	4b15      	ldr	r3, [pc, #84]	; (80eb4 <ctrl_change_pwr+0x6c>)
   80e60:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   80e64:	635a      	str	r2, [r3, #52]	; 0x34
        PIOA->PIO_CODR = (1 << F_VBHOST); //disable host power
   80e66:	4b13      	ldr	r3, [pc, #76]	; (80eb4 <ctrl_change_pwr+0x6c>)
   80e68:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   80e6c:	635a      	str	r2, [r3, #52]	; 0x34
        USB_PWR_STATE = 0;
   80e6e:	4b12      	ldr	r3, [pc, #72]	; (80eb8 <ctrl_change_pwr+0x70>)
   80e70:	2200      	movs	r2, #0
   80e72:	701a      	strb	r2, [r3, #0]
        break;
   80e74:	e017      	b.n	80ea6 <ctrl_change_pwr+0x5e>
        PIOA->PIO_CODR = (1 << F_VBSNIFF); //disable sniff power
   80e76:	4b0f      	ldr	r3, [pc, #60]	; (80eb4 <ctrl_change_pwr+0x6c>)
   80e78:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   80e7c:	635a      	str	r2, [r3, #52]	; 0x34
        PIOA->PIO_SODR = (1 << F_VBHOST); //enable host power
   80e7e:	4b0d      	ldr	r3, [pc, #52]	; (80eb4 <ctrl_change_pwr+0x6c>)
   80e80:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   80e84:	631a      	str	r2, [r3, #48]	; 0x30
        USB_PWR_STATE = 1;
   80e86:	4b0c      	ldr	r3, [pc, #48]	; (80eb8 <ctrl_change_pwr+0x70>)
   80e88:	2201      	movs	r2, #1
   80e8a:	701a      	strb	r2, [r3, #0]
        break;
   80e8c:	e00b      	b.n	80ea6 <ctrl_change_pwr+0x5e>
        PIOA->PIO_CODR = (1 << F_VBHOST); //disable host power
   80e8e:	4b09      	ldr	r3, [pc, #36]	; (80eb4 <ctrl_change_pwr+0x6c>)
   80e90:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   80e94:	635a      	str	r2, [r3, #52]	; 0x34
        PIOA->PIO_SODR = (1 << F_VBSNIFF); //enable sniff power
   80e96:	4b07      	ldr	r3, [pc, #28]	; (80eb4 <ctrl_change_pwr+0x6c>)
   80e98:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   80e9c:	631a      	str	r2, [r3, #48]	; 0x30
        USB_PWR_STATE = 2;
   80e9e:	4b06      	ldr	r3, [pc, #24]	; (80eb8 <ctrl_change_pwr+0x70>)
   80ea0:	2202      	movs	r2, #2
   80ea2:	701a      	strb	r2, [r3, #0]
        break;
   80ea4:	bf00      	nop
}
   80ea6:	bf00      	nop
   80ea8:	46bd      	mov	sp, r7
   80eaa:	bc80      	pop	{r7}
   80eac:	4770      	bx	lr
   80eae:	bf00      	nop
   80eb0:	20000d58 	.word	0x20000d58
   80eb4:	400e0c00 	.word	0x400e0c00
   80eb8:	200007f8 	.word	0x200007f8

00080ebc <main_setup_out_received>:

bool main_setup_out_received(void)
{
   80ebc:	b580      	push	{r7, lr}
   80ebe:	af00      	add	r7, sp, #0
    //Add buffer if used
    udd_g_ctrlreq.payload = ctrlbuffer;
   80ec0:	4b40      	ldr	r3, [pc, #256]	; (80fc4 <main_setup_out_received+0x108>)
   80ec2:	4a41      	ldr	r2, [pc, #260]	; (80fc8 <main_setup_out_received+0x10c>)
   80ec4:	609a      	str	r2, [r3, #8]
    udd_g_ctrlreq.payload_size = min(udd_g_ctrlreq.req.wLength,	sizeof(ctrlbuffer));
   80ec6:	4b3f      	ldr	r3, [pc, #252]	; (80fc4 <main_setup_out_received+0x108>)
   80ec8:	88db      	ldrh	r3, [r3, #6]
   80eca:	2b40      	cmp	r3, #64	; 0x40
   80ecc:	bf28      	it	cs
   80ece:	2340      	movcs	r3, #64	; 0x40
   80ed0:	b29a      	uxth	r2, r3
   80ed2:	4b3c      	ldr	r3, [pc, #240]	; (80fc4 <main_setup_out_received+0x108>)
   80ed4:	819a      	strh	r2, [r3, #12]

    blockendpoint_usage = bep_emem;
   80ed6:	4b3d      	ldr	r3, [pc, #244]	; (80fcc <main_setup_out_received+0x110>)
   80ed8:	2200      	movs	r2, #0
   80eda:	701a      	strb	r2, [r3, #0]
    static uint8_t  respbuf[128];
    switch(udd_g_ctrlreq.req.bRequest){
   80edc:	4b39      	ldr	r3, [pc, #228]	; (80fc4 <main_setup_out_received+0x108>)
   80ede:	785b      	ldrb	r3, [r3, #1]
   80ee0:	3b10      	subs	r3, #16
   80ee2:	2b14      	cmp	r3, #20
   80ee4:	d862      	bhi.n	80fac <main_setup_out_received+0xf0>
   80ee6:	a201      	add	r2, pc, #4	; (adr r2, 80eec <main_setup_out_received+0x30>)
   80ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80eec:	00080f41 	.word	0x00080f41
   80ef0:	00080f6d 	.word	0x00080f6d
   80ef4:	00080f57 	.word	0x00080f57
   80ef8:	00080f83 	.word	0x00080f83
   80efc:	00080fad 	.word	0x00080fad
   80f00:	00080fad 	.word	0x00080fad
   80f04:	00080f99 	.word	0x00080f99
   80f08:	00080fad 	.word	0x00080fad
   80f0c:	00080fad 	.word	0x00080fad
   80f10:	00080fad 	.word	0x00080fad
   80f14:	00080fad 	.word	0x00080fad
   80f18:	00080fad 	.word	0x00080fad
   80f1c:	00080fad 	.word	0x00080fad
   80f20:	00080fad 	.word	0x00080fad
   80f24:	00080fad 	.word	0x00080fad
   80f28:	00080fad 	.word	0x00080fad
   80f2c:	00080fad 	.word	0x00080fad
   80f30:	00080fad 	.word	0x00080fad
   80f34:	00080fad 	.word	0x00080fad
   80f38:	00080fad 	.word	0x00080fad
   80f3c:	00080fa3 	.word	0x00080fa3
        /* Memory Read */
    case REQ_MEMREAD_BULK:
        if (FPGA_setlock(fpga_usblocked)){
   80f40:	2006      	movs	r0, #6
   80f42:	4b23      	ldr	r3, [pc, #140]	; (80fd0 <main_setup_out_received+0x114>)
   80f44:	4798      	blx	r3
   80f46:	4603      	mov	r3, r0
   80f48:	2b00      	cmp	r3, #0
   80f4a:	d031      	beq.n	80fb0 <main_setup_out_received+0xf4>
            udd_g_ctrlreq.callback = ctrl_readmem_bulk;
   80f4c:	4b1d      	ldr	r3, [pc, #116]	; (80fc4 <main_setup_out_received+0x108>)
   80f4e:	4a21      	ldr	r2, [pc, #132]	; (80fd4 <main_setup_out_received+0x118>)
   80f50:	611a      	str	r2, [r3, #16]
            return true;
   80f52:	2301      	movs	r3, #1
   80f54:	e034      	b.n	80fc0 <main_setup_out_received+0x104>
        }
        break;
    case REQ_MEMREAD_CTRL:
        if (FPGA_setlock(fpga_usblocked)){
   80f56:	2006      	movs	r0, #6
   80f58:	4b1d      	ldr	r3, [pc, #116]	; (80fd0 <main_setup_out_received+0x114>)
   80f5a:	4798      	blx	r3
   80f5c:	4603      	mov	r3, r0
   80f5e:	2b00      	cmp	r3, #0
   80f60:	d028      	beq.n	80fb4 <main_setup_out_received+0xf8>
            udd_g_ctrlreq.callback = ctrl_readmem_ctrl;
   80f62:	4b18      	ldr	r3, [pc, #96]	; (80fc4 <main_setup_out_received+0x108>)
   80f64:	4a1c      	ldr	r2, [pc, #112]	; (80fd8 <main_setup_out_received+0x11c>)
   80f66:	611a      	str	r2, [r3, #16]
            return true;
   80f68:	2301      	movs	r3, #1
   80f6a:	e029      	b.n	80fc0 <main_setup_out_received+0x104>
        break;


        /* Memory Write */
    case REQ_MEMWRITE_BULK:
        if (FPGA_setlock(fpga_usblocked)){
   80f6c:	2006      	movs	r0, #6
   80f6e:	4b18      	ldr	r3, [pc, #96]	; (80fd0 <main_setup_out_received+0x114>)
   80f70:	4798      	blx	r3
   80f72:	4603      	mov	r3, r0
   80f74:	2b00      	cmp	r3, #0
   80f76:	d01f      	beq.n	80fb8 <main_setup_out_received+0xfc>
            udd_g_ctrlreq.callback = ctrl_writemem_bulk;
   80f78:	4b12      	ldr	r3, [pc, #72]	; (80fc4 <main_setup_out_received+0x108>)
   80f7a:	4a18      	ldr	r2, [pc, #96]	; (80fdc <main_setup_out_received+0x120>)
   80f7c:	611a      	str	r2, [r3, #16]
            return true;
   80f7e:	2301      	movs	r3, #1
   80f80:	e01e      	b.n	80fc0 <main_setup_out_received+0x104>
        }
        break;


    case REQ_MEMWRITE_CTRL:
        if (FPGA_setlock(fpga_usblocked)){
   80f82:	2006      	movs	r0, #6
   80f84:	4b12      	ldr	r3, [pc, #72]	; (80fd0 <main_setup_out_received+0x114>)
   80f86:	4798      	blx	r3
   80f88:	4603      	mov	r3, r0
   80f8a:	2b00      	cmp	r3, #0
   80f8c:	d016      	beq.n	80fbc <main_setup_out_received+0x100>
            udd_g_ctrlreq.callback = ctrl_writemem_ctrl;
   80f8e:	4b0d      	ldr	r3, [pc, #52]	; (80fc4 <main_setup_out_received+0x108>)
   80f90:	4a13      	ldr	r2, [pc, #76]	; (80fe0 <main_setup_out_received+0x124>)
   80f92:	611a      	str	r2, [r3, #16]
            return true;
   80f94:	2301      	movs	r3, #1
   80f96:	e013      	b.n	80fc0 <main_setup_out_received+0x104>
        }
        break;

    case REQ_FPGA_PROGRAM:
        udd_g_ctrlreq.callback = ctrl_progfpga_bulk;
   80f98:	4b0a      	ldr	r3, [pc, #40]	; (80fc4 <main_setup_out_received+0x108>)
   80f9a:	4a12      	ldr	r2, [pc, #72]	; (80fe4 <main_setup_out_received+0x128>)
   80f9c:	611a      	str	r2, [r3, #16]
        return true;
   80f9e:	2301      	movs	r3, #1
   80fa0:	e00e      	b.n	80fc0 <main_setup_out_received+0x104>

    case REQ_CHANGE_PWR:
        //TODO
        udd_g_ctrlreq.callback = ctrl_change_pwr;
   80fa2:	4b08      	ldr	r3, [pc, #32]	; (80fc4 <main_setup_out_received+0x108>)
   80fa4:	4a10      	ldr	r2, [pc, #64]	; (80fe8 <main_setup_out_received+0x12c>)
   80fa6:	611a      	str	r2, [r3, #16]
        return true;
   80fa8:	2301      	movs	r3, #1
   80faa:	e009      	b.n	80fc0 <main_setup_out_received+0x104>
    default:
        return false;
   80fac:	2300      	movs	r3, #0
   80fae:	e007      	b.n	80fc0 <main_setup_out_received+0x104>
        break;
   80fb0:	bf00      	nop
   80fb2:	e004      	b.n	80fbe <main_setup_out_received+0x102>
        break;
   80fb4:	bf00      	nop
   80fb6:	e002      	b.n	80fbe <main_setup_out_received+0x102>
        break;
   80fb8:	bf00      	nop
   80fba:	e000      	b.n	80fbe <main_setup_out_received+0x102>
        break;
   80fbc:	bf00      	nop
    }

    return false;
   80fbe:	2300      	movs	r3, #0
}
   80fc0:	4618      	mov	r0, r3
   80fc2:	bd80      	pop	{r7, pc}
   80fc4:	20000d58 	.word	0x20000d58
   80fc8:	20000bfc 	.word	0x20000bfc
   80fcc:	20000c3c 	.word	0x20000c3c
   80fd0:	000811a5 	.word	0x000811a5
   80fd4:	00080ca1 	.word	0x00080ca1
   80fd8:	00080cf9 	.word	0x00080cf9
   80fdc:	00080dc9 	.word	0x00080dc9
   80fe0:	00080d51 	.word	0x00080d51
   80fe4:	00080e05 	.word	0x00080e05
   80fe8:	00080e49 	.word	0x00080e49

00080fec <main_setup_in_received>:
  && (udd_g_ctrlreq.req.bRequest == 0)
  && (0 != udd_g_ctrlreq.req.wLength)
*/

bool main_setup_in_received(void)
{
   80fec:	b580      	push	{r7, lr}
   80fee:	af00      	add	r7, sp, #0
    */

    static uint8_t  respbuf[64];
    unsigned int cnt;

    switch(udd_g_ctrlreq.req.bRequest){
   80ff0:	4b27      	ldr	r3, [pc, #156]	; (81090 <main_setup_in_received+0xa4>)
   80ff2:	785b      	ldrb	r3, [r3, #1]
   80ff4:	2b15      	cmp	r3, #21
   80ff6:	d02a      	beq.n	8104e <main_setup_in_received+0x62>
   80ff8:	2b17      	cmp	r3, #23
   80ffa:	d017      	beq.n	8102c <main_setup_in_received+0x40>
   80ffc:	2b12      	cmp	r3, #18
   80ffe:	d143      	bne.n	81088 <main_setup_in_received+0x9c>
    case REQ_MEMREAD_CTRL:
        udd_g_ctrlreq.payload = ctrlmemread_buf;
   81000:	4b24      	ldr	r3, [pc, #144]	; (81094 <main_setup_in_received+0xa8>)
   81002:	681b      	ldr	r3, [r3, #0]
   81004:	4a22      	ldr	r2, [pc, #136]	; (81090 <main_setup_in_received+0xa4>)
   81006:	6093      	str	r3, [r2, #8]
        udd_g_ctrlreq.payload_size = ctrlmemread_size;
   81008:	4b23      	ldr	r3, [pc, #140]	; (81098 <main_setup_in_received+0xac>)
   8100a:	681b      	ldr	r3, [r3, #0]
   8100c:	b29a      	uxth	r2, r3
   8100e:	4b20      	ldr	r3, [pc, #128]	; (81090 <main_setup_in_received+0xa4>)
   81010:	819a      	strh	r2, [r3, #12]
        ctrlmemread_size = 0;
   81012:	4b21      	ldr	r3, [pc, #132]	; (81098 <main_setup_in_received+0xac>)
   81014:	2200      	movs	r2, #0
   81016:	601a      	str	r2, [r3, #0]

        if (FPGA_lockstatus() == fpga_ctrlmem){
   81018:	4b20      	ldr	r3, [pc, #128]	; (8109c <main_setup_in_received+0xb0>)
   8101a:	4798      	blx	r3
   8101c:	4603      	mov	r3, r0
   8101e:	2b05      	cmp	r3, #5
   81020:	d102      	bne.n	81028 <main_setup_in_received+0x3c>
            FPGA_setlock(fpga_unlocked);
   81022:	2000      	movs	r0, #0
   81024:	4b1e      	ldr	r3, [pc, #120]	; (810a0 <main_setup_in_received+0xb4>)
   81026:	4798      	blx	r3
        }

        return true;
   81028:	2301      	movs	r3, #1
   8102a:	e02e      	b.n	8108a <main_setup_in_received+0x9e>
        break;

    case REQ_FW_VERSION:
        respbuf[0] = FW_VER_MAJOR;
   8102c:	4b1d      	ldr	r3, [pc, #116]	; (810a4 <main_setup_in_received+0xb8>)
   8102e:	2200      	movs	r2, #0
   81030:	701a      	strb	r2, [r3, #0]
        respbuf[1] = FW_VER_MINOR;
   81032:	4b1c      	ldr	r3, [pc, #112]	; (810a4 <main_setup_in_received+0xb8>)
   81034:	220a      	movs	r2, #10
   81036:	705a      	strb	r2, [r3, #1]
        respbuf[2] = FW_VER_DEBUG;
   81038:	4b1a      	ldr	r3, [pc, #104]	; (810a4 <main_setup_in_received+0xb8>)
   8103a:	2200      	movs	r2, #0
   8103c:	709a      	strb	r2, [r3, #2]
        udd_g_ctrlreq.payload = respbuf;
   8103e:	4b14      	ldr	r3, [pc, #80]	; (81090 <main_setup_in_received+0xa4>)
   81040:	4a18      	ldr	r2, [pc, #96]	; (810a4 <main_setup_in_received+0xb8>)
   81042:	609a      	str	r2, [r3, #8]
        udd_g_ctrlreq.payload_size = 3;
   81044:	4b12      	ldr	r3, [pc, #72]	; (81090 <main_setup_in_received+0xa4>)
   81046:	2203      	movs	r2, #3
   81048:	819a      	strh	r2, [r3, #12]
        return true;
   8104a:	2301      	movs	r3, #1
   8104c:	e01d      	b.n	8108a <main_setup_in_received+0x9e>
        break;

    case REQ_FPGA_STATUS:
        respbuf[0] = FPGA_ISDONE();
   8104e:	2013      	movs	r0, #19
   81050:	4b15      	ldr	r3, [pc, #84]	; (810a8 <main_setup_in_received+0xbc>)
   81052:	4798      	blx	r3
   81054:	4603      	mov	r3, r0
   81056:	2b00      	cmp	r3, #0
   81058:	bf14      	ite	ne
   8105a:	2301      	movne	r3, #1
   8105c:	2300      	moveq	r3, #0
   8105e:	b2db      	uxtb	r3, r3
   81060:	461a      	mov	r2, r3
   81062:	4b10      	ldr	r3, [pc, #64]	; (810a4 <main_setup_in_received+0xb8>)
   81064:	701a      	strb	r2, [r3, #0]
        respbuf[1] = 0;
   81066:	4b0f      	ldr	r3, [pc, #60]	; (810a4 <main_setup_in_received+0xb8>)
   81068:	2200      	movs	r2, #0
   8106a:	705a      	strb	r2, [r3, #1]
        respbuf[2] = 0;
   8106c:	4b0d      	ldr	r3, [pc, #52]	; (810a4 <main_setup_in_received+0xb8>)
   8106e:	2200      	movs	r2, #0
   81070:	709a      	strb	r2, [r3, #2]
        respbuf[3] = 0;
   81072:	4b0c      	ldr	r3, [pc, #48]	; (810a4 <main_setup_in_received+0xb8>)
   81074:	2200      	movs	r2, #0
   81076:	70da      	strb	r2, [r3, #3]
        udd_g_ctrlreq.payload = respbuf;
   81078:	4b05      	ldr	r3, [pc, #20]	; (81090 <main_setup_in_received+0xa4>)
   8107a:	4a0a      	ldr	r2, [pc, #40]	; (810a4 <main_setup_in_received+0xb8>)
   8107c:	609a      	str	r2, [r3, #8]
        udd_g_ctrlreq.payload_size = 4;
   8107e:	4b04      	ldr	r3, [pc, #16]	; (81090 <main_setup_in_received+0xa4>)
   81080:	2204      	movs	r2, #4
   81082:	819a      	strh	r2, [r3, #12]
        return true;
   81084:	2301      	movs	r3, #1
   81086:	e000      	b.n	8108a <main_setup_in_received+0x9e>
        break;
    default:
        return false;
   81088:	2300      	movs	r3, #0
    }
    return false;
}
   8108a:	4618      	mov	r0, r3
   8108c:	bd80      	pop	{r7, pc}
   8108e:	bf00      	nop
   81090:	20000d58 	.word	0x20000d58
   81094:	20000c40 	.word	0x20000c40
   81098:	20000c44 	.word	0x20000c44
   8109c:	000811fd 	.word	0x000811fd
   810a0:	000811a5 	.word	0x000811a5
   810a4:	20000c48 	.word	0x20000c48
   810a8:	00083fd5 	.word	0x00083fd5

000810ac <main_vendor_bulk_in_received>:

void main_vendor_bulk_in_received(udd_ep_status_t status,
                                  iram_size_t nb_transfered, udd_ep_id_t ep)
{
   810ac:	b580      	push	{r7, lr}
   810ae:	b082      	sub	sp, #8
   810b0:	af00      	add	r7, sp, #0
   810b2:	4603      	mov	r3, r0
   810b4:	6039      	str	r1, [r7, #0]
   810b6:	71fb      	strb	r3, [r7, #7]
   810b8:	4613      	mov	r3, r2
   810ba:	71bb      	strb	r3, [r7, #6]
    UNUSED(nb_transfered);
    UNUSED(ep);
    if (UDD_EP_TRANSFER_OK != status) {
   810bc:	79fb      	ldrb	r3, [r7, #7]
   810be:	2b00      	cmp	r3, #0
   810c0:	d108      	bne.n	810d4 <main_vendor_bulk_in_received+0x28>
        return; // Transfer aborted/error
    }

    if (FPGA_lockstatus() == fpga_blockin){
   810c2:	4b06      	ldr	r3, [pc, #24]	; (810dc <main_vendor_bulk_in_received+0x30>)
   810c4:	4798      	blx	r3
   810c6:	4603      	mov	r3, r0
   810c8:	2b02      	cmp	r3, #2
   810ca:	d104      	bne.n	810d6 <main_vendor_bulk_in_received+0x2a>
        FPGA_setlock(fpga_unlocked);
   810cc:	2000      	movs	r0, #0
   810ce:	4b04      	ldr	r3, [pc, #16]	; (810e0 <main_vendor_bulk_in_received+0x34>)
   810d0:	4798      	blx	r3
   810d2:	e000      	b.n	810d6 <main_vendor_bulk_in_received+0x2a>
        return; // Transfer aborted/error
   810d4:	bf00      	nop
    }
}
   810d6:	3708      	adds	r7, #8
   810d8:	46bd      	mov	sp, r7
   810da:	bd80      	pop	{r7, pc}
   810dc:	000811fd 	.word	0x000811fd
   810e0:	000811a5 	.word	0x000811a5

000810e4 <main_vendor_bulk_out_received>:

void main_vendor_bulk_out_received(udd_ep_status_t status,
                                   iram_size_t nb_transfered, udd_ep_id_t ep)
{
   810e4:	b580      	push	{r7, lr}
   810e6:	b084      	sub	sp, #16
   810e8:	af00      	add	r7, sp, #0
   810ea:	4603      	mov	r3, r0
   810ec:	6039      	str	r1, [r7, #0]
   810ee:	71fb      	strb	r3, [r7, #7]
   810f0:	4613      	mov	r3, r2
   810f2:	71bb      	strb	r3, [r7, #6]
    UNUSED(ep);
    if (UDD_EP_TRANSFER_OK != status) {
   810f4:	79fb      	ldrb	r3, [r7, #7]
   810f6:	2b00      	cmp	r3, #0
   810f8:	d006      	beq.n	81108 <main_vendor_bulk_out_received+0x24>
        // Transfer aborted

        //restart
        udi_vendor_bulk_out_run(
   810fa:	4a22      	ldr	r2, [pc, #136]	; (81184 <main_vendor_bulk_out_received+0xa0>)
   810fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
   81100:	4821      	ldr	r0, [pc, #132]	; (81188 <main_vendor_bulk_out_received+0xa4>)
   81102:	4b22      	ldr	r3, [pc, #136]	; (8118c <main_vendor_bulk_out_received+0xa8>)
   81104:	4798      	blx	r3
            main_buf_loopback,
            sizeof(main_buf_loopback),
            main_vendor_bulk_out_received);

        return;
   81106:	e039      	b.n	8117c <main_vendor_bulk_out_received+0x98>
    }

    if (blockendpoint_usage == bep_emem){
   81108:	4b21      	ldr	r3, [pc, #132]	; (81190 <main_vendor_bulk_out_received+0xac>)
   8110a:	781b      	ldrb	r3, [r3, #0]
   8110c:	2b00      	cmp	r3, #0
   8110e:	d11a      	bne.n	81146 <main_vendor_bulk_out_received+0x62>
        for(unsigned int i = 0; i < nb_transfered; i++){
   81110:	2300      	movs	r3, #0
   81112:	60fb      	str	r3, [r7, #12]
   81114:	e00b      	b.n	8112e <main_vendor_bulk_out_received+0x4a>
            xram[i] = main_buf_loopback[i];
   81116:	4b1f      	ldr	r3, [pc, #124]	; (81194 <main_vendor_bulk_out_received+0xb0>)
   81118:	681a      	ldr	r2, [r3, #0]
   8111a:	68fb      	ldr	r3, [r7, #12]
   8111c:	4413      	add	r3, r2
   8111e:	491a      	ldr	r1, [pc, #104]	; (81188 <main_vendor_bulk_out_received+0xa4>)
   81120:	68fa      	ldr	r2, [r7, #12]
   81122:	440a      	add	r2, r1
   81124:	7812      	ldrb	r2, [r2, #0]
   81126:	701a      	strb	r2, [r3, #0]
        for(unsigned int i = 0; i < nb_transfered; i++){
   81128:	68fb      	ldr	r3, [r7, #12]
   8112a:	3301      	adds	r3, #1
   8112c:	60fb      	str	r3, [r7, #12]
   8112e:	68fa      	ldr	r2, [r7, #12]
   81130:	683b      	ldr	r3, [r7, #0]
   81132:	429a      	cmp	r2, r3
   81134:	d3ef      	bcc.n	81116 <main_vendor_bulk_out_received+0x32>
        }

        if (FPGA_lockstatus() == fpga_blockout){
   81136:	4b18      	ldr	r3, [pc, #96]	; (81198 <main_vendor_bulk_out_received+0xb4>)
   81138:	4798      	blx	r3
   8113a:	4603      	mov	r3, r0
   8113c:	2b04      	cmp	r3, #4
   8113e:	d117      	bne.n	81170 <main_vendor_bulk_out_received+0x8c>
            FPGA_releaselock();
   81140:	4b16      	ldr	r3, [pc, #88]	; (8119c <main_vendor_bulk_out_received+0xb8>)
   81142:	4798      	blx	r3
   81144:	e014      	b.n	81170 <main_vendor_bulk_out_received+0x8c>
        }
    } else if (blockendpoint_usage == bep_fpgabitstream){
   81146:	4b12      	ldr	r3, [pc, #72]	; (81190 <main_vendor_bulk_out_received+0xac>)
   81148:	781b      	ldrb	r3, [r3, #0]
   8114a:	2b0a      	cmp	r3, #10
   8114c:	d110      	bne.n	81170 <main_vendor_bulk_out_received+0x8c>

        /* Send byte to FPGA - this could eventually be done via SPI */
        // TODO: is this dangerous?
        for(unsigned int i = 0; i < nb_transfered; i++){
   8114e:	2300      	movs	r3, #0
   81150:	60bb      	str	r3, [r7, #8]
   81152:	e009      	b.n	81168 <main_vendor_bulk_out_received+0x84>
            fpga_program_sendbyte(main_buf_loopback[i]);
   81154:	4a0c      	ldr	r2, [pc, #48]	; (81188 <main_vendor_bulk_out_received+0xa4>)
   81156:	68bb      	ldr	r3, [r7, #8]
   81158:	4413      	add	r3, r2
   8115a:	781b      	ldrb	r3, [r3, #0]
   8115c:	4618      	mov	r0, r3
   8115e:	4b10      	ldr	r3, [pc, #64]	; (811a0 <main_vendor_bulk_out_received+0xbc>)
   81160:	4798      	blx	r3
        for(unsigned int i = 0; i < nb_transfered; i++){
   81162:	68bb      	ldr	r3, [r7, #8]
   81164:	3301      	adds	r3, #1
   81166:	60bb      	str	r3, [r7, #8]
   81168:	68ba      	ldr	r2, [r7, #8]
   8116a:	683b      	ldr	r3, [r7, #0]
   8116c:	429a      	cmp	r2, r3
   8116e:	d3f1      	bcc.n	81154 <main_vendor_bulk_out_received+0x70>
#endif
    }

    //printf("BULKOUT: %d bytes\n", (int)nb_transfered);

    udi_vendor_bulk_out_run(
   81170:	4a04      	ldr	r2, [pc, #16]	; (81184 <main_vendor_bulk_out_received+0xa0>)
   81172:	f44f 6180 	mov.w	r1, #1024	; 0x400
   81176:	4804      	ldr	r0, [pc, #16]	; (81188 <main_vendor_bulk_out_received+0xa4>)
   81178:	4b04      	ldr	r3, [pc, #16]	; (8118c <main_vendor_bulk_out_received+0xa8>)
   8117a:	4798      	blx	r3
        main_buf_loopback,
        sizeof(main_buf_loopback),
        main_vendor_bulk_out_received);
}
   8117c:	3710      	adds	r7, #16
   8117e:	46bd      	mov	sp, r7
   81180:	bd80      	pop	{r7, pc}
   81182:	bf00      	nop
   81184:	000810e5 	.word	0x000810e5
   81188:	200007fc 	.word	0x200007fc
   8118c:	00083dbd 	.word	0x00083dbd
   81190:	20000c3c 	.word	0x20000c3c
   81194:	20000290 	.word	0x20000290
   81198:	000811fd 	.word	0x000811fd
   8119c:	000811e5 	.word	0x000811e5
   811a0:	00081381 	.word	0x00081381

000811a4 <FPGA_setlock>:
uint8_t volatile *xram = (uint8_t *) PSRAM_BASE_ADDRESS;

static volatile fpga_lockstatus_t _fpga_locked = fpga_unlocked;

int FPGA_setlock(fpga_lockstatus_t lockstatus)
{
   811a4:	b580      	push	{r7, lr}
   811a6:	b084      	sub	sp, #16
   811a8:	af00      	add	r7, sp, #0
   811aa:	4603      	mov	r3, r0
   811ac:	71fb      	strb	r3, [r7, #7]
  int ret = 0;
   811ae:	2300      	movs	r3, #0
   811b0:	60fb      	str	r3, [r7, #12]
  cpu_irq_enter_critical();
   811b2:	4b09      	ldr	r3, [pc, #36]	; (811d8 <FPGA_setlock+0x34>)
   811b4:	4798      	blx	r3
  if (_fpga_locked == fpga_unlocked)
   811b6:	4b09      	ldr	r3, [pc, #36]	; (811dc <FPGA_setlock+0x38>)
   811b8:	781b      	ldrb	r3, [r3, #0]
   811ba:	b2db      	uxtb	r3, r3
   811bc:	2b00      	cmp	r3, #0
   811be:	d104      	bne.n	811ca <FPGA_setlock+0x26>
  {
    ret = 1;
   811c0:	2301      	movs	r3, #1
   811c2:	60fb      	str	r3, [r7, #12]
    _fpga_locked = lockstatus;
   811c4:	4a05      	ldr	r2, [pc, #20]	; (811dc <FPGA_setlock+0x38>)
   811c6:	79fb      	ldrb	r3, [r7, #7]
   811c8:	7013      	strb	r3, [r2, #0]
  }
  cpu_irq_leave_critical();
   811ca:	4b05      	ldr	r3, [pc, #20]	; (811e0 <FPGA_setlock+0x3c>)
   811cc:	4798      	blx	r3
  return ret;
   811ce:	68fb      	ldr	r3, [r7, #12]
}
   811d0:	4618      	mov	r0, r3
   811d2:	3710      	adds	r7, #16
   811d4:	46bd      	mov	sp, r7
   811d6:	bd80      	pop	{r7, pc}
   811d8:	00085511 	.word	0x00085511
   811dc:	20000c88 	.word	0x20000c88
   811e0:	00085565 	.word	0x00085565

000811e4 <FPGA_releaselock>:

void FPGA_releaselock(void)
{
   811e4:	b480      	push	{r7}
   811e6:	af00      	add	r7, sp, #0
  _fpga_locked = fpga_unlocked;
   811e8:	4b03      	ldr	r3, [pc, #12]	; (811f8 <FPGA_releaselock+0x14>)
   811ea:	2200      	movs	r2, #0
   811ec:	701a      	strb	r2, [r3, #0]
}
   811ee:	bf00      	nop
   811f0:	46bd      	mov	sp, r7
   811f2:	bc80      	pop	{r7}
   811f4:	4770      	bx	lr
   811f6:	bf00      	nop
   811f8:	20000c88 	.word	0x20000c88

000811fc <FPGA_lockstatus>:

fpga_lockstatus_t FPGA_lockstatus(void)
{
   811fc:	b480      	push	{r7}
   811fe:	af00      	add	r7, sp, #0
  return _fpga_locked;
   81200:	4b03      	ldr	r3, [pc, #12]	; (81210 <FPGA_lockstatus+0x14>)
   81202:	781b      	ldrb	r3, [r3, #0]
   81204:	b2db      	uxtb	r3, r3
}
   81206:	4618      	mov	r0, r3
   81208:	46bd      	mov	sp, r7
   8120a:	bc80      	pop	{r7}
   8120c:	4770      	bx	lr
   8120e:	bf00      	nop
   81210:	20000c88 	.word	0x20000c88

00081214 <FPGA_setaddr>:
  FPGA_releaselock();
  cpu_irq_leave_critical();
}

void FPGA_setaddr(uint32_t addr)
{
   81214:	b580      	push	{r7, lr}
   81216:	b082      	sub	sp, #8
   81218:	af00      	add	r7, sp, #0
   8121a:	6078      	str	r0, [r7, #4]
  pio_sync_output_write(FPGA_ADDR_PORT, addr);
   8121c:	6879      	ldr	r1, [r7, #4]
   8121e:	4803      	ldr	r0, [pc, #12]	; (8122c <FPGA_setaddr+0x18>)
   81220:	4b03      	ldr	r3, [pc, #12]	; (81230 <FPGA_setaddr+0x1c>)
   81222:	4798      	blx	r3
  //maybe needed?
  /* gpio_set_pin_low(FPGA_ALE_GPIO); */
  /* gpio_set_pin_high(FPGA_ALE_GPIO); */
}
   81224:	bf00      	nop
   81226:	3708      	adds	r7, #8
   81228:	46bd      	mov	sp, r7
   8122a:	bd80      	pop	{r7, pc}
   8122c:	400e0e00 	.word	0x400e0e00
   81230:	00083f75 	.word	0x00083f75

00081234 <osc_get_rate>:
{
   81234:	b480      	push	{r7}
   81236:	b083      	sub	sp, #12
   81238:	af00      	add	r7, sp, #0
   8123a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   8123c:	687b      	ldr	r3, [r7, #4]
   8123e:	2b07      	cmp	r3, #7
   81240:	d823      	bhi.n	8128a <osc_get_rate+0x56>
   81242:	a201      	add	r2, pc, #4	; (adr r2, 81248 <osc_get_rate+0x14>)
   81244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   81248:	00081269 	.word	0x00081269
   8124c:	0008126f 	.word	0x0008126f
   81250:	00081273 	.word	0x00081273
   81254:	00081277 	.word	0x00081277
   81258:	0008127b 	.word	0x0008127b
   8125c:	0008127f 	.word	0x0008127f
   81260:	00081283 	.word	0x00081283
   81264:	00081287 	.word	0x00081287
		return OSC_SLCK_32K_RC_HZ;
   81268:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   8126c:	e00e      	b.n	8128c <osc_get_rate+0x58>
		return BOARD_FREQ_SLCK_XTAL;
   8126e:	2300      	movs	r3, #0
   81270:	e00c      	b.n	8128c <osc_get_rate+0x58>
		return BOARD_FREQ_SLCK_BYPASS;
   81272:	2300      	movs	r3, #0
   81274:	e00a      	b.n	8128c <osc_get_rate+0x58>
		return OSC_MAINCK_4M_RC_HZ;
   81276:	4b08      	ldr	r3, [pc, #32]	; (81298 <osc_get_rate+0x64>)
   81278:	e008      	b.n	8128c <osc_get_rate+0x58>
		return OSC_MAINCK_8M_RC_HZ;
   8127a:	4b08      	ldr	r3, [pc, #32]	; (8129c <osc_get_rate+0x68>)
   8127c:	e006      	b.n	8128c <osc_get_rate+0x58>
		return OSC_MAINCK_12M_RC_HZ;
   8127e:	4b08      	ldr	r3, [pc, #32]	; (812a0 <osc_get_rate+0x6c>)
   81280:	e004      	b.n	8128c <osc_get_rate+0x58>
		return BOARD_FREQ_MAINCK_XTAL;
   81282:	4b07      	ldr	r3, [pc, #28]	; (812a0 <osc_get_rate+0x6c>)
   81284:	e002      	b.n	8128c <osc_get_rate+0x58>
		return BOARD_FREQ_MAINCK_BYPASS;
   81286:	4b06      	ldr	r3, [pc, #24]	; (812a0 <osc_get_rate+0x6c>)
   81288:	e000      	b.n	8128c <osc_get_rate+0x58>
	return 0;
   8128a:	2300      	movs	r3, #0
}
   8128c:	4618      	mov	r0, r3
   8128e:	370c      	adds	r7, #12
   81290:	46bd      	mov	sp, r7
   81292:	bc80      	pop	{r7}
   81294:	4770      	bx	lr
   81296:	bf00      	nop
   81298:	003d0900 	.word	0x003d0900
   8129c:	007a1200 	.word	0x007a1200
   812a0:	00b71b00 	.word	0x00b71b00

000812a4 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
   812a4:	b580      	push	{r7, lr}
   812a6:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
   812a8:	2006      	movs	r0, #6
   812aa:	4b03      	ldr	r3, [pc, #12]	; (812b8 <sysclk_get_main_hz+0x14>)
   812ac:	4798      	blx	r3
   812ae:	4603      	mov	r3, r0
   812b0:	011b      	lsls	r3, r3, #4
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
   812b2:	4618      	mov	r0, r3
   812b4:	bd80      	pop	{r7, pc}
   812b6:	bf00      	nop
   812b8:	00081235 	.word	0x00081235

000812bc <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
   812bc:	b580      	push	{r7, lr}
   812be:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
   812c0:	4b02      	ldr	r3, [pc, #8]	; (812cc <sysclk_get_cpu_hz+0x10>)
   812c2:	4798      	blx	r3
   812c4:	4603      	mov	r3, r0
   812c6:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
   812c8:	4618      	mov	r0, r3
   812ca:	bd80      	pop	{r7, pc}
   812cc:	000812a5 	.word	0x000812a5

000812d0 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
   812d0:	b580      	push	{r7, lr}
   812d2:	b082      	sub	sp, #8
   812d4:	af00      	add	r7, sp, #0
   812d6:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
   812d8:	6878      	ldr	r0, [r7, #4]
   812da:	4b03      	ldr	r3, [pc, #12]	; (812e8 <sysclk_enable_peripheral_clock+0x18>)
   812dc:	4798      	blx	r3
}
   812de:	bf00      	nop
   812e0:	3708      	adds	r7, #8
   812e2:	46bd      	mov	sp, r7
   812e4:	bd80      	pop	{r7, pc}
   812e6:	bf00      	nop
   812e8:	00083b85 	.word	0x00083b85

000812ec <fpga_program_setup1>:
    FPGA_NPROG_HIGH();
}

/* FPGA Programming Step 1: Erase FPGA, setup SPI interface */
void fpga_program_setup1(void)
{
   812ec:	b580      	push	{r7, lr}
   812ee:	b084      	sub	sp, #16
   812f0:	af00      	add	r7, sp, #0
    /* Init - set program low to erase FPGA */
    FPGA_NPROG_LOW();
   812f2:	2014      	movs	r0, #20
   812f4:	4b14      	ldr	r3, [pc, #80]	; (81348 <fpga_program_setup1+0x5c>)
   812f6:	4798      	blx	r3

    usart_spi_opt_t spiopts;
    spiopts.baudrate = 10000000UL;
   812f8:	4b14      	ldr	r3, [pc, #80]	; (8134c <fpga_program_setup1+0x60>)
   812fa:	603b      	str	r3, [r7, #0]
    spiopts.char_length = US_MR_CHRL_8_BIT;
   812fc:	23c0      	movs	r3, #192	; 0xc0
   812fe:	607b      	str	r3, [r7, #4]
    spiopts.channel_mode = US_MR_CHMODE_NORMAL;
   81300:	2300      	movs	r3, #0
   81302:	60fb      	str	r3, [r7, #12]
    spiopts.spi_mode = SPI_MODE_0;
   81304:	2300      	movs	r3, #0
   81306:	60bb      	str	r3, [r7, #8]

    sysclk_enable_peripheral_clock(FPGA_PROG_USART_ID);
   81308:	200d      	movs	r0, #13
   8130a:	4b11      	ldr	r3, [pc, #68]	; (81350 <fpga_program_setup1+0x64>)
   8130c:	4798      	blx	r3
    usart_init_spi_master(FPGA_PROG_USART, &spiopts, sysclk_get_cpu_hz());
   8130e:	4b11      	ldr	r3, [pc, #68]	; (81354 <fpga_program_setup1+0x68>)
   81310:	4798      	blx	r3
   81312:	4602      	mov	r2, r0
   81314:	463b      	mov	r3, r7
   81316:	4619      	mov	r1, r3
   81318:	480f      	ldr	r0, [pc, #60]	; (81358 <fpga_program_setup1+0x6c>)
   8131a:	4b10      	ldr	r3, [pc, #64]	; (8135c <fpga_program_setup1+0x70>)
   8131c:	4798      	blx	r3
    FPGA_DO_SETUP();
   8131e:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   81322:	2012      	movs	r0, #18
   81324:	4b0e      	ldr	r3, [pc, #56]	; (81360 <fpga_program_setup1+0x74>)
   81326:	4798      	blx	r3
    FPGA_CCLK_SETUP();
   81328:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   8132c:	2011      	movs	r0, #17
   8132e:	4b0c      	ldr	r3, [pc, #48]	; (81360 <fpga_program_setup1+0x74>)
   81330:	4798      	blx	r3

    //pin setup doesn't transfer control over to USART, so have to do it manually
    PIOA->PIO_PDR = (1 << PIN_FPGA_DO_GPIO) | (1 << PIN_FPGA_CCLK_GPIO);
   81332:	4b0c      	ldr	r3, [pc, #48]	; (81364 <fpga_program_setup1+0x78>)
   81334:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
   81338:	605a      	str	r2, [r3, #4]
    usart_enable_tx(FPGA_PROG_USART);
   8133a:	4807      	ldr	r0, [pc, #28]	; (81358 <fpga_program_setup1+0x6c>)
   8133c:	4b0a      	ldr	r3, [pc, #40]	; (81368 <fpga_program_setup1+0x7c>)
   8133e:	4798      	blx	r3
}
   81340:	bf00      	nop
   81342:	3710      	adds	r7, #16
   81344:	46bd      	mov	sp, r7
   81346:	bd80      	pop	{r7, pc}
   81348:	00084035 	.word	0x00084035
   8134c:	00989680 	.word	0x00989680
   81350:	000812d1 	.word	0x000812d1
   81354:	000812bd 	.word	0x000812bd
   81358:	40090000 	.word	0x40090000
   8135c:	000814b5 	.word	0x000814b5
   81360:	00084065 	.word	0x00084065
   81364:	400e0c00 	.word	0x400e0c00
   81368:	000815c5 	.word	0x000815c5

0008136c <fpga_program_setup2>:

/* FPGA Programming Step 2: Prepare FPGA for receiving programming data */
void fpga_program_setup2(void)
{
   8136c:	b580      	push	{r7, lr}
   8136e:	af00      	add	r7, sp, #0
    FPGA_NPROG_HIGH();
   81370:	2014      	movs	r0, #20
   81372:	4b02      	ldr	r3, [pc, #8]	; (8137c <fpga_program_setup2+0x10>)
   81374:	4798      	blx	r3
}
   81376:	bf00      	nop
   81378:	bd80      	pop	{r7, pc}
   8137a:	bf00      	nop
   8137c:	00084005 	.word	0x00084005

00081380 <fpga_program_sendbyte>:
//For debug only
//uint32_t fpga_total_bs_len;

/* FPGA Programming Step 3: Send data until done */
void fpga_program_sendbyte(uint8_t databyte)
{
   81380:	b580      	push	{r7, lr}
   81382:	b082      	sub	sp, #8
   81384:	af00      	add	r7, sp, #0
   81386:	4603      	mov	r3, r0
   81388:	71fb      	strb	r3, [r7, #7]
    //For debug only
    //fpga_total_bs_len++;
    usart_putchar(FPGA_PROG_USART, databyte);
   8138a:	79fb      	ldrb	r3, [r7, #7]
   8138c:	4619      	mov	r1, r3
   8138e:	4803      	ldr	r0, [pc, #12]	; (8139c <fpga_program_sendbyte+0x1c>)
   81390:	4b03      	ldr	r3, [pc, #12]	; (813a0 <fpga_program_sendbyte+0x20>)
   81392:	4798      	blx	r3
}
   81394:	bf00      	nop
   81396:	3708      	adds	r7, #8
   81398:	46bd      	mov	sp, r7
   8139a:	bd80      	pop	{r7, pc}
   8139c:	40090000 	.word	0x40090000
   813a0:	0008165b 	.word	0x0008165b

000813a4 <flash_read_unique_id>:
 * \param ul_size Data buffer size in DWORD.
 *
 * \return 0 if successful; otherwise returns an error code.
 */
uint32_t flash_read_unique_id(uint32_t *pul_data, uint32_t ul_size)
{
   813a4:	b590      	push	{r4, r7, lr}
   813a6:	b08b      	sub	sp, #44	; 0x2c
   813a8:	af02      	add	r7, sp, #8
   813aa:	6078      	str	r0, [r7, #4]
   813ac:	6039      	str	r1, [r7, #0]
	uint32_t uid_buf[4];
	uint32_t ul_idx;

	if (FLASH_RC_OK != efc_perform_read_sequence(EFC, EFC_FCMD_STUI,
   813ae:	f107 020c 	add.w	r2, r7, #12
   813b2:	2304      	movs	r3, #4
   813b4:	9300      	str	r3, [sp, #0]
   813b6:	4613      	mov	r3, r2
   813b8:	220f      	movs	r2, #15
   813ba:	210e      	movs	r1, #14
   813bc:	4813      	ldr	r0, [pc, #76]	; (8140c <flash_read_unique_id+0x68>)
   813be:	4c14      	ldr	r4, [pc, #80]	; (81410 <flash_read_unique_id+0x6c>)
   813c0:	47a0      	blx	r4
   813c2:	4603      	mov	r3, r0
   813c4:	2b00      	cmp	r3, #0
   813c6:	d001      	beq.n	813cc <flash_read_unique_id+0x28>
			EFC_FCMD_SPUI, uid_buf, 4)) {
		return FLASH_RC_ERROR;
   813c8:	2310      	movs	r3, #16
   813ca:	e01b      	b.n	81404 <flash_read_unique_id+0x60>
	}

	if (ul_size > 4) {
   813cc:	683b      	ldr	r3, [r7, #0]
   813ce:	2b04      	cmp	r3, #4
   813d0:	d901      	bls.n	813d6 <flash_read_unique_id+0x32>
		/* Only 4 dword to store unique ID */
		ul_size = 4;
   813d2:	2304      	movs	r3, #4
   813d4:	603b      	str	r3, [r7, #0]
	}

	for (ul_idx = 0; ul_idx < ul_size; ul_idx++) {
   813d6:	2300      	movs	r3, #0
   813d8:	61fb      	str	r3, [r7, #28]
   813da:	e00e      	b.n	813fa <flash_read_unique_id+0x56>
		pul_data[ul_idx] = uid_buf[ul_idx];
   813dc:	69fb      	ldr	r3, [r7, #28]
   813de:	009b      	lsls	r3, r3, #2
   813e0:	687a      	ldr	r2, [r7, #4]
   813e2:	441a      	add	r2, r3
   813e4:	69fb      	ldr	r3, [r7, #28]
   813e6:	009b      	lsls	r3, r3, #2
   813e8:	f107 0120 	add.w	r1, r7, #32
   813ec:	440b      	add	r3, r1
   813ee:	f853 3c14 	ldr.w	r3, [r3, #-20]
   813f2:	6013      	str	r3, [r2, #0]
	for (ul_idx = 0; ul_idx < ul_size; ul_idx++) {
   813f4:	69fb      	ldr	r3, [r7, #28]
   813f6:	3301      	adds	r3, #1
   813f8:	61fb      	str	r3, [r7, #28]
   813fa:	69fa      	ldr	r2, [r7, #28]
   813fc:	683b      	ldr	r3, [r7, #0]
   813fe:	429a      	cmp	r2, r3
   81400:	d3ec      	bcc.n	813dc <flash_read_unique_id+0x38>
	}

	return FLASH_RC_OK;
   81402:	2300      	movs	r3, #0
}
   81404:	4618      	mov	r0, r3
   81406:	3724      	adds	r7, #36	; 0x24
   81408:	46bd      	mov	sp, r7
   8140a:	bd90      	pop	{r4, r7, pc}
   8140c:	400e0800 	.word	0x400e0800
   81410:	20000001 	.word	0x20000001

00081414 <usart_set_spi_master_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
static uint32_t usart_set_spi_master_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
   81414:	b480      	push	{r7}
   81416:	b087      	sub	sp, #28
   81418:	af00      	add	r7, sp, #0
   8141a:	60f8      	str	r0, [r7, #12]
   8141c:	60b9      	str	r1, [r7, #8]
   8141e:	607a      	str	r2, [r7, #4]
	uint32_t cd;

	/* Calculate the clock divider according to the formula in SPI mode. */
	cd = (ul_mck + baudrate / 2) / baudrate;
   81420:	68bb      	ldr	r3, [r7, #8]
   81422:	085a      	lsrs	r2, r3, #1
   81424:	687b      	ldr	r3, [r7, #4]
   81426:	441a      	add	r2, r3
   81428:	68bb      	ldr	r3, [r7, #8]
   8142a:	fbb2 f3f3 	udiv	r3, r2, r3
   8142e:	617b      	str	r3, [r7, #20]

	if (cd < MIN_CD_VALUE_SPI || cd > MAX_CD_VALUE) {
   81430:	697b      	ldr	r3, [r7, #20]
   81432:	2b03      	cmp	r3, #3
   81434:	d903      	bls.n	8143e <usart_set_spi_master_baudrate+0x2a>
   81436:	697b      	ldr	r3, [r7, #20]
   81438:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
   8143c:	d301      	bcc.n	81442 <usart_set_spi_master_baudrate+0x2e>
		return 1;
   8143e:	2301      	movs	r3, #1
   81440:	e003      	b.n	8144a <usart_set_spi_master_baudrate+0x36>
	}

	p_usart->US_BRGR = cd << US_BRGR_CD_Pos;
   81442:	68fb      	ldr	r3, [r7, #12]
   81444:	697a      	ldr	r2, [r7, #20]
   81446:	621a      	str	r2, [r3, #32]

	return 0;
   81448:	2300      	movs	r3, #0
}
   8144a:	4618      	mov	r0, r3
   8144c:	371c      	adds	r7, #28
   8144e:	46bd      	mov	sp, r7
   81450:	bc80      	pop	{r7}
   81452:	4770      	bx	lr

00081454 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
   81454:	b580      	push	{r7, lr}
   81456:	b082      	sub	sp, #8
   81458:	af00      	add	r7, sp, #0
   8145a:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
   8145c:	6878      	ldr	r0, [r7, #4]
   8145e:	4b0f      	ldr	r3, [pc, #60]	; (8149c <usart_reset+0x48>)
   81460:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
   81462:	687b      	ldr	r3, [r7, #4]
   81464:	2200      	movs	r2, #0
   81466:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
   81468:	687b      	ldr	r3, [r7, #4]
   8146a:	2200      	movs	r2, #0
   8146c:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
   8146e:	687b      	ldr	r3, [r7, #4]
   81470:	2200      	movs	r2, #0
   81472:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
   81474:	6878      	ldr	r0, [r7, #4]
   81476:	4b0a      	ldr	r3, [pc, #40]	; (814a0 <usart_reset+0x4c>)
   81478:	4798      	blx	r3
	usart_reset_rx(p_usart);
   8147a:	6878      	ldr	r0, [r7, #4]
   8147c:	4b09      	ldr	r3, [pc, #36]	; (814a4 <usart_reset+0x50>)
   8147e:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
   81480:	6878      	ldr	r0, [r7, #4]
   81482:	4b09      	ldr	r3, [pc, #36]	; (814a8 <usart_reset+0x54>)
   81484:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
   81486:	6878      	ldr	r0, [r7, #4]
   81488:	4b08      	ldr	r3, [pc, #32]	; (814ac <usart_reset+0x58>)
   8148a:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
   8148c:	6878      	ldr	r0, [r7, #4]
   8148e:	4b08      	ldr	r3, [pc, #32]	; (814b0 <usart_reset+0x5c>)
   81490:	4798      	blx	r3
#endif
}
   81492:	bf00      	nop
   81494:	3708      	adds	r7, #8
   81496:	46bd      	mov	sp, r7
   81498:	bd80      	pop	{r7, pc}
   8149a:	bf00      	nop
   8149c:	00081689 	.word	0x00081689
   814a0:	000815dd 	.word	0x000815dd
   814a4:	000815f5 	.word	0x000815f5
   814a8:	0008160d 	.word	0x0008160d
   814ac:	00081641 	.word	0x00081641
   814b0:	00081627 	.word	0x00081627

000814b4 <usart_init_spi_master>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_spi_master(Usart *p_usart,
		const usart_spi_opt_t *p_usart_opt, uint32_t ul_mck)
{
   814b4:	b580      	push	{r7, lr}
   814b6:	b084      	sub	sp, #16
   814b8:	af00      	add	r7, sp, #0
   814ba:	60f8      	str	r0, [r7, #12]
   814bc:	60b9      	str	r1, [r7, #8]
   814be:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
   814c0:	68f8      	ldr	r0, [r7, #12]
   814c2:	4b3d      	ldr	r3, [pc, #244]	; (815b8 <usart_init_spi_master+0x104>)
   814c4:	4798      	blx	r3

	ul_reg_val = 0;
   814c6:	4b3d      	ldr	r3, [pc, #244]	; (815bc <usart_init_spi_master+0x108>)
   814c8:	2200      	movs	r2, #0
   814ca:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || (p_usart_opt->spi_mode > SPI_MODE_3) ||
   814cc:	68bb      	ldr	r3, [r7, #8]
   814ce:	2b00      	cmp	r3, #0
   814d0:	d00d      	beq.n	814ee <usart_init_spi_master+0x3a>
   814d2:	68bb      	ldr	r3, [r7, #8]
   814d4:	689b      	ldr	r3, [r3, #8]
   814d6:	2b03      	cmp	r3, #3
   814d8:	d809      	bhi.n	814ee <usart_init_spi_master+0x3a>
			usart_set_spi_master_baudrate(p_usart, p_usart_opt->baudrate,
   814da:	68bb      	ldr	r3, [r7, #8]
   814dc:	681b      	ldr	r3, [r3, #0]
   814de:	687a      	ldr	r2, [r7, #4]
   814e0:	4619      	mov	r1, r3
   814e2:	68f8      	ldr	r0, [r7, #12]
   814e4:	4b36      	ldr	r3, [pc, #216]	; (815c0 <usart_init_spi_master+0x10c>)
   814e6:	4798      	blx	r3
   814e8:	4603      	mov	r3, r0
	if (!p_usart_opt || (p_usart_opt->spi_mode > SPI_MODE_3) ||
   814ea:	2b00      	cmp	r3, #0
   814ec:	d001      	beq.n	814f2 <usart_init_spi_master+0x3e>
			ul_mck)) {
		return 1;
   814ee:	2301      	movs	r3, #1
   814f0:	e05d      	b.n	815ae <usart_init_spi_master+0xfa>
	}

	/* Configure the character length bit in MR register. */
	ul_reg_val |= p_usart_opt->char_length;
   814f2:	68bb      	ldr	r3, [r7, #8]
   814f4:	685a      	ldr	r2, [r3, #4]
   814f6:	4b31      	ldr	r3, [pc, #196]	; (815bc <usart_init_spi_master+0x108>)
   814f8:	681b      	ldr	r3, [r3, #0]
   814fa:	4313      	orrs	r3, r2
   814fc:	4a2f      	ldr	r2, [pc, #188]	; (815bc <usart_init_spi_master+0x108>)
   814fe:	6013      	str	r3, [r2, #0]

	/* Set SPI master mode and channel mode. */
	ul_reg_val |= US_MR_USART_MODE_SPI_MASTER | US_MR_CLKO |
			p_usart_opt->channel_mode;
   81500:	68bb      	ldr	r3, [r7, #8]
   81502:	68da      	ldr	r2, [r3, #12]
	ul_reg_val |= US_MR_USART_MODE_SPI_MASTER | US_MR_CLKO |
   81504:	4b2d      	ldr	r3, [pc, #180]	; (815bc <usart_init_spi_master+0x108>)
   81506:	681b      	ldr	r3, [r3, #0]
   81508:	4313      	orrs	r3, r2
   8150a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
   8150e:	f043 030e 	orr.w	r3, r3, #14
   81512:	4a2a      	ldr	r2, [pc, #168]	; (815bc <usart_init_spi_master+0x108>)
   81514:	6013      	str	r3, [r2, #0]

	switch (p_usart_opt->spi_mode) {
   81516:	68bb      	ldr	r3, [r7, #8]
   81518:	689b      	ldr	r3, [r3, #8]
   8151a:	2b03      	cmp	r3, #3
   8151c:	d83e      	bhi.n	8159c <usart_init_spi_master+0xe8>
   8151e:	a201      	add	r2, pc, #4	; (adr r2, 81524 <usart_init_spi_master+0x70>)
   81520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   81524:	00081535 	.word	0x00081535
   81528:	0008154f 	.word	0x0008154f
   8152c:	00081569 	.word	0x00081569
   81530:	00081583 	.word	0x00081583
	case SPI_MODE_0:
		ul_reg_val |= US_MR_CPHA;
   81534:	4b21      	ldr	r3, [pc, #132]	; (815bc <usart_init_spi_master+0x108>)
   81536:	681b      	ldr	r3, [r3, #0]
   81538:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   8153c:	4a1f      	ldr	r2, [pc, #124]	; (815bc <usart_init_spi_master+0x108>)
   8153e:	6013      	str	r3, [r2, #0]
		ul_reg_val &= ~US_MR_CPOL;
   81540:	4b1e      	ldr	r3, [pc, #120]	; (815bc <usart_init_spi_master+0x108>)
   81542:	681b      	ldr	r3, [r3, #0]
   81544:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   81548:	4a1c      	ldr	r2, [pc, #112]	; (815bc <usart_init_spi_master+0x108>)
   8154a:	6013      	str	r3, [r2, #0]
		break;
   8154c:	e027      	b.n	8159e <usart_init_spi_master+0xea>

	case SPI_MODE_1:
		ul_reg_val &= ~US_MR_CPHA;
   8154e:	4b1b      	ldr	r3, [pc, #108]	; (815bc <usart_init_spi_master+0x108>)
   81550:	681b      	ldr	r3, [r3, #0]
   81552:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   81556:	4a19      	ldr	r2, [pc, #100]	; (815bc <usart_init_spi_master+0x108>)
   81558:	6013      	str	r3, [r2, #0]
		ul_reg_val &= ~US_MR_CPOL;
   8155a:	4b18      	ldr	r3, [pc, #96]	; (815bc <usart_init_spi_master+0x108>)
   8155c:	681b      	ldr	r3, [r3, #0]
   8155e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   81562:	4a16      	ldr	r2, [pc, #88]	; (815bc <usart_init_spi_master+0x108>)
   81564:	6013      	str	r3, [r2, #0]
		break;
   81566:	e01a      	b.n	8159e <usart_init_spi_master+0xea>

	case SPI_MODE_2:
		ul_reg_val |= US_MR_CPHA;
   81568:	4b14      	ldr	r3, [pc, #80]	; (815bc <usart_init_spi_master+0x108>)
   8156a:	681b      	ldr	r3, [r3, #0]
   8156c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   81570:	4a12      	ldr	r2, [pc, #72]	; (815bc <usart_init_spi_master+0x108>)
   81572:	6013      	str	r3, [r2, #0]
		ul_reg_val |= US_MR_CPOL;
   81574:	4b11      	ldr	r3, [pc, #68]	; (815bc <usart_init_spi_master+0x108>)
   81576:	681b      	ldr	r3, [r3, #0]
   81578:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   8157c:	4a0f      	ldr	r2, [pc, #60]	; (815bc <usart_init_spi_master+0x108>)
   8157e:	6013      	str	r3, [r2, #0]
		break;
   81580:	e00d      	b.n	8159e <usart_init_spi_master+0xea>

	case SPI_MODE_3:
		ul_reg_val &= ~US_MR_CPHA;
   81582:	4b0e      	ldr	r3, [pc, #56]	; (815bc <usart_init_spi_master+0x108>)
   81584:	681b      	ldr	r3, [r3, #0]
   81586:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   8158a:	4a0c      	ldr	r2, [pc, #48]	; (815bc <usart_init_spi_master+0x108>)
   8158c:	6013      	str	r3, [r2, #0]
		ul_reg_val |= US_MR_CPOL;
   8158e:	4b0b      	ldr	r3, [pc, #44]	; (815bc <usart_init_spi_master+0x108>)
   81590:	681b      	ldr	r3, [r3, #0]
   81592:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   81596:	4a09      	ldr	r2, [pc, #36]	; (815bc <usart_init_spi_master+0x108>)
   81598:	6013      	str	r3, [r2, #0]
		break;
   8159a:	e000      	b.n	8159e <usart_init_spi_master+0xea>

	default:
		break;
   8159c:	bf00      	nop
	}

	p_usart->US_MR |= ul_reg_val;
   8159e:	68fb      	ldr	r3, [r7, #12]
   815a0:	685a      	ldr	r2, [r3, #4]
   815a2:	4b06      	ldr	r3, [pc, #24]	; (815bc <usart_init_spi_master+0x108>)
   815a4:	681b      	ldr	r3, [r3, #0]
   815a6:	431a      	orrs	r2, r3
   815a8:	68fb      	ldr	r3, [r7, #12]
   815aa:	605a      	str	r2, [r3, #4]

	return 0;
   815ac:	2300      	movs	r3, #0
}
   815ae:	4618      	mov	r0, r3
   815b0:	3710      	adds	r7, #16
   815b2:	46bd      	mov	sp, r7
   815b4:	bd80      	pop	{r7, pc}
   815b6:	bf00      	nop
   815b8:	00081455 	.word	0x00081455
   815bc:	20000c8c 	.word	0x20000c8c
   815c0:	00081415 	.word	0x00081415

000815c4 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
   815c4:	b480      	push	{r7}
   815c6:	b083      	sub	sp, #12
   815c8:	af00      	add	r7, sp, #0
   815ca:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
   815cc:	687b      	ldr	r3, [r7, #4]
   815ce:	2240      	movs	r2, #64	; 0x40
   815d0:	601a      	str	r2, [r3, #0]
}
   815d2:	bf00      	nop
   815d4:	370c      	adds	r7, #12
   815d6:	46bd      	mov	sp, r7
   815d8:	bc80      	pop	{r7}
   815da:	4770      	bx	lr

000815dc <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
   815dc:	b480      	push	{r7}
   815de:	b083      	sub	sp, #12
   815e0:	af00      	add	r7, sp, #0
   815e2:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
   815e4:	687b      	ldr	r3, [r7, #4]
   815e6:	2288      	movs	r2, #136	; 0x88
   815e8:	601a      	str	r2, [r3, #0]
}
   815ea:	bf00      	nop
   815ec:	370c      	adds	r7, #12
   815ee:	46bd      	mov	sp, r7
   815f0:	bc80      	pop	{r7}
   815f2:	4770      	bx	lr

000815f4 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
   815f4:	b480      	push	{r7}
   815f6:	b083      	sub	sp, #12
   815f8:	af00      	add	r7, sp, #0
   815fa:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
   815fc:	687b      	ldr	r3, [r7, #4]
   815fe:	2224      	movs	r2, #36	; 0x24
   81600:	601a      	str	r2, [r3, #0]
}
   81602:	bf00      	nop
   81604:	370c      	adds	r7, #12
   81606:	46bd      	mov	sp, r7
   81608:	bc80      	pop	{r7}
   8160a:	4770      	bx	lr

0008160c <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
   8160c:	b480      	push	{r7}
   8160e:	b083      	sub	sp, #12
   81610:	af00      	add	r7, sp, #0
   81612:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
   81614:	687b      	ldr	r3, [r7, #4]
   81616:	f44f 7280 	mov.w	r2, #256	; 0x100
   8161a:	601a      	str	r2, [r3, #0]
}
   8161c:	bf00      	nop
   8161e:	370c      	adds	r7, #12
   81620:	46bd      	mov	sp, r7
   81622:	bc80      	pop	{r7}
   81624:	4770      	bx	lr

00081626 <usart_drive_DTR_pin_high>:
 * \brief Drive the pin DTR to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_DTR_pin_high(Usart *p_usart)
{
   81626:	b480      	push	{r7}
   81628:	b083      	sub	sp, #12
   8162a:	af00      	add	r7, sp, #0
   8162c:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_DTRDIS;
   8162e:	687b      	ldr	r3, [r7, #4]
   81630:	f44f 3200 	mov.w	r2, #131072	; 0x20000
   81634:	601a      	str	r2, [r3, #0]
}
   81636:	bf00      	nop
   81638:	370c      	adds	r7, #12
   8163a:	46bd      	mov	sp, r7
   8163c:	bc80      	pop	{r7}
   8163e:	4770      	bx	lr

00081640 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
   81640:	b480      	push	{r7}
   81642:	b083      	sub	sp, #12
   81644:	af00      	add	r7, sp, #0
   81646:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
   81648:	687b      	ldr	r3, [r7, #4]
   8164a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   8164e:	601a      	str	r2, [r3, #0]
}
   81650:	bf00      	nop
   81652:	370c      	adds	r7, #12
   81654:	46bd      	mov	sp, r7
   81656:	bc80      	pop	{r7}
   81658:	4770      	bx	lr

0008165a <usart_putchar>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_putchar(Usart *p_usart, uint32_t c)
{
   8165a:	b480      	push	{r7}
   8165c:	b083      	sub	sp, #12
   8165e:	af00      	add	r7, sp, #0
   81660:	6078      	str	r0, [r7, #4]
   81662:	6039      	str	r1, [r7, #0]
	while (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   81664:	bf00      	nop
   81666:	687b      	ldr	r3, [r7, #4]
   81668:	695b      	ldr	r3, [r3, #20]
   8166a:	f003 0302 	and.w	r3, r3, #2
   8166e:	2b00      	cmp	r3, #0
   81670:	d0f9      	beq.n	81666 <usart_putchar+0xc>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   81672:	683b      	ldr	r3, [r7, #0]
   81674:	f3c3 0208 	ubfx	r2, r3, #0, #9
   81678:	687b      	ldr	r3, [r7, #4]
   8167a:	61da      	str	r2, [r3, #28]

	return 0;
   8167c:	2300      	movs	r3, #0
}
   8167e:	4618      	mov	r0, r3
   81680:	370c      	adds	r7, #12
   81682:	46bd      	mov	sp, r7
   81684:	bc80      	pop	{r7}
   81686:	4770      	bx	lr

00081688 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
   81688:	b480      	push	{r7}
   8168a:	b083      	sub	sp, #12
   8168c:	af00      	add	r7, sp, #0
   8168e:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
   81690:	687b      	ldr	r3, [r7, #4]
   81692:	4a04      	ldr	r2, [pc, #16]	; (816a4 <usart_disable_writeprotect+0x1c>)
   81694:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
   81698:	bf00      	nop
   8169a:	370c      	adds	r7, #12
   8169c:	46bd      	mov	sp, r7
   8169e:	bc80      	pop	{r7}
   816a0:	4770      	bx	lr
   816a2:	bf00      	nop
   816a4:	55534100 	.word	0x55534100

000816a8 <smc_set_setup_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
   816a8:	b480      	push	{r7}
   816aa:	b085      	sub	sp, #20
   816ac:	af00      	add	r7, sp, #0
   816ae:	60f8      	str	r0, [r7, #12]
   816b0:	60b9      	str	r1, [r7, #8]
   816b2:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
   816b4:	68f9      	ldr	r1, [r7, #12]
   816b6:	68ba      	ldr	r2, [r7, #8]
   816b8:	4613      	mov	r3, r2
   816ba:	009b      	lsls	r3, r3, #2
   816bc:	4413      	add	r3, r2
   816be:	009b      	lsls	r3, r3, #2
   816c0:	440b      	add	r3, r1
   816c2:	3370      	adds	r3, #112	; 0x70
   816c4:	687a      	ldr	r2, [r7, #4]
   816c6:	601a      	str	r2, [r3, #0]
}
   816c8:	bf00      	nop
   816ca:	3714      	adds	r7, #20
   816cc:	46bd      	mov	sp, r7
   816ce:	bc80      	pop	{r7}
   816d0:	4770      	bx	lr

000816d2 <smc_set_pulse_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
   816d2:	b480      	push	{r7}
   816d4:	b085      	sub	sp, #20
   816d6:	af00      	add	r7, sp, #0
   816d8:	60f8      	str	r0, [r7, #12]
   816da:	60b9      	str	r1, [r7, #8]
   816dc:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
   816de:	68f9      	ldr	r1, [r7, #12]
   816e0:	68ba      	ldr	r2, [r7, #8]
   816e2:	4613      	mov	r3, r2
   816e4:	009b      	lsls	r3, r3, #2
   816e6:	4413      	add	r3, r2
   816e8:	009b      	lsls	r3, r3, #2
   816ea:	440b      	add	r3, r1
   816ec:	3374      	adds	r3, #116	; 0x74
   816ee:	687a      	ldr	r2, [r7, #4]
   816f0:	601a      	str	r2, [r3, #0]
}
   816f2:	bf00      	nop
   816f4:	3714      	adds	r7, #20
   816f6:	46bd      	mov	sp, r7
   816f8:	bc80      	pop	{r7}
   816fa:	4770      	bx	lr

000816fc <smc_set_cycle_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
   816fc:	b480      	push	{r7}
   816fe:	b085      	sub	sp, #20
   81700:	af00      	add	r7, sp, #0
   81702:	60f8      	str	r0, [r7, #12]
   81704:	60b9      	str	r1, [r7, #8]
   81706:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
   81708:	68f9      	ldr	r1, [r7, #12]
   8170a:	68ba      	ldr	r2, [r7, #8]
   8170c:	4613      	mov	r3, r2
   8170e:	009b      	lsls	r3, r3, #2
   81710:	4413      	add	r3, r2
   81712:	009b      	lsls	r3, r3, #2
   81714:	440b      	add	r3, r1
   81716:	3378      	adds	r3, #120	; 0x78
   81718:	687a      	ldr	r2, [r7, #4]
   8171a:	601a      	str	r2, [r3, #0]
}
   8171c:	bf00      	nop
   8171e:	3714      	adds	r7, #20
   81720:	46bd      	mov	sp, r7
   81722:	bc80      	pop	{r7}
   81724:	4770      	bx	lr

00081726 <smc_set_mode>:
 * \param p_smc Pointer to an SMC instance.
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
   81726:	b480      	push	{r7}
   81728:	b085      	sub	sp, #20
   8172a:	af00      	add	r7, sp, #0
   8172c:	60f8      	str	r0, [r7, #12]
   8172e:	60b9      	str	r1, [r7, #8]
   81730:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
   81732:	68f9      	ldr	r1, [r7, #12]
   81734:	68ba      	ldr	r2, [r7, #8]
   81736:	4613      	mov	r3, r2
   81738:	009b      	lsls	r3, r3, #2
   8173a:	4413      	add	r3, r2
   8173c:	009b      	lsls	r3, r3, #2
   8173e:	440b      	add	r3, r1
   81740:	3380      	adds	r3, #128	; 0x80
   81742:	687a      	ldr	r2, [r7, #4]
   81744:	601a      	str	r2, [r3, #0]
}
   81746:	bf00      	nop
   81748:	3714      	adds	r7, #20
   8174a:	46bd      	mov	sp, r7
   8174c:	bc80      	pop	{r7}
   8174e:	4770      	bx	lr

00081750 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   81750:	b580      	push	{r7, lr}
   81752:	b084      	sub	sp, #16
   81754:	af00      	add	r7, sp, #0
   81756:	6078      	str	r0, [r7, #4]
   81758:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   8175a:	6878      	ldr	r0, [r7, #4]
   8175c:	4b26      	ldr	r3, [pc, #152]	; (817f8 <pio_handler_process+0xa8>)
   8175e:	4798      	blx	r3
   81760:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
   81762:	6878      	ldr	r0, [r7, #4]
   81764:	4b25      	ldr	r3, [pc, #148]	; (817fc <pio_handler_process+0xac>)
   81766:	4798      	blx	r3
   81768:	4602      	mov	r2, r0
   8176a:	68fb      	ldr	r3, [r7, #12]
   8176c:	4013      	ands	r3, r2
   8176e:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
   81770:	68fb      	ldr	r3, [r7, #12]
   81772:	2b00      	cmp	r3, #0
   81774:	d03c      	beq.n	817f0 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
   81776:	2300      	movs	r3, #0
   81778:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
   8177a:	e034      	b.n	817e6 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   8177c:	4a20      	ldr	r2, [pc, #128]	; (81800 <pio_handler_process+0xb0>)
   8177e:	68bb      	ldr	r3, [r7, #8]
   81780:	011b      	lsls	r3, r3, #4
   81782:	4413      	add	r3, r2
   81784:	681a      	ldr	r2, [r3, #0]
   81786:	683b      	ldr	r3, [r7, #0]
   81788:	429a      	cmp	r2, r3
   8178a:	d126      	bne.n	817da <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   8178c:	4a1c      	ldr	r2, [pc, #112]	; (81800 <pio_handler_process+0xb0>)
   8178e:	68bb      	ldr	r3, [r7, #8]
   81790:	011b      	lsls	r3, r3, #4
   81792:	4413      	add	r3, r2
   81794:	3304      	adds	r3, #4
   81796:	681a      	ldr	r2, [r3, #0]
   81798:	68fb      	ldr	r3, [r7, #12]
   8179a:	4013      	ands	r3, r2
   8179c:	2b00      	cmp	r3, #0
   8179e:	d01c      	beq.n	817da <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   817a0:	4a17      	ldr	r2, [pc, #92]	; (81800 <pio_handler_process+0xb0>)
   817a2:	68bb      	ldr	r3, [r7, #8]
   817a4:	011b      	lsls	r3, r3, #4
   817a6:	4413      	add	r3, r2
   817a8:	330c      	adds	r3, #12
   817aa:	681b      	ldr	r3, [r3, #0]
   817ac:	4914      	ldr	r1, [pc, #80]	; (81800 <pio_handler_process+0xb0>)
   817ae:	68ba      	ldr	r2, [r7, #8]
   817b0:	0112      	lsls	r2, r2, #4
   817b2:	440a      	add	r2, r1
   817b4:	6810      	ldr	r0, [r2, #0]
   817b6:	4912      	ldr	r1, [pc, #72]	; (81800 <pio_handler_process+0xb0>)
   817b8:	68ba      	ldr	r2, [r7, #8]
   817ba:	0112      	lsls	r2, r2, #4
   817bc:	440a      	add	r2, r1
   817be:	3204      	adds	r2, #4
   817c0:	6812      	ldr	r2, [r2, #0]
   817c2:	4611      	mov	r1, r2
   817c4:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   817c6:	4a0e      	ldr	r2, [pc, #56]	; (81800 <pio_handler_process+0xb0>)
   817c8:	68bb      	ldr	r3, [r7, #8]
   817ca:	011b      	lsls	r3, r3, #4
   817cc:	4413      	add	r3, r2
   817ce:	3304      	adds	r3, #4
   817d0:	681b      	ldr	r3, [r3, #0]
   817d2:	43db      	mvns	r3, r3
   817d4:	68fa      	ldr	r2, [r7, #12]
   817d6:	4013      	ands	r3, r2
   817d8:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
   817da:	68bb      	ldr	r3, [r7, #8]
   817dc:	3301      	adds	r3, #1
   817de:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
   817e0:	68bb      	ldr	r3, [r7, #8]
   817e2:	2b06      	cmp	r3, #6
   817e4:	d803      	bhi.n	817ee <pio_handler_process+0x9e>
		while (status != 0) {
   817e6:	68fb      	ldr	r3, [r7, #12]
   817e8:	2b00      	cmp	r3, #0
   817ea:	d1c7      	bne.n	8177c <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
   817ec:	e000      	b.n	817f0 <pio_handler_process+0xa0>
				break;
   817ee:	bf00      	nop
}
   817f0:	bf00      	nop
   817f2:	3710      	adds	r7, #16
   817f4:	46bd      	mov	sp, r7
   817f6:	bd80      	pop	{r7, pc}
   817f8:	00083fa9 	.word	0x00083fa9
   817fc:	00083fbf 	.word	0x00083fbf
   81800:	20000c90 	.word	0x20000c90

00081804 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   81804:	b580      	push	{r7, lr}
   81806:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
   81808:	210a      	movs	r1, #10
   8180a:	4802      	ldr	r0, [pc, #8]	; (81814 <PIOA_Handler+0x10>)
   8180c:	4b02      	ldr	r3, [pc, #8]	; (81818 <PIOA_Handler+0x14>)
   8180e:	4798      	blx	r3
}
   81810:	bf00      	nop
   81812:	bd80      	pop	{r7, pc}
   81814:	400e0c00 	.word	0x400e0c00
   81818:	00081751 	.word	0x00081751

0008181c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   8181c:	b580      	push	{r7, lr}
   8181e:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
   81820:	210b      	movs	r1, #11
   81822:	4802      	ldr	r0, [pc, #8]	; (8182c <PIOB_Handler+0x10>)
   81824:	4b02      	ldr	r3, [pc, #8]	; (81830 <PIOB_Handler+0x14>)
   81826:	4798      	blx	r3
}
   81828:	bf00      	nop
   8182a:	bd80      	pop	{r7, pc}
   8182c:	400e0e00 	.word	0x400e0e00
   81830:	00081751 	.word	0x00081751

00081834 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   81834:	b480      	push	{r7}
   81836:	b083      	sub	sp, #12
   81838:	af00      	add	r7, sp, #0
   8183a:	4603      	mov	r3, r0
   8183c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   8183e:	4908      	ldr	r1, [pc, #32]	; (81860 <NVIC_EnableIRQ+0x2c>)
   81840:	f997 3007 	ldrsb.w	r3, [r7, #7]
   81844:	095b      	lsrs	r3, r3, #5
   81846:	79fa      	ldrb	r2, [r7, #7]
   81848:	f002 021f 	and.w	r2, r2, #31
   8184c:	2001      	movs	r0, #1
   8184e:	fa00 f202 	lsl.w	r2, r0, r2
   81852:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   81856:	bf00      	nop
   81858:	370c      	adds	r7, #12
   8185a:	46bd      	mov	sp, r7
   8185c:	bc80      	pop	{r7}
   8185e:	4770      	bx	lr
   81860:	e000e100 	.word	0xe000e100

00081864 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number. 
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
   81864:	b480      	push	{r7}
   81866:	b083      	sub	sp, #12
   81868:	af00      	add	r7, sp, #0
   8186a:	4603      	mov	r3, r0
   8186c:	6039      	str	r1, [r7, #0]
   8186e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
   81870:	f997 3007 	ldrsb.w	r3, [r7, #7]
   81874:	2b00      	cmp	r3, #0
   81876:	da0b      	bge.n	81890 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
   81878:	490d      	ldr	r1, [pc, #52]	; (818b0 <NVIC_SetPriority+0x4c>)
   8187a:	79fb      	ldrb	r3, [r7, #7]
   8187c:	f003 030f 	and.w	r3, r3, #15
   81880:	3b04      	subs	r3, #4
   81882:	683a      	ldr	r2, [r7, #0]
   81884:	b2d2      	uxtb	r2, r2
   81886:	0112      	lsls	r2, r2, #4
   81888:	b2d2      	uxtb	r2, r2
   8188a:	440b      	add	r3, r1
   8188c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
   8188e:	e009      	b.n	818a4 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   81890:	4908      	ldr	r1, [pc, #32]	; (818b4 <NVIC_SetPriority+0x50>)
   81892:	f997 3007 	ldrsb.w	r3, [r7, #7]
   81896:	683a      	ldr	r2, [r7, #0]
   81898:	b2d2      	uxtb	r2, r2
   8189a:	0112      	lsls	r2, r2, #4
   8189c:	b2d2      	uxtb	r2, r2
   8189e:	440b      	add	r3, r1
   818a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
   818a4:	bf00      	nop
   818a6:	370c      	adds	r7, #12
   818a8:	46bd      	mov	sp, r7
   818aa:	bc80      	pop	{r7}
   818ac:	4770      	bx	lr
   818ae:	bf00      	nop
   818b0:	e000ed00 	.word	0xe000ed00
   818b4:	e000e100 	.word	0xe000e100

000818b8 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
   818b8:	b480      	push	{r7}
   818ba:	b083      	sub	sp, #12
   818bc:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   818be:	f3ef 8310 	mrs	r3, PRIMASK
   818c2:	603b      	str	r3, [r7, #0]
  return(result);
   818c4:	683b      	ldr	r3, [r7, #0]
	irqflags_t flags = cpu_irq_is_enabled();
   818c6:	2b00      	cmp	r3, #0
   818c8:	bf0c      	ite	eq
   818ca:	2301      	moveq	r3, #1
   818cc:	2300      	movne	r3, #0
   818ce:	b2db      	uxtb	r3, r3
   818d0:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i");
   818d2:	b672      	cpsid	i
   818d4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   818d8:	4b04      	ldr	r3, [pc, #16]	; (818ec <cpu_irq_save+0x34>)
   818da:	2200      	movs	r2, #0
   818dc:	701a      	strb	r2, [r3, #0]
	return flags;
   818de:	687b      	ldr	r3, [r7, #4]
}
   818e0:	4618      	mov	r0, r3
   818e2:	370c      	adds	r7, #12
   818e4:	46bd      	mov	sp, r7
   818e6:	bc80      	pop	{r7}
   818e8:	4770      	bx	lr
   818ea:	bf00      	nop
   818ec:	2000031a 	.word	0x2000031a

000818f0 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
   818f0:	b480      	push	{r7}
   818f2:	b083      	sub	sp, #12
   818f4:	af00      	add	r7, sp, #0
   818f6:	6078      	str	r0, [r7, #4]
	return (flags);
   818f8:	687b      	ldr	r3, [r7, #4]
   818fa:	2b00      	cmp	r3, #0
   818fc:	bf14      	ite	ne
   818fe:	2301      	movne	r3, #1
   81900:	2300      	moveq	r3, #0
   81902:	b2db      	uxtb	r3, r3
}
   81904:	4618      	mov	r0, r3
   81906:	370c      	adds	r7, #12
   81908:	46bd      	mov	sp, r7
   8190a:	bc80      	pop	{r7}
   8190c:	4770      	bx	lr
   8190e:	0000      	movs	r0, r0

00081910 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
   81910:	b580      	push	{r7, lr}
   81912:	b082      	sub	sp, #8
   81914:	af00      	add	r7, sp, #0
   81916:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
   81918:	6878      	ldr	r0, [r7, #4]
   8191a:	4b07      	ldr	r3, [pc, #28]	; (81938 <cpu_irq_restore+0x28>)
   8191c:	4798      	blx	r3
   8191e:	4603      	mov	r3, r0
   81920:	2b00      	cmp	r3, #0
   81922:	d005      	beq.n	81930 <cpu_irq_restore+0x20>
		cpu_irq_enable();
   81924:	4b05      	ldr	r3, [pc, #20]	; (8193c <cpu_irq_restore+0x2c>)
   81926:	2201      	movs	r2, #1
   81928:	701a      	strb	r2, [r3, #0]
   8192a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   8192e:	b662      	cpsie	i
}
   81930:	bf00      	nop
   81932:	3708      	adds	r7, #8
   81934:	46bd      	mov	sp, r7
   81936:	bd80      	pop	{r7, pc}
   81938:	000818f1 	.word	0x000818f1
   8193c:	2000031a 	.word	0x2000031a

00081940 <sleepmgr_lock_mode>:
{
   81940:	b580      	push	{r7, lr}
   81942:	b084      	sub	sp, #16
   81944:	af00      	add	r7, sp, #0
   81946:	4603      	mov	r3, r0
   81948:	71fb      	strb	r3, [r7, #7]
	flags = cpu_irq_save();
   8194a:	4b08      	ldr	r3, [pc, #32]	; (8196c <sleepmgr_lock_mode+0x2c>)
   8194c:	4798      	blx	r3
   8194e:	60f8      	str	r0, [r7, #12]
	++sleepmgr_locks[mode];
   81950:	79fb      	ldrb	r3, [r7, #7]
   81952:	4a07      	ldr	r2, [pc, #28]	; (81970 <sleepmgr_lock_mode+0x30>)
   81954:	5cd2      	ldrb	r2, [r2, r3]
   81956:	3201      	adds	r2, #1
   81958:	b2d1      	uxtb	r1, r2
   8195a:	4a05      	ldr	r2, [pc, #20]	; (81970 <sleepmgr_lock_mode+0x30>)
   8195c:	54d1      	strb	r1, [r2, r3]
	cpu_irq_restore(flags);
   8195e:	68f8      	ldr	r0, [r7, #12]
   81960:	4b04      	ldr	r3, [pc, #16]	; (81974 <sleepmgr_lock_mode+0x34>)
   81962:	4798      	blx	r3
}
   81964:	bf00      	nop
   81966:	3710      	adds	r7, #16
   81968:	46bd      	mov	sp, r7
   8196a:	bd80      	pop	{r7, pc}
   8196c:	000818b9 	.word	0x000818b9
   81970:	20000d70 	.word	0x20000d70
   81974:	00081911 	.word	0x00081911

00081978 <sleepmgr_unlock_mode>:
{
   81978:	b580      	push	{r7, lr}
   8197a:	b084      	sub	sp, #16
   8197c:	af00      	add	r7, sp, #0
   8197e:	4603      	mov	r3, r0
   81980:	71fb      	strb	r3, [r7, #7]
	flags = cpu_irq_save();
   81982:	4b08      	ldr	r3, [pc, #32]	; (819a4 <sleepmgr_unlock_mode+0x2c>)
   81984:	4798      	blx	r3
   81986:	60f8      	str	r0, [r7, #12]
	--sleepmgr_locks[mode];
   81988:	79fb      	ldrb	r3, [r7, #7]
   8198a:	4a07      	ldr	r2, [pc, #28]	; (819a8 <sleepmgr_unlock_mode+0x30>)
   8198c:	5cd2      	ldrb	r2, [r2, r3]
   8198e:	3a01      	subs	r2, #1
   81990:	b2d1      	uxtb	r1, r2
   81992:	4a05      	ldr	r2, [pc, #20]	; (819a8 <sleepmgr_unlock_mode+0x30>)
   81994:	54d1      	strb	r1, [r2, r3]
	cpu_irq_restore(flags);
   81996:	68f8      	ldr	r0, [r7, #12]
   81998:	4b04      	ldr	r3, [pc, #16]	; (819ac <sleepmgr_unlock_mode+0x34>)
   8199a:	4798      	blx	r3
}
   8199c:	bf00      	nop
   8199e:	3710      	adds	r7, #16
   819a0:	46bd      	mov	sp, r7
   819a2:	bd80      	pop	{r7, pc}
   819a4:	000818b9 	.word	0x000818b9
   819a8:	20000d70 	.word	0x20000d70
   819ac:	00081911 	.word	0x00081911

000819b0 <udd_sleep_mode>:
/*! \brief Authorize or not the CPU powerdown mode
 *
 * \param b_enable   true to authorize idle mode
 */
static void udd_sleep_mode(bool b_idle)
{
   819b0:	b580      	push	{r7, lr}
   819b2:	b082      	sub	sp, #8
   819b4:	af00      	add	r7, sp, #0
   819b6:	4603      	mov	r3, r0
   819b8:	71fb      	strb	r3, [r7, #7]
	if (!b_idle && udd_b_idle) {
   819ba:	79fb      	ldrb	r3, [r7, #7]
   819bc:	f083 0301 	eor.w	r3, r3, #1
   819c0:	b2db      	uxtb	r3, r3
   819c2:	2b00      	cmp	r3, #0
   819c4:	d006      	beq.n	819d4 <udd_sleep_mode+0x24>
   819c6:	4b0d      	ldr	r3, [pc, #52]	; (819fc <udd_sleep_mode+0x4c>)
   819c8:	781b      	ldrb	r3, [r3, #0]
   819ca:	2b00      	cmp	r3, #0
   819cc:	d002      	beq.n	819d4 <udd_sleep_mode+0x24>
		dbg_print("_S ");
		sleepmgr_unlock_mode(UDPHS_SLEEP_MODE_USB_IDLE);
   819ce:	2002      	movs	r0, #2
   819d0:	4b0b      	ldr	r3, [pc, #44]	; (81a00 <udd_sleep_mode+0x50>)
   819d2:	4798      	blx	r3
	}
	if (b_idle && !udd_b_idle) {
   819d4:	79fb      	ldrb	r3, [r7, #7]
   819d6:	2b00      	cmp	r3, #0
   819d8:	d009      	beq.n	819ee <udd_sleep_mode+0x3e>
   819da:	4b08      	ldr	r3, [pc, #32]	; (819fc <udd_sleep_mode+0x4c>)
   819dc:	781b      	ldrb	r3, [r3, #0]
   819de:	f083 0301 	eor.w	r3, r3, #1
   819e2:	b2db      	uxtb	r3, r3
   819e4:	2b00      	cmp	r3, #0
   819e6:	d002      	beq.n	819ee <udd_sleep_mode+0x3e>
		sleepmgr_lock_mode(UDPHS_SLEEP_MODE_USB_IDLE);
   819e8:	2002      	movs	r0, #2
   819ea:	4b06      	ldr	r3, [pc, #24]	; (81a04 <udd_sleep_mode+0x54>)
   819ec:	4798      	blx	r3
		dbg_print("_W ");
	}
	udd_b_idle = b_idle;
   819ee:	4a03      	ldr	r2, [pc, #12]	; (819fc <udd_sleep_mode+0x4c>)
   819f0:	79fb      	ldrb	r3, [r7, #7]
   819f2:	7013      	strb	r3, [r2, #0]
}
   819f4:	bf00      	nop
   819f6:	3708      	adds	r7, #8
   819f8:	46bd      	mov	sp, r7
   819fa:	bd80      	pop	{r7, pc}
   819fc:	20000d00 	.word	0x20000d00
   81a00:	00081979 	.word	0x00081979
   81a04:	00081941 	.word	0x00081941

00081a08 <UDPHS_Handler>:
 * Here, the global interrupt mask is not clear when an USB interrupt is enabled
 * because this one can not be occurred during the USB ISR (=during INTX is masked).
 * See Technical reference $3.8.3 Masking interrupt requests in peripheral modules.
 */
ISR(UDD_USB_INT_FUN)
{
   81a08:	b580      	push	{r7, lr}
   81a0a:	af00      	add	r7, sp, #0
	udd_enable_periph_ck();
   81a0c:	201d      	movs	r0, #29
   81a0e:	4b5e      	ldr	r3, [pc, #376]	; (81b88 <UDPHS_Handler+0x180>)
   81a10:	4798      	blx	r3
	/* For fast wakeup clocks restore
	 * In WAIT mode, clocks are switched to FASTRC.
	 * After wakeup clocks should be restored, before that ISR should not
	 * be served.
	 */
	if (!pmc_is_wakeup_clocks_restored() && !Is_udd_suspend()) {
   81a12:	4b5e      	ldr	r3, [pc, #376]	; (81b8c <UDPHS_Handler+0x184>)
   81a14:	4798      	blx	r3
   81a16:	4603      	mov	r3, r0
   81a18:	f083 0301 	eor.w	r3, r3, #1
   81a1c:	b2db      	uxtb	r3, r3
   81a1e:	2b00      	cmp	r3, #0
   81a20:	d00c      	beq.n	81a3c <UDPHS_Handler+0x34>
   81a22:	4b5b      	ldr	r3, [pc, #364]	; (81b90 <UDPHS_Handler+0x188>)
   81a24:	695b      	ldr	r3, [r3, #20]
   81a26:	f003 0302 	and.w	r3, r3, #2
   81a2a:	2b00      	cmp	r3, #0
   81a2c:	d106      	bne.n	81a3c <UDPHS_Handler+0x34>
  __ASM volatile ("cpsid i");
   81a2e:	b672      	cpsid	i
   81a30:	f3bf 8f5f 	dmb	sy
		cpu_irq_disable();
   81a34:	4b57      	ldr	r3, [pc, #348]	; (81b94 <UDPHS_Handler+0x18c>)
   81a36:	2200      	movs	r2, #0
   81a38:	701a      	strb	r2, [r3, #0]
		return;
   81a3a:	e0a4      	b.n	81b86 <UDPHS_Handler+0x17e>
	}

	if (Is_udd_sof()) {
   81a3c:	4b54      	ldr	r3, [pc, #336]	; (81b90 <UDPHS_Handler+0x188>)
   81a3e:	695b      	ldr	r3, [r3, #20]
   81a40:	f003 0308 	and.w	r3, r3, #8
   81a44:	2b00      	cmp	r3, #0
   81a46:	d00d      	beq.n	81a64 <UDPHS_Handler+0x5c>
		udd_ack_sof();
   81a48:	4b51      	ldr	r3, [pc, #324]	; (81b90 <UDPHS_Handler+0x188>)
   81a4a:	2208      	movs	r2, #8
   81a4c:	619a      	str	r2, [r3, #24]
		if (Is_udd_full_speed_mode()) {
   81a4e:	4b50      	ldr	r3, [pc, #320]	; (81b90 <UDPHS_Handler+0x188>)
   81a50:	695b      	ldr	r3, [r3, #20]
   81a52:	f003 0301 	and.w	r3, r3, #1
   81a56:	2b00      	cmp	r3, #0
   81a58:	d101      	bne.n	81a5e <UDPHS_Handler+0x56>
			udc_sof_notify();
   81a5a:	4b4f      	ldr	r3, [pc, #316]	; (81b98 <UDPHS_Handler+0x190>)
   81a5c:	4798      	blx	r3
		}
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
   81a5e:	4b4f      	ldr	r3, [pc, #316]	; (81b9c <UDPHS_Handler+0x194>)
   81a60:	4798      	blx	r3
#endif
		goto udd_interrupt_sof_end;
   81a62:	e08e      	b.n	81b82 <UDPHS_Handler+0x17a>
	}

	if (Is_udd_msof()) {
   81a64:	4b4a      	ldr	r3, [pc, #296]	; (81b90 <UDPHS_Handler+0x188>)
   81a66:	695b      	ldr	r3, [r3, #20]
   81a68:	f003 0304 	and.w	r3, r3, #4
   81a6c:	2b00      	cmp	r3, #0
   81a6e:	d005      	beq.n	81a7c <UDPHS_Handler+0x74>
		udd_ack_msof();
   81a70:	4b47      	ldr	r3, [pc, #284]	; (81b90 <UDPHS_Handler+0x188>)
   81a72:	2204      	movs	r2, #4
   81a74:	619a      	str	r2, [r3, #24]
		udc_sof_notify();
   81a76:	4b48      	ldr	r3, [pc, #288]	; (81b98 <UDPHS_Handler+0x190>)
   81a78:	4798      	blx	r3
		goto udd_interrupt_sof_end;
   81a7a:	e082      	b.n	81b82 <UDPHS_Handler+0x17a>
	}
	dbg_print("%c ", udd_is_high_speed() ? 'H' : 'F');

	if (udd_ctrl_interrupt()) {
   81a7c:	4b48      	ldr	r3, [pc, #288]	; (81ba0 <UDPHS_Handler+0x198>)
   81a7e:	4798      	blx	r3
   81a80:	4603      	mov	r3, r0
   81a82:	2b00      	cmp	r3, #0
   81a84:	d17a      	bne.n	81b7c <UDPHS_Handler+0x174>
		goto udd_interrupt_end; // Interrupt acked by control endpoint managed
	}

#if (0 != USB_DEVICE_MAX_EP)
	if (udd_ep_interrupt()) {
   81a86:	4b47      	ldr	r3, [pc, #284]	; (81ba4 <UDPHS_Handler+0x19c>)
   81a88:	4798      	blx	r3
   81a8a:	4603      	mov	r3, r0
   81a8c:	2b00      	cmp	r3, #0
   81a8e:	d177      	bne.n	81b80 <UDPHS_Handler+0x178>
		goto udd_interrupt_end; // Interrupt acked by bulk/interrupt/isochronous endpoint managed
	}
#endif

	// USB bus reset detection
	if (Is_udd_reset()) {
   81a90:	4b3f      	ldr	r3, [pc, #252]	; (81b90 <UDPHS_Handler+0x188>)
   81a92:	695b      	ldr	r3, [r3, #20]
   81a94:	f003 0310 	and.w	r3, r3, #16
   81a98:	2b00      	cmp	r3, #0
   81a9a:	d01d      	beq.n	81ad8 <UDPHS_Handler+0xd0>
		dbg_print("EoR ");
		udd_ack_reset();
   81a9c:	4b3c      	ldr	r3, [pc, #240]	; (81b90 <UDPHS_Handler+0x188>)
   81a9e:	2210      	movs	r2, #16
   81aa0:	619a      	str	r2, [r3, #24]
		// Abort all jobs on-going
#if (USB_DEVICE_MAX_EP != 0)
		udd_ep_job_table_kill();
   81aa2:	4b41      	ldr	r3, [pc, #260]	; (81ba8 <UDPHS_Handler+0x1a0>)
   81aa4:	4798      	blx	r3
#endif
		// Reset USB Device Stack Core
		udc_reset();
   81aa6:	4b41      	ldr	r3, [pc, #260]	; (81bac <UDPHS_Handler+0x1a4>)
   81aa8:	4798      	blx	r3
		// Reset endpoint control
		udd_reset_ep_ctrl();
   81aaa:	4b41      	ldr	r3, [pc, #260]	; (81bb0 <UDPHS_Handler+0x1a8>)
   81aac:	4798      	blx	r3
		// Reset endpoint control management
		udd_ctrl_init();
   81aae:	4b41      	ldr	r3, [pc, #260]	; (81bb4 <UDPHS_Handler+0x1ac>)
   81ab0:	4798      	blx	r3
		// Enable SOF interrupts cleared by USB reset event
		udd_enable_sof_interrupt();
   81ab2:	4a37      	ldr	r2, [pc, #220]	; (81b90 <UDPHS_Handler+0x188>)
   81ab4:	4b36      	ldr	r3, [pc, #216]	; (81b90 <UDPHS_Handler+0x188>)
   81ab6:	691b      	ldr	r3, [r3, #16]
   81ab8:	f043 0308 	orr.w	r3, r3, #8
   81abc:	6113      	str	r3, [r2, #16]
		udd_enable_msof_interrupt();
   81abe:	4a34      	ldr	r2, [pc, #208]	; (81b90 <UDPHS_Handler+0x188>)
   81ac0:	4b33      	ldr	r3, [pc, #204]	; (81b90 <UDPHS_Handler+0x188>)
   81ac2:	691b      	ldr	r3, [r3, #16]
   81ac4:	f043 0304 	orr.w	r3, r3, #4
   81ac8:	6113      	str	r3, [r2, #16]
		udd_enable_suspend_interrupt();
   81aca:	4a31      	ldr	r2, [pc, #196]	; (81b90 <UDPHS_Handler+0x188>)
   81acc:	4b30      	ldr	r3, [pc, #192]	; (81b90 <UDPHS_Handler+0x188>)
   81ace:	691b      	ldr	r3, [r3, #16]
   81ad0:	f043 0302 	orr.w	r3, r3, #2
   81ad4:	6113      	str	r3, [r2, #16]
		goto udd_interrupt_end;
   81ad6:	e054      	b.n	81b82 <UDPHS_Handler+0x17a>
	}

	if (Is_udd_suspend_interrupt_enabled() && Is_udd_suspend()) {
   81ad8:	4b2d      	ldr	r3, [pc, #180]	; (81b90 <UDPHS_Handler+0x188>)
   81ada:	691b      	ldr	r3, [r3, #16]
   81adc:	f003 0302 	and.w	r3, r3, #2
   81ae0:	2b00      	cmp	r3, #0
   81ae2:	d020      	beq.n	81b26 <UDPHS_Handler+0x11e>
   81ae4:	4b2a      	ldr	r3, [pc, #168]	; (81b90 <UDPHS_Handler+0x188>)
   81ae6:	695b      	ldr	r3, [r3, #20]
   81ae8:	f003 0302 	and.w	r3, r3, #2
   81aec:	2b00      	cmp	r3, #0
   81aee:	d01a      	beq.n	81b26 <UDPHS_Handler+0x11e>
		dbg_print("Susp ");
		// Remove old wakeup status
		udd_ack_wake_up();
   81af0:	4b27      	ldr	r3, [pc, #156]	; (81b90 <UDPHS_Handler+0x188>)
   81af2:	2220      	movs	r2, #32
   81af4:	619a      	str	r2, [r3, #24]
		// The suspend interrupt is automatic acked when a wakeup occur
		udd_disable_suspend_interrupt();
   81af6:	4a26      	ldr	r2, [pc, #152]	; (81b90 <UDPHS_Handler+0x188>)
   81af8:	4b25      	ldr	r3, [pc, #148]	; (81b90 <UDPHS_Handler+0x188>)
   81afa:	691b      	ldr	r3, [r3, #16]
   81afc:	f023 0302 	bic.w	r3, r3, #2
   81b00:	6113      	str	r3, [r2, #16]
		udd_enable_wake_up_interrupt();
   81b02:	4a23      	ldr	r2, [pc, #140]	; (81b90 <UDPHS_Handler+0x188>)
   81b04:	4b22      	ldr	r3, [pc, #136]	; (81b90 <UDPHS_Handler+0x188>)
   81b06:	691b      	ldr	r3, [r3, #16]
   81b08:	f043 0320 	orr.w	r3, r3, #32
   81b0c:	6113      	str	r3, [r2, #16]

		// The wakeup interrupt is generated even if the device controller clock is disabled.
		udd_ack_suspend();
   81b0e:	4b20      	ldr	r3, [pc, #128]	; (81b90 <UDPHS_Handler+0x188>)
   81b10:	2202      	movs	r2, #2
   81b12:	619a      	str	r2, [r3, #24]

		udd_disable_periph_ck();
   81b14:	201d      	movs	r0, #29
   81b16:	4b28      	ldr	r3, [pc, #160]	; (81bb8 <UDPHS_Handler+0x1b0>)
   81b18:	4798      	blx	r3

#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
   81b1a:	4b28      	ldr	r3, [pc, #160]	; (81bbc <UDPHS_Handler+0x1b4>)
   81b1c:	4798      	blx	r3
#endif
		udd_sleep_mode(false); // Enter in SUSPEND mode
   81b1e:	2000      	movs	r0, #0
   81b20:	4b27      	ldr	r3, [pc, #156]	; (81bc0 <UDPHS_Handler+0x1b8>)
   81b22:	4798      	blx	r3
		goto udd_interrupt_end;
   81b24:	e02d      	b.n	81b82 <UDPHS_Handler+0x17a>
	}

	// On wakeup, _IEN is reseted only with EoR enabled
	if (Is_udd_wake_up()) {
   81b26:	4b1a      	ldr	r3, [pc, #104]	; (81b90 <UDPHS_Handler+0x188>)
   81b28:	695b      	ldr	r3, [r3, #20]
   81b2a:	f003 0320 	and.w	r3, r3, #32
   81b2e:	2b00      	cmp	r3, #0
   81b30:	d028      	beq.n	81b84 <UDPHS_Handler+0x17c>
		udd_sleep_mode(true); // Enter in IDLE mode
   81b32:	2001      	movs	r0, #1
   81b34:	4b22      	ldr	r3, [pc, #136]	; (81bc0 <UDPHS_Handler+0x1b8>)
   81b36:	4798      	blx	r3
		// Remove old suspend status
		udd_ack_suspend();
   81b38:	4b15      	ldr	r3, [pc, #84]	; (81b90 <UDPHS_Handler+0x188>)
   81b3a:	2202      	movs	r2, #2
   81b3c:	619a      	str	r2, [r3, #24]
		// Ack wakeup interrupt and enable suspend interrupt
		udd_ack_wake_up();
   81b3e:	4b14      	ldr	r3, [pc, #80]	; (81b90 <UDPHS_Handler+0x188>)
   81b40:	2220      	movs	r2, #32
   81b42:	619a      	str	r2, [r3, #24]
		// Ack wakeup interrupt and enable suspend interrupt
		udd_disable_wake_up_interrupt();
   81b44:	4a12      	ldr	r2, [pc, #72]	; (81b90 <UDPHS_Handler+0x188>)
   81b46:	4b12      	ldr	r3, [pc, #72]	; (81b90 <UDPHS_Handler+0x188>)
   81b48:	691b      	ldr	r3, [r3, #16]
   81b4a:	f023 0320 	bic.w	r3, r3, #32
   81b4e:	6113      	str	r3, [r2, #16]
		udd_enable_suspend_interrupt();
   81b50:	4a0f      	ldr	r2, [pc, #60]	; (81b90 <UDPHS_Handler+0x188>)
   81b52:	4b0f      	ldr	r3, [pc, #60]	; (81b90 <UDPHS_Handler+0x188>)
   81b54:	691b      	ldr	r3, [r3, #16]
   81b56:	f043 0302 	orr.w	r3, r3, #2
   81b5a:	6113      	str	r3, [r2, #16]
		udd_enable_sof_interrupt();
   81b5c:	4a0c      	ldr	r2, [pc, #48]	; (81b90 <UDPHS_Handler+0x188>)
   81b5e:	4b0c      	ldr	r3, [pc, #48]	; (81b90 <UDPHS_Handler+0x188>)
   81b60:	691b      	ldr	r3, [r3, #16]
   81b62:	f043 0308 	orr.w	r3, r3, #8
   81b66:	6113      	str	r3, [r2, #16]
		udd_enable_msof_interrupt();
   81b68:	4a09      	ldr	r2, [pc, #36]	; (81b90 <UDPHS_Handler+0x188>)
   81b6a:	4b09      	ldr	r3, [pc, #36]	; (81b90 <UDPHS_Handler+0x188>)
   81b6c:	691b      	ldr	r3, [r3, #16]
   81b6e:	f043 0304 	orr.w	r3, r3, #4
   81b72:	6113      	str	r3, [r2, #16]

#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
   81b74:	4b13      	ldr	r3, [pc, #76]	; (81bc4 <UDPHS_Handler+0x1bc>)
   81b76:	4798      	blx	r3
#endif
		dbg_print("Wkup ");
		goto udd_interrupt_end;
   81b78:	bf00      	nop
   81b7a:	e002      	b.n	81b82 <UDPHS_Handler+0x17a>
		goto udd_interrupt_end; // Interrupt acked by control endpoint managed
   81b7c:	bf00      	nop
   81b7e:	e000      	b.n	81b82 <UDPHS_Handler+0x17a>
		goto udd_interrupt_end; // Interrupt acked by bulk/interrupt/isochronous endpoint managed
   81b80:	bf00      	nop
udd_interrupt_end:
	//dbg_print("i%08x ", UDPHS->UDPHS_INTSTA);
	//dbg_print("m%08x", UDPHS->UDPHS_IEN);
	dbg_print("\n\r");
udd_interrupt_sof_end:
	return;
   81b82:	bf00      	nop
   81b84:	bf00      	nop
}
   81b86:	bd80      	pop	{r7, pc}
   81b88:	00083b85 	.word	0x00083b85
   81b8c:	0008544d 	.word	0x0008544d
   81b90:	400a4000 	.word	0x400a4000
   81b94:	2000031a 	.word	0x2000031a
   81b98:	0008458d 	.word	0x0008458d
   81b9c:	00080c41 	.word	0x00080c41
   81ba0:	00082e35 	.word	0x00082e35
   81ba4:	0008324d 	.word	0x0008324d
   81ba8:	00082f75 	.word	0x00082f75
   81bac:	00084539 	.word	0x00084539
   81bb0:	00082795 	.word	0x00082795
   81bb4:	00082815 	.word	0x00082815
   81bb8:	00083bd5 	.word	0x00083bd5
   81bbc:	00080c29 	.word	0x00080c29
   81bc0:	000819b1 	.word	0x000819b1
   81bc4:	00080c35 	.word	0x00080c35

00081bc8 <udd_enable>:
#endif
}


void udd_enable(void)
{
   81bc8:	b580      	push	{r7, lr}
   81bca:	b082      	sub	sp, #8
   81bcc:	af00      	add	r7, sp, #0
	irqflags_t flags;
	sysclk_enable_usb();
   81bce:	4b19      	ldr	r3, [pc, #100]	; (81c34 <udd_enable+0x6c>)
   81bd0:	4798      	blx	r3

	udd_enable_periph_ck();
   81bd2:	201d      	movs	r0, #29
   81bd4:	4b18      	ldr	r3, [pc, #96]	; (81c38 <udd_enable+0x70>)
   81bd6:	4798      	blx	r3

	flags = cpu_irq_save();
   81bd8:	4b18      	ldr	r3, [pc, #96]	; (81c3c <udd_enable+0x74>)
   81bda:	4798      	blx	r3
   81bdc:	6078      	str	r0, [r7, #4]

	//** Enable USB hardware
	udd_enable_periph();
   81bde:	4a18      	ldr	r2, [pc, #96]	; (81c40 <udd_enable+0x78>)
   81be0:	4b17      	ldr	r3, [pc, #92]	; (81c40 <udd_enable+0x78>)
   81be2:	681b      	ldr	r3, [r3, #0]
   81be4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   81be8:	6013      	str	r3, [r2, #0]

	// Cortex-M3, uses NVIC, no need to register IRQ handler
	// Here, only the Device mode is possible,
	// UDPHS interrupt is UDD interrupt
	NVIC_SetPriority((IRQn_Type) ID_UDPHS, UDD_USB_INT_LEVEL);
   81bea:	2105      	movs	r1, #5
   81bec:	201d      	movs	r0, #29
   81bee:	4b15      	ldr	r3, [pc, #84]	; (81c44 <udd_enable+0x7c>)
   81bf0:	4798      	blx	r3
	NVIC_EnableIRQ((IRQn_Type) ID_UDPHS);
   81bf2:	201d      	movs	r0, #29
   81bf4:	4b14      	ldr	r3, [pc, #80]	; (81c48 <udd_enable+0x80>)
   81bf6:	4798      	blx	r3

	// Reset internal variables
#if (0!=USB_DEVICE_MAX_EP)
	udd_ep_job_table_reset();
   81bf8:	4b14      	ldr	r3, [pc, #80]	; (81c4c <udd_enable+0x84>)
   81bfa:	4798      	blx	r3
#endif

	// Set the USB speed requested by configuration file
#ifdef USB_DEVICE_HS_SUPPORT
	udd_high_speed_enable();
   81bfc:	4a10      	ldr	r2, [pc, #64]	; (81c40 <udd_enable+0x78>)
   81bfe:	4b10      	ldr	r3, [pc, #64]	; (81c40 <udd_enable+0x78>)
   81c00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
   81c04:	f023 0303 	bic.w	r3, r3, #3
   81c08:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
#else
	udd_high_speed_disable();
#endif

	// Always authorize asynchronous USB interrupts to exit of sleep mode
	pmc_set_fast_startup_input(PMC_FSMR_USBAL);
   81c0c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
   81c10:	4b0f      	ldr	r3, [pc, #60]	; (81c50 <udd_enable+0x88>)
   81c12:	4798      	blx	r3

#ifndef UDD_NO_SLEEP_MGR
	// Initialize the sleep mode authorized for the USB suspend mode
	udd_b_idle = false;
   81c14:	4b0f      	ldr	r3, [pc, #60]	; (81c54 <udd_enable+0x8c>)
   81c16:	2200      	movs	r2, #0
   81c18:	701a      	strb	r2, [r3, #0]
	sleepmgr_lock_mode(UDPHS_SLEEP_MODE_USB_SUSPEND);
   81c1a:	2003      	movs	r0, #3
   81c1c:	4b0e      	ldr	r3, [pc, #56]	; (81c58 <udd_enable+0x90>)
   81c1e:	4798      	blx	r3
	if (Is_udd_vbus_high()) {
		udd_vbus_handler(USB_VBUS_PIO_ID, USB_VBUS_PIO_MASK);
	}
#else
#  ifndef USB_DEVICE_ATTACH_AUTO_DISABLE
	udd_attach();
   81c20:	4b0e      	ldr	r3, [pc, #56]	; (81c5c <udd_enable+0x94>)
   81c22:	4798      	blx	r3
#  endif
#endif

	cpu_irq_restore(flags);
   81c24:	6878      	ldr	r0, [r7, #4]
   81c26:	4b0e      	ldr	r3, [pc, #56]	; (81c60 <udd_enable+0x98>)
   81c28:	4798      	blx	r3
}
   81c2a:	bf00      	nop
   81c2c:	3708      	adds	r7, #8
   81c2e:	46bd      	mov	sp, r7
   81c30:	bd80      	pop	{r7, pc}
   81c32:	bf00      	nop
   81c34:	000837ed 	.word	0x000837ed
   81c38:	00083b85 	.word	0x00083b85
   81c3c:	000818b9 	.word	0x000818b9
   81c40:	400a4000 	.word	0x400a4000
   81c44:	00081865 	.word	0x00081865
   81c48:	00081835 	.word	0x00081835
   81c4c:	00082f19 	.word	0x00082f19
   81c50:	00083c49 	.word	0x00083c49
   81c54:	20000d00 	.word	0x20000d00
   81c58:	00081941 	.word	0x00081941
   81c5c:	00081c65 	.word	0x00081c65
   81c60:	00081911 	.word	0x00081911

00081c64 <udd_attach>:
	cpu_irq_restore(flags);
}


void udd_attach(void)
{
   81c64:	b580      	push	{r7, lr}
   81c66:	b082      	sub	sp, #8
   81c68:	af00      	add	r7, sp, #0
	irqflags_t flags;
	flags = cpu_irq_save();
   81c6a:	4b26      	ldr	r3, [pc, #152]	; (81d04 <udd_attach+0xa0>)
   81c6c:	4798      	blx	r3
   81c6e:	6078      	str	r0, [r7, #4]

	// At startup the USB bus state is unknown,
	// therefore the state is considered IDLE to not miss any USB event
	udd_sleep_mode(true);
   81c70:	2001      	movs	r0, #1
   81c72:	4b25      	ldr	r3, [pc, #148]	; (81d08 <udd_attach+0xa4>)
   81c74:	4798      	blx	r3
	udd_enable_periph_ck();
   81c76:	201d      	movs	r0, #29
   81c78:	4b24      	ldr	r3, [pc, #144]	; (81d0c <udd_attach+0xa8>)
   81c7a:	4798      	blx	r3

	// Authorize attach if Vbus is present
	udd_attach_device();
   81c7c:	4a24      	ldr	r2, [pc, #144]	; (81d10 <udd_attach+0xac>)
   81c7e:	4b24      	ldr	r3, [pc, #144]	; (81d10 <udd_attach+0xac>)
   81c80:	681b      	ldr	r3, [r3, #0]
   81c82:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   81c86:	6013      	str	r3, [r2, #0]
   81c88:	4a21      	ldr	r2, [pc, #132]	; (81d10 <udd_attach+0xac>)
   81c8a:	4b21      	ldr	r3, [pc, #132]	; (81d10 <udd_attach+0xac>)
   81c8c:	681b      	ldr	r3, [r3, #0]
   81c8e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
   81c92:	6013      	str	r3, [r2, #0]

	// Enable USB line events
	udd_enable_reset_interrupt();
   81c94:	4a1e      	ldr	r2, [pc, #120]	; (81d10 <udd_attach+0xac>)
   81c96:	4b1e      	ldr	r3, [pc, #120]	; (81d10 <udd_attach+0xac>)
   81c98:	691b      	ldr	r3, [r3, #16]
   81c9a:	f043 0310 	orr.w	r3, r3, #16
   81c9e:	6113      	str	r3, [r2, #16]
	udd_enable_suspend_interrupt();
   81ca0:	4a1b      	ldr	r2, [pc, #108]	; (81d10 <udd_attach+0xac>)
   81ca2:	4b1b      	ldr	r3, [pc, #108]	; (81d10 <udd_attach+0xac>)
   81ca4:	691b      	ldr	r3, [r3, #16]
   81ca6:	f043 0302 	orr.w	r3, r3, #2
   81caa:	6113      	str	r3, [r2, #16]
	udd_enable_wake_up_interrupt();
   81cac:	4a18      	ldr	r2, [pc, #96]	; (81d10 <udd_attach+0xac>)
   81cae:	4b18      	ldr	r3, [pc, #96]	; (81d10 <udd_attach+0xac>)
   81cb0:	691b      	ldr	r3, [r3, #16]
   81cb2:	f043 0320 	orr.w	r3, r3, #32
   81cb6:	6113      	str	r3, [r2, #16]
	udd_enable_sof_interrupt();
   81cb8:	4a15      	ldr	r2, [pc, #84]	; (81d10 <udd_attach+0xac>)
   81cba:	4b15      	ldr	r3, [pc, #84]	; (81d10 <udd_attach+0xac>)
   81cbc:	691b      	ldr	r3, [r3, #16]
   81cbe:	f043 0308 	orr.w	r3, r3, #8
   81cc2:	6113      	str	r3, [r2, #16]
#ifdef USB_DEVICE_HS_SUPPORT
	udd_enable_msof_interrupt();
   81cc4:	4a12      	ldr	r2, [pc, #72]	; (81d10 <udd_attach+0xac>)
   81cc6:	4b12      	ldr	r3, [pc, #72]	; (81d10 <udd_attach+0xac>)
   81cc8:	691b      	ldr	r3, [r3, #16]
   81cca:	f043 0304 	orr.w	r3, r3, #4
   81cce:	6113      	str	r3, [r2, #16]
#endif
	// Reset following interrupts flag
	udd_ack_sof();
   81cd0:	4b0f      	ldr	r3, [pc, #60]	; (81d10 <udd_attach+0xac>)
   81cd2:	2208      	movs	r2, #8
   81cd4:	619a      	str	r2, [r3, #24]
	udd_ack_msof();
   81cd6:	4b0e      	ldr	r3, [pc, #56]	; (81d10 <udd_attach+0xac>)
   81cd8:	2204      	movs	r2, #4
   81cda:	619a      	str	r2, [r3, #24]
	udd_ack_reset();
   81cdc:	4b0c      	ldr	r3, [pc, #48]	; (81d10 <udd_attach+0xac>)
   81cde:	2210      	movs	r2, #16
   81ce0:	619a      	str	r2, [r3, #24]
	udd_ack_suspend();
   81ce2:	4b0b      	ldr	r3, [pc, #44]	; (81d10 <udd_attach+0xac>)
   81ce4:	2202      	movs	r2, #2
   81ce6:	619a      	str	r2, [r3, #24]
	udd_ack_wake_up();
   81ce8:	4b09      	ldr	r3, [pc, #36]	; (81d10 <udd_attach+0xac>)
   81cea:	2220      	movs	r2, #32
   81cec:	619a      	str	r2, [r3, #24]

	udd_disable_periph_ck();
   81cee:	201d      	movs	r0, #29
   81cf0:	4b08      	ldr	r3, [pc, #32]	; (81d14 <udd_attach+0xb0>)
   81cf2:	4798      	blx	r3
	cpu_irq_restore(flags);
   81cf4:	6878      	ldr	r0, [r7, #4]
   81cf6:	4b08      	ldr	r3, [pc, #32]	; (81d18 <udd_attach+0xb4>)
   81cf8:	4798      	blx	r3
}
   81cfa:	bf00      	nop
   81cfc:	3708      	adds	r7, #8
   81cfe:	46bd      	mov	sp, r7
   81d00:	bd80      	pop	{r7, pc}
   81d02:	bf00      	nop
   81d04:	000818b9 	.word	0x000818b9
   81d08:	000819b1 	.word	0x000819b1
   81d0c:	00083b85 	.word	0x00083b85
   81d10:	400a4000 	.word	0x400a4000
   81d14:	00083bd5 	.word	0x00083bd5
   81d18:	00081911 	.word	0x00081911

00081d1c <udd_is_high_speed>:
	udd_sleep_mode(false);
}


bool udd_is_high_speed(void)
{
   81d1c:	b480      	push	{r7}
   81d1e:	af00      	add	r7, sp, #0
#ifdef USB_DEVICE_HS_SUPPORT
	return !Is_udd_full_speed_mode();
   81d20:	4b06      	ldr	r3, [pc, #24]	; (81d3c <udd_is_high_speed+0x20>)
   81d22:	695b      	ldr	r3, [r3, #20]
   81d24:	f003 0301 	and.w	r3, r3, #1
   81d28:	2b00      	cmp	r3, #0
   81d2a:	bf14      	ite	ne
   81d2c:	2301      	movne	r3, #1
   81d2e:	2300      	moveq	r3, #0
   81d30:	b2db      	uxtb	r3, r3
#else
	return false;
#endif
}
   81d32:	4618      	mov	r0, r3
   81d34:	46bd      	mov	sp, r7
   81d36:	bc80      	pop	{r7}
   81d38:	4770      	bx	lr
   81d3a:	bf00      	nop
   81d3c:	400a4000 	.word	0x400a4000

00081d40 <udd_set_address>:


void udd_set_address(uint8_t address)
{
   81d40:	b480      	push	{r7}
   81d42:	b083      	sub	sp, #12
   81d44:	af00      	add	r7, sp, #0
   81d46:	4603      	mov	r3, r0
   81d48:	71fb      	strb	r3, [r7, #7]
	dbg_print("Addr%d ", address);
	udd_disable_address();
   81d4a:	4a0d      	ldr	r2, [pc, #52]	; (81d80 <udd_set_address+0x40>)
   81d4c:	4b0c      	ldr	r3, [pc, #48]	; (81d80 <udd_set_address+0x40>)
   81d4e:	681b      	ldr	r3, [r3, #0]
   81d50:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   81d54:	6013      	str	r3, [r2, #0]
	udd_configure_address(address);
   81d56:	490a      	ldr	r1, [pc, #40]	; (81d80 <udd_set_address+0x40>)
   81d58:	4b09      	ldr	r3, [pc, #36]	; (81d80 <udd_set_address+0x40>)
   81d5a:	681b      	ldr	r3, [r3, #0]
   81d5c:	f023 027f 	bic.w	r2, r3, #127	; 0x7f
   81d60:	79fb      	ldrb	r3, [r7, #7]
   81d62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   81d66:	4313      	orrs	r3, r2
   81d68:	600b      	str	r3, [r1, #0]
	udd_enable_address();
   81d6a:	4a05      	ldr	r2, [pc, #20]	; (81d80 <udd_set_address+0x40>)
   81d6c:	4b04      	ldr	r3, [pc, #16]	; (81d80 <udd_set_address+0x40>)
   81d6e:	681b      	ldr	r3, [r3, #0]
   81d70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   81d74:	6013      	str	r3, [r2, #0]
}
   81d76:	bf00      	nop
   81d78:	370c      	adds	r7, #12
   81d7a:	46bd      	mov	sp, r7
   81d7c:	bc80      	pop	{r7}
   81d7e:	4770      	bx	lr
   81d80:	400a4000 	.word	0x400a4000

00081d84 <udd_getaddress>:


uint8_t udd_getaddress(void)
{
   81d84:	b480      	push	{r7}
   81d86:	af00      	add	r7, sp, #0
	return udd_get_configured_address();
   81d88:	4b04      	ldr	r3, [pc, #16]	; (81d9c <udd_getaddress+0x18>)
   81d8a:	681b      	ldr	r3, [r3, #0]
   81d8c:	b2db      	uxtb	r3, r3
   81d8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   81d92:	b2db      	uxtb	r3, r3
}
   81d94:	4618      	mov	r0, r3
   81d96:	46bd      	mov	sp, r7
   81d98:	bc80      	pop	{r7}
   81d9a:	4770      	bx	lr
   81d9c:	400a4000 	.word	0x400a4000

00081da0 <udd_set_setup_payload>:
	}
}


void udd_set_setup_payload(uint8_t *payload, uint16_t payload_size)
{
   81da0:	b480      	push	{r7}
   81da2:	b083      	sub	sp, #12
   81da4:	af00      	add	r7, sp, #0
   81da6:	6078      	str	r0, [r7, #4]
   81da8:	460b      	mov	r3, r1
   81daa:	807b      	strh	r3, [r7, #2]
	udd_g_ctrlreq.payload = payload;
   81dac:	4a05      	ldr	r2, [pc, #20]	; (81dc4 <udd_set_setup_payload+0x24>)
   81dae:	687b      	ldr	r3, [r7, #4]
   81db0:	6093      	str	r3, [r2, #8]
	udd_g_ctrlreq.payload_size = payload_size;
   81db2:	4a04      	ldr	r2, [pc, #16]	; (81dc4 <udd_set_setup_payload+0x24>)
   81db4:	887b      	ldrh	r3, [r7, #2]
   81db6:	8193      	strh	r3, [r2, #12]
}
   81db8:	bf00      	nop
   81dba:	370c      	adds	r7, #12
   81dbc:	46bd      	mov	sp, r7
   81dbe:	bc80      	pop	{r7}
   81dc0:	4770      	bx	lr
   81dc2:	bf00      	nop
   81dc4:	20000d58 	.word	0x20000d58

00081dc8 <udd_ep_alloc>:


#if (0!=USB_DEVICE_MAX_EP)
bool udd_ep_alloc(udd_ep_id_t ep, uint8_t bmAttributes,
		uint16_t MaxEndpointSize)
{
   81dc8:	b590      	push	{r4, r7, lr}
   81dca:	b089      	sub	sp, #36	; 0x24
   81dcc:	af02      	add	r7, sp, #8
   81dce:	4603      	mov	r3, r0
   81dd0:	71fb      	strb	r3, [r7, #7]
   81dd2:	460b      	mov	r3, r1
   81dd4:	71bb      	strb	r3, [r7, #6]
   81dd6:	4613      	mov	r3, r2
   81dd8:	80bb      	strh	r3, [r7, #4]
	bool b_dir_in;
	uint16_t ep_allocated;
	uint8_t nb_bank, bank, nb_tran = 0, i;
   81dda:	2300      	movs	r3, #0
   81ddc:	74fb      	strb	r3, [r7, #19]
	bool b_iso_hbw = false;
   81dde:	2300      	movs	r3, #0
   81de0:	747b      	strb	r3, [r7, #17]

	b_dir_in = ep & USB_EP_DIR_IN;
   81de2:	79fb      	ldrb	r3, [r7, #7]
   81de4:	f003 0380 	and.w	r3, r3, #128	; 0x80
   81de8:	2b00      	cmp	r3, #0
   81dea:	bf14      	ite	ne
   81dec:	2301      	movne	r3, #1
   81dee:	2300      	moveq	r3, #0
   81df0:	743b      	strb	r3, [r7, #16]
	ep = ep & USB_EP_ADDR_MASK;
   81df2:	79fb      	ldrb	r3, [r7, #7]
   81df4:	f003 030f 	and.w	r3, r3, #15
   81df8:	71fb      	strb	r3, [r7, #7]

	if (ep > USB_DEVICE_MAX_EP) {
   81dfa:	79fb      	ldrb	r3, [r7, #7]
   81dfc:	2b02      	cmp	r3, #2
   81dfe:	d901      	bls.n	81e04 <udd_ep_alloc+0x3c>
		return false;
   81e00:	2300      	movs	r3, #0
   81e02:	e1b2      	b.n	8216a <udd_ep_alloc+0x3a2>
	}
	if (Is_udd_endpoint_enabled(ep)) {
   81e04:	4ab2      	ldr	r2, [pc, #712]	; (820d0 <udd_ep_alloc+0x308>)
   81e06:	79fb      	ldrb	r3, [r7, #7]
   81e08:	015b      	lsls	r3, r3, #5
   81e0a:	4413      	add	r3, r2
   81e0c:	f503 7386 	add.w	r3, r3, #268	; 0x10c
   81e10:	681b      	ldr	r3, [r3, #0]
   81e12:	f003 0301 	and.w	r3, r3, #1
   81e16:	2b00      	cmp	r3, #0
   81e18:	d001      	beq.n	81e1e <udd_ep_alloc+0x56>
		return false;
   81e1a:	2300      	movs	r3, #0
   81e1c:	e1a5      	b.n	8216a <udd_ep_alloc+0x3a2>
	}

	// Bank choice
	switch (bmAttributes & USB_EP_TYPE_MASK) {
   81e1e:	79bb      	ldrb	r3, [r7, #6]
   81e20:	f003 0303 	and.w	r3, r3, #3
   81e24:	2b02      	cmp	r3, #2
   81e26:	d01a      	beq.n	81e5e <udd_ep_alloc+0x96>
   81e28:	2b03      	cmp	r3, #3
   81e2a:	d015      	beq.n	81e58 <udd_ep_alloc+0x90>
   81e2c:	2b01      	cmp	r3, #1
   81e2e:	d119      	bne.n	81e64 <udd_ep_alloc+0x9c>
	case USB_EP_TYPE_ISOCHRONOUS:
		b_iso_hbw = Is_udd_endpoint_high_bw_supported(ep);
   81e30:	79fb      	ldrb	r3, [r7, #7]
   81e32:	2b00      	cmp	r3, #0
   81e34:	d007      	beq.n	81e46 <udd_ep_alloc+0x7e>
   81e36:	79fb      	ldrb	r3, [r7, #7]
   81e38:	2b03      	cmp	r3, #3
   81e3a:	d004      	beq.n	81e46 <udd_ep_alloc+0x7e>
   81e3c:	79fb      	ldrb	r3, [r7, #7]
   81e3e:	2b04      	cmp	r3, #4
   81e40:	d001      	beq.n	81e46 <udd_ep_alloc+0x7e>
   81e42:	2301      	movs	r3, #1
   81e44:	e000      	b.n	81e48 <udd_ep_alloc+0x80>
   81e46:	2300      	movs	r3, #0
   81e48:	747b      	strb	r3, [r7, #17]
   81e4a:	7c7b      	ldrb	r3, [r7, #17]
   81e4c:	f003 0301 	and.w	r3, r3, #1
   81e50:	747b      	strb	r3, [r7, #17]
		nb_bank = UDD_ISOCHRONOUS_NB_BANK(ep);
   81e52:	2301      	movs	r3, #1
   81e54:	757b      	strb	r3, [r7, #21]
		break;
   81e56:	e007      	b.n	81e68 <udd_ep_alloc+0xa0>
	case USB_EP_TYPE_INTERRUPT:
		nb_bank = UDD_INTERRUPT_NB_BANK(ep);
   81e58:	2301      	movs	r3, #1
   81e5a:	757b      	strb	r3, [r7, #21]
		break;
   81e5c:	e004      	b.n	81e68 <udd_ep_alloc+0xa0>
	case USB_EP_TYPE_BULK:
		nb_bank = UDD_BULK_NB_BANK(ep);
   81e5e:	2302      	movs	r3, #2
   81e60:	757b      	strb	r3, [r7, #21]
		break;
   81e62:	e001      	b.n	81e68 <udd_ep_alloc+0xa0>
	default:
		Assert(false);
		return false;
   81e64:	2300      	movs	r3, #0
   81e66:	e180      	b.n	8216a <udd_ep_alloc+0x3a2>
	}
	switch (nb_bank) {
   81e68:	7d7b      	ldrb	r3, [r7, #21]
   81e6a:	2b02      	cmp	r3, #2
   81e6c:	d006      	beq.n	81e7c <udd_ep_alloc+0xb4>
   81e6e:	2b03      	cmp	r3, #3
   81e70:	d007      	beq.n	81e82 <udd_ep_alloc+0xba>
   81e72:	2b01      	cmp	r3, #1
   81e74:	d108      	bne.n	81e88 <udd_ep_alloc+0xc0>
	case 1:
		bank = UDPHS_EPTCFG_BK_NUMBER_1 >> UDPHS_EPTCFG_BK_NUMBER_Pos;
   81e76:	2301      	movs	r3, #1
   81e78:	753b      	strb	r3, [r7, #20]
		break;
   81e7a:	e007      	b.n	81e8c <udd_ep_alloc+0xc4>
	case 2:
		bank = UDPHS_EPTCFG_BK_NUMBER_2 >> UDPHS_EPTCFG_BK_NUMBER_Pos;
   81e7c:	2302      	movs	r3, #2
   81e7e:	753b      	strb	r3, [r7, #20]
		break;
   81e80:	e004      	b.n	81e8c <udd_ep_alloc+0xc4>
	case 3:
		bank = UDPHS_EPTCFG_BK_NUMBER_3 >> UDPHS_EPTCFG_BK_NUMBER_Pos;
   81e82:	2303      	movs	r3, #3
   81e84:	753b      	strb	r3, [r7, #20]
		break;
   81e86:	e001      	b.n	81e8c <udd_ep_alloc+0xc4>
	default:
		Assert(false);
		return false;
   81e88:	2300      	movs	r3, #0
   81e8a:	e16e      	b.n	8216a <udd_ep_alloc+0x3a2>
	}
	if (b_iso_hbw) {
   81e8c:	7c7b      	ldrb	r3, [r7, #17]
   81e8e:	2b00      	cmp	r3, #0
   81e90:	d017      	beq.n	81ec2 <udd_ep_alloc+0xfa>
		switch(MaxEndpointSize & (0x3u << 11)) {
   81e92:	88bb      	ldrh	r3, [r7, #4]
   81e94:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
   81e98:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
   81e9c:	d003      	beq.n	81ea6 <udd_ep_alloc+0xde>
   81e9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
   81ea2:	d003      	beq.n	81eac <udd_ep_alloc+0xe4>
   81ea4:	e005      	b.n	81eb2 <udd_ep_alloc+0xea>
		case (0x1u << 11):
			nb_tran = 2;
   81ea6:	2302      	movs	r3, #2
   81ea8:	74fb      	strb	r3, [r7, #19]
			break;
   81eaa:	e005      	b.n	81eb8 <udd_ep_alloc+0xf0>
		case (0x2u << 11):
			nb_tran = 3;
   81eac:	2303      	movs	r3, #3
   81eae:	74fb      	strb	r3, [r7, #19]
			break;
   81eb0:	e002      	b.n	81eb8 <udd_ep_alloc+0xf0>
		default:
			nb_tran = 1;
   81eb2:	2301      	movs	r3, #1
   81eb4:	74fb      	strb	r3, [r7, #19]
			break;
   81eb6:	bf00      	nop
		}
		MaxEndpointSize &= ~(0x3u << 11);
   81eb8:	88bb      	ldrh	r3, [r7, #4]
   81eba:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
   81ebe:	80bb      	strh	r3, [r7, #4]
   81ec0:	e006      	b.n	81ed0 <udd_ep_alloc+0x108>
	} else if (MaxEndpointSize & (0x3u << 11)) {
   81ec2:	88bb      	ldrh	r3, [r7, #4]
   81ec4:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
   81ec8:	2b00      	cmp	r3, #0
   81eca:	d001      	beq.n	81ed0 <udd_ep_alloc+0x108>
		// High BW not supported
		return false;
   81ecc:	2300      	movs	r3, #0
   81ece:	e14c      	b.n	8216a <udd_ep_alloc+0x3a2>
	Assert(MaxEndpointSize <= udd_get_endpoint_size_max(ep));
	Assert(nb_bank <= udd_get_endpoint_bank_max_nbr(ep));

	// Set configuration of new endpoint
	// Note: NB_TRANS is at maximum for isochronous endpoint, else 0 (ignored).
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
   81ed0:	4c7f      	ldr	r4, [pc, #508]	; (820d0 <udd_ep_alloc+0x308>)
   81ed2:	79f9      	ldrb	r1, [r7, #7]
   81ed4:	4a7e      	ldr	r2, [pc, #504]	; (820d0 <udd_ep_alloc+0x308>)
   81ed6:	79fb      	ldrb	r3, [r7, #7]
   81ed8:	3308      	adds	r3, #8
   81eda:	015b      	lsls	r3, r3, #5
   81edc:	4413      	add	r3, r2
   81ede:	681b      	ldr	r3, [r3, #0]
   81ee0:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
   81ee4:	f023 0303 	bic.w	r3, r3, #3
   81ee8:	79ba      	ldrb	r2, [r7, #6]
   81eea:	0112      	lsls	r2, r2, #4
   81eec:	f002 0030 	and.w	r0, r2, #48	; 0x30
   81ef0:	7c3a      	ldrb	r2, [r7, #16]
   81ef2:	2a00      	cmp	r2, #0
   81ef4:	d001      	beq.n	81efa <udd_ep_alloc+0x132>
   81ef6:	2208      	movs	r2, #8
   81ef8:	e000      	b.n	81efc <udd_ep_alloc+0x134>
   81efa:	2200      	movs	r2, #0
   81efc:	4310      	orrs	r0, r2
   81efe:	88ba      	ldrh	r2, [r7, #4]
   81f00:	2a08      	cmp	r2, #8
   81f02:	d903      	bls.n	81f0c <udd_ep_alloc+0x144>
   81f04:	88ba      	ldrh	r2, [r7, #4]
   81f06:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
   81f0a:	da08      	bge.n	81f1e <udd_ep_alloc+0x156>
   81f0c:	88ba      	ldrh	r2, [r7, #4]
   81f0e:	2a08      	cmp	r2, #8
   81f10:	d903      	bls.n	81f1a <udd_ep_alloc+0x152>
   81f12:	88ba      	ldrh	r2, [r7, #4]
   81f14:	0052      	lsls	r2, r2, #1
   81f16:	3a01      	subs	r2, #1
   81f18:	e003      	b.n	81f22 <udd_ep_alloc+0x15a>
   81f1a:	220f      	movs	r2, #15
   81f1c:	e001      	b.n	81f22 <udd_ep_alloc+0x15a>
   81f1e:	f240 72ff 	movw	r2, #2047	; 0x7ff
   81f22:	fab2 f282 	clz	r2, r2
   81f26:	f1c2 021c 	rsb	r2, r2, #28
   81f2a:	4310      	orrs	r0, r2
   81f2c:	7d3a      	ldrb	r2, [r7, #20]
   81f2e:	0192      	lsls	r2, r2, #6
   81f30:	b2d2      	uxtb	r2, r2
   81f32:	4310      	orrs	r0, r2
   81f34:	7c7a      	ldrb	r2, [r7, #17]
   81f36:	2a00      	cmp	r2, #0
   81f38:	d004      	beq.n	81f44 <udd_ep_alloc+0x17c>
   81f3a:	7cfa      	ldrb	r2, [r7, #19]
   81f3c:	0212      	lsls	r2, r2, #8
   81f3e:	f402 7240 	and.w	r2, r2, #768	; 0x300
   81f42:	e000      	b.n	81f46 <udd_ep_alloc+0x17e>
   81f44:	2200      	movs	r2, #0
   81f46:	4302      	orrs	r2, r0
   81f48:	f3c2 0209 	ubfx	r2, r2, #0, #10
   81f4c:	431a      	orrs	r2, r3
   81f4e:	f101 0308 	add.w	r3, r1, #8
   81f52:	015b      	lsls	r3, r3, #5
   81f54:	4423      	add	r3, r4
   81f56:	601a      	str	r2, [r3, #0]
			MaxEndpointSize, bank, (b_iso_hbw)?nb_tran:0);
	if (!Is_udd_endpoint_mapped(ep)) {
   81f58:	4a5d      	ldr	r2, [pc, #372]	; (820d0 <udd_ep_alloc+0x308>)
   81f5a:	79fb      	ldrb	r3, [r7, #7]
   81f5c:	3308      	adds	r3, #8
   81f5e:	015b      	lsls	r3, r3, #5
   81f60:	4413      	add	r3, r2
   81f62:	681b      	ldr	r3, [r3, #0]
   81f64:	2b00      	cmp	r3, #0
   81f66:	db01      	blt.n	81f6c <udd_ep_alloc+0x1a4>
		return false;
   81f68:	2300      	movs	r3, #0
   81f6a:	e0fe      	b.n	8216a <udd_ep_alloc+0x3a2>
	}
	udd_enable_endpoint(ep);
   81f6c:	4a58      	ldr	r2, [pc, #352]	; (820d0 <udd_ep_alloc+0x308>)
   81f6e:	79fb      	ldrb	r3, [r7, #7]
   81f70:	3308      	adds	r3, #8
   81f72:	015b      	lsls	r3, r3, #5
   81f74:	4413      	add	r3, r2
   81f76:	3304      	adds	r3, #4
   81f78:	2201      	movs	r2, #1
   81f7a:	601a      	str	r2, [r3, #0]

	// To avoid conflict during reorganization of the DPRAM
	// the superior endpoint must be unallocated and reallocated
	ep_allocated = 0;
   81f7c:	2300      	movs	r3, #0
   81f7e:	82fb      	strh	r3, [r7, #22]

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i >= ep; i--) {
   81f80:	2302      	movs	r3, #2
   81f82:	74bb      	strb	r3, [r7, #18]
   81f84:	e039      	b.n	81ffa <udd_ep_alloc+0x232>
		if (Is_udd_endpoint_enabled(i)) {
   81f86:	4a52      	ldr	r2, [pc, #328]	; (820d0 <udd_ep_alloc+0x308>)
   81f88:	7cbb      	ldrb	r3, [r7, #18]
   81f8a:	015b      	lsls	r3, r3, #5
   81f8c:	4413      	add	r3, r2
   81f8e:	f503 7386 	add.w	r3, r3, #268	; 0x10c
   81f92:	681b      	ldr	r3, [r3, #0]
   81f94:	f003 0301 	and.w	r3, r3, #1
   81f98:	2b00      	cmp	r3, #0
   81f9a:	d02b      	beq.n	81ff4 <udd_ep_alloc+0x22c>
			// Save number of bank value
			bank = udd_get_endpoint_bank(i);
   81f9c:	4a4c      	ldr	r2, [pc, #304]	; (820d0 <udd_ep_alloc+0x308>)
   81f9e:	7cbb      	ldrb	r3, [r7, #18]
   81fa0:	3308      	adds	r3, #8
   81fa2:	015b      	lsls	r3, r3, #5
   81fa4:	4413      	add	r3, r2
   81fa6:	681b      	ldr	r3, [r3, #0]
   81fa8:	099b      	lsrs	r3, r3, #6
   81faa:	b2db      	uxtb	r3, r3
   81fac:	f003 0303 	and.w	r3, r3, #3
   81fb0:	753b      	strb	r3, [r7, #20]
			ep_allocated |=  bank << (i * 2);
   81fb2:	7d3a      	ldrb	r2, [r7, #20]
   81fb4:	7cbb      	ldrb	r3, [r7, #18]
   81fb6:	005b      	lsls	r3, r3, #1
   81fb8:	fa02 f303 	lsl.w	r3, r2, r3
   81fbc:	b21a      	sxth	r2, r3
   81fbe:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
   81fc2:	4313      	orrs	r3, r2
   81fc4:	b21b      	sxth	r3, r3
   81fc6:	82fb      	strh	r3, [r7, #22]
			// Disable and unallocate endpoint
			udd_disable_endpoint(i);
   81fc8:	4a41      	ldr	r2, [pc, #260]	; (820d0 <udd_ep_alloc+0x308>)
   81fca:	7cbb      	ldrb	r3, [r7, #18]
   81fcc:	015b      	lsls	r3, r3, #5
   81fce:	4413      	add	r3, r2
   81fd0:	f503 7384 	add.w	r3, r3, #264	; 0x108
   81fd4:	2201      	movs	r2, #1
   81fd6:	601a      	str	r2, [r3, #0]
			udd_configure_endpoint_bank(i, 0);
   81fd8:	493d      	ldr	r1, [pc, #244]	; (820d0 <udd_ep_alloc+0x308>)
   81fda:	7cbb      	ldrb	r3, [r7, #18]
   81fdc:	483c      	ldr	r0, [pc, #240]	; (820d0 <udd_ep_alloc+0x308>)
   81fde:	7cba      	ldrb	r2, [r7, #18]
   81fe0:	3208      	adds	r2, #8
   81fe2:	0152      	lsls	r2, r2, #5
   81fe4:	4402      	add	r2, r0
   81fe6:	6812      	ldr	r2, [r2, #0]
   81fe8:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
   81fec:	3308      	adds	r3, #8
   81fee:	015b      	lsls	r3, r3, #5
   81ff0:	440b      	add	r3, r1
   81ff2:	601a      	str	r2, [r3, #0]
	for (i = USB_DEVICE_MAX_EP; i >= ep; i--) {
   81ff4:	7cbb      	ldrb	r3, [r7, #18]
   81ff6:	3b01      	subs	r3, #1
   81ff8:	74bb      	strb	r3, [r7, #18]
   81ffa:	7cba      	ldrb	r2, [r7, #18]
   81ffc:	79fb      	ldrb	r3, [r7, #7]
   81ffe:	429a      	cmp	r2, r3
   82000:	d2c1      	bcs.n	81f86 <udd_ep_alloc+0x1be>

		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
   82002:	79fb      	ldrb	r3, [r7, #7]
   82004:	74bb      	strb	r3, [r7, #18]
   82006:	e0ab      	b.n	82160 <udd_ep_alloc+0x398>
		udd_ep_job_t *ptr_job = &udd_ep_job[i - 1];
   82008:	7cbb      	ldrb	r3, [r7, #18]
   8200a:	1e5a      	subs	r2, r3, #1
   8200c:	4613      	mov	r3, r2
   8200e:	005b      	lsls	r3, r3, #1
   82010:	4413      	add	r3, r2
   82012:	00db      	lsls	r3, r3, #3
   82014:	4a2f      	ldr	r2, [pc, #188]	; (820d4 <udd_ep_alloc+0x30c>)
   82016:	4413      	add	r3, r2
   82018:	60fb      	str	r3, [r7, #12]
		bool b_restart = ptr_job->busy;
   8201a:	68fb      	ldr	r3, [r7, #12]
   8201c:	7d1b      	ldrb	r3, [r3, #20]
   8201e:	f3c3 0300 	ubfx	r3, r3, #0, #1
   82022:	b2db      	uxtb	r3, r3
   82024:	2b00      	cmp	r3, #0
   82026:	bf14      	ite	ne
   82028:	2301      	movne	r3, #1
   8202a:	2300      	moveq	r3, #0
   8202c:	72fb      	strb	r3, [r7, #11]
		// Unallocated banks?
		bank = (ep_allocated >> (i * 2)) & 0x03;
   8202e:	8afa      	ldrh	r2, [r7, #22]
   82030:	7cbb      	ldrb	r3, [r7, #18]
   82032:	005b      	lsls	r3, r3, #1
   82034:	fa42 f303 	asr.w	r3, r2, r3
   82038:	b2db      	uxtb	r3, r3
   8203a:	f003 0303 	and.w	r3, r3, #3
   8203e:	753b      	strb	r3, [r7, #20]
		if (bank == 0) {
   82040:	7d3b      	ldrb	r3, [r7, #20]
   82042:	2b00      	cmp	r3, #0
   82044:	f000 8088 	beq.w	82158 <udd_ep_alloc+0x390>
			continue;
		}
		// Restart running job because
		// memory window slides up and its data is lost
		ptr_job->busy = false;
   82048:	68fa      	ldr	r2, [r7, #12]
   8204a:	7d13      	ldrb	r3, [r2, #20]
   8204c:	f36f 0300 	bfc	r3, #0, #1
   82050:	7513      	strb	r3, [r2, #20]
		// Re-allocate memory
		udd_configure_endpoint_bank(i, bank);
   82052:	481f      	ldr	r0, [pc, #124]	; (820d0 <udd_ep_alloc+0x308>)
   82054:	7cbb      	ldrb	r3, [r7, #18]
   82056:	491e      	ldr	r1, [pc, #120]	; (820d0 <udd_ep_alloc+0x308>)
   82058:	7cba      	ldrb	r2, [r7, #18]
   8205a:	3208      	adds	r2, #8
   8205c:	0152      	lsls	r2, r2, #5
   8205e:	440a      	add	r2, r1
   82060:	6812      	ldr	r2, [r2, #0]
   82062:	f022 01c0 	bic.w	r1, r2, #192	; 0xc0
   82066:	7d3a      	ldrb	r2, [r7, #20]
   82068:	0192      	lsls	r2, r2, #6
   8206a:	b2d2      	uxtb	r2, r2
   8206c:	430a      	orrs	r2, r1
   8206e:	3308      	adds	r3, #8
   82070:	015b      	lsls	r3, r3, #5
   82072:	4403      	add	r3, r0
   82074:	601a      	str	r2, [r3, #0]
		udd_enable_endpoint(i);
   82076:	4a16      	ldr	r2, [pc, #88]	; (820d0 <udd_ep_alloc+0x308>)
   82078:	7cbb      	ldrb	r3, [r7, #18]
   8207a:	3308      	adds	r3, #8
   8207c:	015b      	lsls	r3, r3, #5
   8207e:	4413      	add	r3, r2
   82080:	3304      	adds	r3, #4
   82082:	2201      	movs	r2, #1
   82084:	601a      	str	r2, [r3, #0]
		if (!Is_udd_endpoint_mapped(i)) {
   82086:	4a12      	ldr	r2, [pc, #72]	; (820d0 <udd_ep_alloc+0x308>)
   82088:	7cbb      	ldrb	r3, [r7, #18]
   8208a:	3308      	adds	r3, #8
   8208c:	015b      	lsls	r3, r3, #5
   8208e:	4413      	add	r3, r2
   82090:	681b      	ldr	r3, [r3, #0]
   82092:	2b00      	cmp	r3, #0
   82094:	db20      	blt.n	820d8 <udd_ep_alloc+0x310>
			dbg_print("ErrRealloc%d-JobE ", i);
			if (NULL == ptr_job->call_trans) {
   82096:	68fb      	ldr	r3, [r7, #12]
   82098:	681b      	ldr	r3, [r3, #0]
   8209a:	2b00      	cmp	r3, #0
   8209c:	d101      	bne.n	820a2 <udd_ep_alloc+0x2da>
				return false;
   8209e:	2300      	movs	r3, #0
   820a0:	e063      	b.n	8216a <udd_ep_alloc+0x3a2>
			}
			if (Is_udd_endpoint_in(i)) {
   820a2:	4a0b      	ldr	r2, [pc, #44]	; (820d0 <udd_ep_alloc+0x308>)
   820a4:	7cbb      	ldrb	r3, [r7, #18]
   820a6:	3308      	adds	r3, #8
   820a8:	015b      	lsls	r3, r3, #5
   820aa:	4413      	add	r3, r2
   820ac:	681b      	ldr	r3, [r3, #0]
   820ae:	f003 0308 	and.w	r3, r3, #8
   820b2:	2b00      	cmp	r3, #0
   820b4:	d003      	beq.n	820be <udd_ep_alloc+0x2f6>
				i |= USB_EP_DIR_IN;
   820b6:	7cbb      	ldrb	r3, [r7, #18]
   820b8:	f063 037f 	orn	r3, r3, #127	; 0x7f
   820bc:	74bb      	strb	r3, [r7, #18]
			}
			ptr_job->call_trans(UDD_EP_TRANSFER_ABORT,
   820be:	68fb      	ldr	r3, [r7, #12]
   820c0:	681b      	ldr	r3, [r3, #0]
   820c2:	68fa      	ldr	r2, [r7, #12]
   820c4:	68d1      	ldr	r1, [r2, #12]
   820c6:	7cba      	ldrb	r2, [r7, #18]
   820c8:	2001      	movs	r0, #1
   820ca:	4798      	blx	r3
					ptr_job->buf_cnt, i);
			return false;
   820cc:	2300      	movs	r3, #0
   820ce:	e04c      	b.n	8216a <udd_ep_alloc+0x3a2>
   820d0:	400a4000 	.word	0x400a4000
   820d4:	20000d08 	.word	0x20000d08
		}
		udd_enable_endpoint_bank_autoswitch(i);
   820d8:	4926      	ldr	r1, [pc, #152]	; (82174 <udd_ep_alloc+0x3ac>)
   820da:	7cbb      	ldrb	r3, [r7, #18]
   820dc:	4825      	ldr	r0, [pc, #148]	; (82174 <udd_ep_alloc+0x3ac>)
   820de:	7cba      	ldrb	r2, [r7, #18]
   820e0:	3208      	adds	r2, #8
   820e2:	0152      	lsls	r2, r2, #5
   820e4:	4402      	add	r2, r0
   820e6:	3204      	adds	r2, #4
   820e8:	6812      	ldr	r2, [r2, #0]
   820ea:	f042 0202 	orr.w	r2, r2, #2
   820ee:	3308      	adds	r3, #8
   820f0:	015b      	lsls	r3, r3, #5
   820f2:	440b      	add	r3, r1
   820f4:	3304      	adds	r3, #4
   820f6:	601a      	str	r2, [r3, #0]
		if (b_restart) {
   820f8:	7afb      	ldrb	r3, [r7, #11]
   820fa:	2b00      	cmp	r3, #0
   820fc:	d02d      	beq.n	8215a <udd_ep_alloc+0x392>
			// Re-run the job remaining part
			ptr_job->buf_cnt -= ptr_job->buf_load;
   820fe:	68fb      	ldr	r3, [r7, #12]
   82100:	68da      	ldr	r2, [r3, #12]
   82102:	68fb      	ldr	r3, [r7, #12]
   82104:	691b      	ldr	r3, [r3, #16]
   82106:	1ad2      	subs	r2, r2, r3
   82108:	68fb      	ldr	r3, [r7, #12]
   8210a:	60da      	str	r2, [r3, #12]
			b_restart = udd_ep_run(i,
					ptr_job->b_shortpacket,
   8210c:	68fb      	ldr	r3, [r7, #12]
   8210e:	7d1b      	ldrb	r3, [r3, #20]
   82110:	f3c3 0340 	ubfx	r3, r3, #1, #1
   82114:	b2db      	uxtb	r3, r3
			b_restart = udd_ep_run(i,
   82116:	2b00      	cmp	r3, #0
   82118:	bf14      	ite	ne
   8211a:	2301      	movne	r3, #1
   8211c:	2300      	moveq	r3, #0
   8211e:	b2d9      	uxtb	r1, r3
					&ptr_job->buf[ptr_job->buf_cnt],
   82120:	68fb      	ldr	r3, [r7, #12]
   82122:	685a      	ldr	r2, [r3, #4]
   82124:	68fb      	ldr	r3, [r7, #12]
   82126:	68db      	ldr	r3, [r3, #12]
			b_restart = udd_ep_run(i,
   82128:	18d4      	adds	r4, r2, r3
					ptr_job->buf_size
   8212a:	68fb      	ldr	r3, [r7, #12]
   8212c:	689a      	ldr	r2, [r3, #8]
						- ptr_job->buf_cnt,
   8212e:	68fb      	ldr	r3, [r7, #12]
   82130:	68db      	ldr	r3, [r3, #12]
			b_restart = udd_ep_run(i,
   82132:	1ad2      	subs	r2, r2, r3
   82134:	68fb      	ldr	r3, [r7, #12]
   82136:	681b      	ldr	r3, [r3, #0]
   82138:	7cb8      	ldrb	r0, [r7, #18]
   8213a:	9300      	str	r3, [sp, #0]
   8213c:	4613      	mov	r3, r2
   8213e:	4622      	mov	r2, r4
   82140:	4c0d      	ldr	r4, [pc, #52]	; (82178 <udd_ep_alloc+0x3b0>)
   82142:	47a0      	blx	r4
   82144:	4603      	mov	r3, r0
   82146:	72fb      	strb	r3, [r7, #11]
					ptr_job->call_trans);
			if (!b_restart) {
   82148:	7afb      	ldrb	r3, [r7, #11]
   8214a:	f083 0301 	eor.w	r3, r3, #1
   8214e:	b2db      	uxtb	r3, r3
   82150:	2b00      	cmp	r3, #0
   82152:	d002      	beq.n	8215a <udd_ep_alloc+0x392>
				dbg_print("ErrReRun%d ", i);
				return false;
   82154:	2300      	movs	r3, #0
   82156:	e008      	b.n	8216a <udd_ep_alloc+0x3a2>
			continue;
   82158:	bf00      	nop
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
   8215a:	7cbb      	ldrb	r3, [r7, #18]
   8215c:	3301      	adds	r3, #1
   8215e:	74bb      	strb	r3, [r7, #18]
   82160:	7cbb      	ldrb	r3, [r7, #18]
   82162:	2b02      	cmp	r3, #2
   82164:	f67f af50 	bls.w	82008 <udd_ep_alloc+0x240>
			}
		}
	}
	dbg_print("ep_alloc(%d:%08x) ", ep, UDPHS->UDPHS_EPT[ep].UDPHS_EPTCFG);
	return true;
   82168:	2301      	movs	r3, #1
}
   8216a:	4618      	mov	r0, r3
   8216c:	371c      	adds	r7, #28
   8216e:	46bd      	mov	sp, r7
   82170:	bd90      	pop	{r4, r7, pc}
   82172:	bf00      	nop
   82174:	400a4000 	.word	0x400a4000
   82178:	000824a9 	.word	0x000824a9

0008217c <udd_ep_free>:


void udd_ep_free(udd_ep_id_t ep)
{
   8217c:	b580      	push	{r7, lr}
   8217e:	b084      	sub	sp, #16
   82180:	af00      	add	r7, sp, #0
   82182:	4603      	mov	r3, r0
   82184:	71fb      	strb	r3, [r7, #7]
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   82186:	79fb      	ldrb	r3, [r7, #7]
   82188:	f003 030f 	and.w	r3, r3, #15
   8218c:	73fb      	strb	r3, [r7, #15]

	if (USB_DEVICE_MAX_EP < ep_index) {
   8218e:	7bfb      	ldrb	r3, [r7, #15]
   82190:	2b02      	cmp	r3, #2
   82192:	d828      	bhi.n	821e6 <udd_ep_free+0x6a>
		return;
	}
	udd_disable_endpoint(ep_index);
   82194:	4a16      	ldr	r2, [pc, #88]	; (821f0 <udd_ep_free+0x74>)
   82196:	7bfb      	ldrb	r3, [r7, #15]
   82198:	015b      	lsls	r3, r3, #5
   8219a:	4413      	add	r3, r2
   8219c:	f503 7384 	add.w	r3, r3, #264	; 0x108
   821a0:	2201      	movs	r2, #1
   821a2:	601a      	str	r2, [r3, #0]
	udd_configure_endpoint_bank(ep_index, 0);
   821a4:	4912      	ldr	r1, [pc, #72]	; (821f0 <udd_ep_free+0x74>)
   821a6:	7bfb      	ldrb	r3, [r7, #15]
   821a8:	4811      	ldr	r0, [pc, #68]	; (821f0 <udd_ep_free+0x74>)
   821aa:	7bfa      	ldrb	r2, [r7, #15]
   821ac:	3208      	adds	r2, #8
   821ae:	0152      	lsls	r2, r2, #5
   821b0:	4402      	add	r2, r0
   821b2:	6812      	ldr	r2, [r2, #0]
   821b4:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
   821b8:	3308      	adds	r3, #8
   821ba:	015b      	lsls	r3, r3, #5
   821bc:	440b      	add	r3, r1
   821be:	601a      	str	r2, [r3, #0]
	udd_ep_abort_job(ep);
   821c0:	79fb      	ldrb	r3, [r7, #7]
   821c2:	4618      	mov	r0, r3
   821c4:	4b0b      	ldr	r3, [pc, #44]	; (821f4 <udd_ep_free+0x78>)
   821c6:	4798      	blx	r3
	udd_ep_job[ep_index - 1].stall_requested = false;
   821c8:	7bfb      	ldrb	r3, [r7, #15]
   821ca:	1e5a      	subs	r2, r3, #1
   821cc:	490a      	ldr	r1, [pc, #40]	; (821f8 <udd_ep_free+0x7c>)
   821ce:	4613      	mov	r3, r2
   821d0:	005b      	lsls	r3, r3, #1
   821d2:	4413      	add	r3, r2
   821d4:	00db      	lsls	r3, r3, #3
   821d6:	440b      	add	r3, r1
   821d8:	f103 0210 	add.w	r2, r3, #16
   821dc:	7913      	ldrb	r3, [r2, #4]
   821de:	f36f 0382 	bfc	r3, #2, #1
   821e2:	7113      	strb	r3, [r2, #4]
   821e4:	e000      	b.n	821e8 <udd_ep_free+0x6c>
		return;
   821e6:	bf00      	nop
}
   821e8:	3710      	adds	r7, #16
   821ea:	46bd      	mov	sp, r7
   821ec:	bd80      	pop	{r7, pc}
   821ee:	bf00      	nop
   821f0:	400a4000 	.word	0x400a4000
   821f4:	00082fb9 	.word	0x00082fb9
   821f8:	20000d08 	.word	0x20000d08

000821fc <udd_ep_is_halted>:


bool udd_ep_is_halted(udd_ep_id_t ep)
{
   821fc:	b480      	push	{r7}
   821fe:	b085      	sub	sp, #20
   82200:	af00      	add	r7, sp, #0
   82202:	4603      	mov	r3, r0
   82204:	71fb      	strb	r3, [r7, #7]
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   82206:	79fb      	ldrb	r3, [r7, #7]
   82208:	f003 030f 	and.w	r3, r3, #15
   8220c:	73fb      	strb	r3, [r7, #15]
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
   8220e:	7bfb      	ldrb	r3, [r7, #15]
   82210:	1e5a      	subs	r2, r3, #1
   82212:	4613      	mov	r3, r2
   82214:	005b      	lsls	r3, r3, #1
   82216:	4413      	add	r3, r2
   82218:	00db      	lsls	r3, r3, #3
   8221a:	4a10      	ldr	r2, [pc, #64]	; (8225c <udd_ep_is_halted+0x60>)
   8221c:	4413      	add	r3, r2
   8221e:	60bb      	str	r3, [r7, #8]
	return (Is_udd_endpoint_stall_requested(ep_index)
   82220:	4a0f      	ldr	r2, [pc, #60]	; (82260 <udd_ep_is_halted+0x64>)
   82222:	7bfb      	ldrb	r3, [r7, #15]
   82224:	015b      	lsls	r3, r3, #5
   82226:	4413      	add	r3, r2
   82228:	f503 738e 	add.w	r3, r3, #284	; 0x11c
   8222c:	681b      	ldr	r3, [r3, #0]
   8222e:	f003 0320 	and.w	r3, r3, #32
			|| ptr_job->stall_requested);
   82232:	2b00      	cmp	r3, #0
   82234:	d106      	bne.n	82244 <udd_ep_is_halted+0x48>
   82236:	68bb      	ldr	r3, [r7, #8]
   82238:	7d1b      	ldrb	r3, [r3, #20]
   8223a:	f003 0304 	and.w	r3, r3, #4
   8223e:	b2db      	uxtb	r3, r3
   82240:	2b00      	cmp	r3, #0
   82242:	d001      	beq.n	82248 <udd_ep_is_halted+0x4c>
   82244:	2301      	movs	r3, #1
   82246:	e000      	b.n	8224a <udd_ep_is_halted+0x4e>
   82248:	2300      	movs	r3, #0
   8224a:	f003 0301 	and.w	r3, r3, #1
   8224e:	b2db      	uxtb	r3, r3
}
   82250:	4618      	mov	r0, r3
   82252:	3714      	adds	r7, #20
   82254:	46bd      	mov	sp, r7
   82256:	bc80      	pop	{r7}
   82258:	4770      	bx	lr
   8225a:	bf00      	nop
   8225c:	20000d08 	.word	0x20000d08
   82260:	400a4000 	.word	0x400a4000

00082264 <udd_ep_set_halt>:


bool udd_ep_set_halt(udd_ep_id_t ep)
{
   82264:	b480      	push	{r7}
   82266:	b085      	sub	sp, #20
   82268:	af00      	add	r7, sp, #0
   8226a:	4603      	mov	r3, r0
   8226c:	71fb      	strb	r3, [r7, #7]
	udd_ep_job_t *ptr_job;
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   8226e:	79fb      	ldrb	r3, [r7, #7]
   82270:	f003 030f 	and.w	r3, r3, #15
   82274:	73fb      	strb	r3, [r7, #15]

	if (USB_DEVICE_MAX_EP < ep_index) {
   82276:	7bfb      	ldrb	r3, [r7, #15]
   82278:	2b02      	cmp	r3, #2
   8227a:	d901      	bls.n	82280 <udd_ep_set_halt+0x1c>
		return false;
   8227c:	2300      	movs	r3, #0
   8227e:	e071      	b.n	82364 <udd_ep_set_halt+0x100>
	}

	ptr_job = &udd_ep_job[ep_index - 1];
   82280:	7bfb      	ldrb	r3, [r7, #15]
   82282:	1e5a      	subs	r2, r3, #1
   82284:	4613      	mov	r3, r2
   82286:	005b      	lsls	r3, r3, #1
   82288:	4413      	add	r3, r2
   8228a:	00db      	lsls	r3, r3, #3
   8228c:	4a38      	ldr	r2, [pc, #224]	; (82370 <udd_ep_set_halt+0x10c>)
   8228e:	4413      	add	r3, r2
   82290:	60bb      	str	r3, [r7, #8]

	if (Is_udd_endpoint_stall_requested(ep_index) // Endpoint stalled
   82292:	4a38      	ldr	r2, [pc, #224]	; (82374 <udd_ep_set_halt+0x110>)
   82294:	7bfb      	ldrb	r3, [r7, #15]
   82296:	015b      	lsls	r3, r3, #5
   82298:	4413      	add	r3, r2
   8229a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
   8229e:	681b      	ldr	r3, [r3, #0]
   822a0:	f003 0320 	and.w	r3, r3, #32
   822a4:	2b00      	cmp	r3, #0
   822a6:	d106      	bne.n	822b6 <udd_ep_set_halt+0x52>
			|| ptr_job->stall_requested) { // Endpoint stall is requested
   822a8:	68bb      	ldr	r3, [r7, #8]
   822aa:	7d1b      	ldrb	r3, [r3, #20]
   822ac:	f003 0304 	and.w	r3, r3, #4
   822b0:	b2db      	uxtb	r3, r3
   822b2:	2b00      	cmp	r3, #0
   822b4:	d001      	beq.n	822ba <udd_ep_set_halt+0x56>
		return true; // Already STALL
   822b6:	2301      	movs	r3, #1
   822b8:	e054      	b.n	82364 <udd_ep_set_halt+0x100>
	}

	if (ptr_job->busy == true) {
   822ba:	68bb      	ldr	r3, [r7, #8]
   822bc:	7d1b      	ldrb	r3, [r3, #20]
   822be:	f003 0301 	and.w	r3, r3, #1
   822c2:	b2db      	uxtb	r3, r3
   822c4:	2b00      	cmp	r3, #0
   822c6:	d001      	beq.n	822cc <udd_ep_set_halt+0x68>
		return false; // Job on going, stall impossible
   822c8:	2300      	movs	r3, #0
   822ca:	e04b      	b.n	82364 <udd_ep_set_halt+0x100>
	}

	if ((ep & USB_EP_DIR_IN) && (0 != udd_nb_busy_bank(ep_index))) {
   822cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
   822d0:	2b00      	cmp	r3, #0
   822d2:	da25      	bge.n	82320 <udd_ep_set_halt+0xbc>
   822d4:	4a27      	ldr	r2, [pc, #156]	; (82374 <udd_ep_set_halt+0x110>)
   822d6:	7bfb      	ldrb	r3, [r7, #15]
   822d8:	015b      	lsls	r3, r3, #5
   822da:	4413      	add	r3, r2
   822dc:	f503 738e 	add.w	r3, r3, #284	; 0x11c
   822e0:	681b      	ldr	r3, [r3, #0]
   822e2:	0c9b      	lsrs	r3, r3, #18
   822e4:	f003 0303 	and.w	r3, r3, #3
   822e8:	2b00      	cmp	r3, #0
   822ea:	d019      	beq.n	82320 <udd_ep_set_halt+0xbc>
			// Delay the stall after the end of IN transfer on USB line
			ptr_job->stall_requested = true;
   822ec:	68ba      	ldr	r2, [r7, #8]
   822ee:	7d13      	ldrb	r3, [r2, #20]
   822f0:	f043 0304 	orr.w	r3, r3, #4
   822f4:	7513      	strb	r3, [r2, #20]
			udd_enable_bank_interrupt(ep_index);
   822f6:	4a1f      	ldr	r2, [pc, #124]	; (82374 <udd_ep_set_halt+0x110>)
   822f8:	7bfb      	ldrb	r3, [r7, #15]
   822fa:	3308      	adds	r3, #8
   822fc:	015b      	lsls	r3, r3, #5
   822fe:	4413      	add	r3, r2
   82300:	3304      	adds	r3, #4
   82302:	f44f 2280 	mov.w	r2, #262144	; 0x40000
   82306:	601a      	str	r2, [r3, #0]
			udd_enable_endpoint_interrupt(ep_index);
   82308:	491a      	ldr	r1, [pc, #104]	; (82374 <udd_ep_set_halt+0x110>)
   8230a:	4b1a      	ldr	r3, [pc, #104]	; (82374 <udd_ep_set_halt+0x110>)
   8230c:	691a      	ldr	r2, [r3, #16]
   8230e:	7bfb      	ldrb	r3, [r7, #15]
   82310:	f44f 7080 	mov.w	r0, #256	; 0x100
   82314:	fa00 f303 	lsl.w	r3, r0, r3
   82318:	4313      	orrs	r3, r2
   8231a:	610b      	str	r3, [r1, #16]
			dbg_print("<reqHalt%x> ", ep);
			return true;
   8231c:	2301      	movs	r3, #1
   8231e:	e021      	b.n	82364 <udd_ep_set_halt+0x100>
	}

	// Stall endpoint immediately
	udd_disable_endpoint_bank_autoswitch(ep_index);
   82320:	4914      	ldr	r1, [pc, #80]	; (82374 <udd_ep_set_halt+0x110>)
   82322:	7bfb      	ldrb	r3, [r7, #15]
   82324:	4813      	ldr	r0, [pc, #76]	; (82374 <udd_ep_set_halt+0x110>)
   82326:	7bfa      	ldrb	r2, [r7, #15]
   82328:	0152      	lsls	r2, r2, #5
   8232a:	4402      	add	r2, r0
   8232c:	f502 7284 	add.w	r2, r2, #264	; 0x108
   82330:	6812      	ldr	r2, [r2, #0]
   82332:	f022 0202 	bic.w	r2, r2, #2
   82336:	015b      	lsls	r3, r3, #5
   82338:	440b      	add	r3, r1
   8233a:	f503 7384 	add.w	r3, r3, #264	; 0x108
   8233e:	601a      	str	r2, [r3, #0]
	udd_ack_stall(ep_index);
   82340:	4a0c      	ldr	r2, [pc, #48]	; (82374 <udd_ep_set_halt+0x110>)
   82342:	7bfb      	ldrb	r3, [r7, #15]
   82344:	015b      	lsls	r3, r3, #5
   82346:	4413      	add	r3, r2
   82348:	f503 738c 	add.w	r3, r3, #280	; 0x118
   8234c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   82350:	601a      	str	r2, [r3, #0]
	udd_enable_stall_handshake(ep_index);
   82352:	4a08      	ldr	r2, [pc, #32]	; (82374 <udd_ep_set_halt+0x110>)
   82354:	7bfb      	ldrb	r3, [r7, #15]
   82356:	015b      	lsls	r3, r3, #5
   82358:	4413      	add	r3, r2
   8235a:	f503 738a 	add.w	r3, r3, #276	; 0x114
   8235e:	2220      	movs	r2, #32
   82360:	601a      	str	r2, [r3, #0]
	dbg_print("<Halt%x> ", ep);
	return true;
   82362:	2301      	movs	r3, #1
}
   82364:	4618      	mov	r0, r3
   82366:	3714      	adds	r7, #20
   82368:	46bd      	mov	sp, r7
   8236a:	bc80      	pop	{r7}
   8236c:	4770      	bx	lr
   8236e:	bf00      	nop
   82370:	20000d08 	.word	0x20000d08
   82374:	400a4000 	.word	0x400a4000

00082378 <udd_ep_clear_halt>:


bool udd_ep_clear_halt(udd_ep_id_t ep)
{
   82378:	b580      	push	{r7, lr}
   8237a:	b084      	sub	sp, #16
   8237c:	af00      	add	r7, sp, #0
   8237e:	4603      	mov	r3, r0
   82380:	71fb      	strb	r3, [r7, #7]
	bool b_stall_cleared = false;
   82382:	2300      	movs	r3, #0
   82384:	73fb      	strb	r3, [r7, #15]
	udd_ep_job_t *ptr_job;

	ep &= USB_EP_ADDR_MASK;
   82386:	79fb      	ldrb	r3, [r7, #7]
   82388:	f003 030f 	and.w	r3, r3, #15
   8238c:	71fb      	strb	r3, [r7, #7]
	if (USB_DEVICE_MAX_EP < ep)
   8238e:	79fb      	ldrb	r3, [r7, #7]
   82390:	2b02      	cmp	r3, #2
   82392:	d901      	bls.n	82398 <udd_ep_clear_halt+0x20>
		return false;
   82394:	2300      	movs	r3, #0
   82396:	e07e      	b.n	82496 <udd_ep_clear_halt+0x11e>
	ptr_job = &udd_ep_job[ep - 1];
   82398:	79fb      	ldrb	r3, [r7, #7]
   8239a:	1e5a      	subs	r2, r3, #1
   8239c:	4613      	mov	r3, r2
   8239e:	005b      	lsls	r3, r3, #1
   823a0:	4413      	add	r3, r2
   823a2:	00db      	lsls	r3, r3, #3
   823a4:	4a3e      	ldr	r2, [pc, #248]	; (824a0 <udd_ep_clear_halt+0x128>)
   823a6:	4413      	add	r3, r2
   823a8:	60bb      	str	r3, [r7, #8]

	if (ptr_job->stall_requested) {
   823aa:	68bb      	ldr	r3, [r7, #8]
   823ac:	7d1b      	ldrb	r3, [r3, #20]
   823ae:	f003 0304 	and.w	r3, r3, #4
   823b2:	b2db      	uxtb	r3, r3
   823b4:	2b00      	cmp	r3, #0
   823b6:	d01a      	beq.n	823ee <udd_ep_clear_halt+0x76>
		// Endpoint stall has been requested but not done
		// Remove stall request
		dbg_print("<unWHalt%x> ", ep);
		ptr_job->stall_requested = false;
   823b8:	68ba      	ldr	r2, [r7, #8]
   823ba:	7d13      	ldrb	r3, [r2, #20]
   823bc:	f36f 0382 	bfc	r3, #2, #1
   823c0:	7513      	strb	r3, [r2, #20]
		udd_disable_bank_interrupt(ep);
   823c2:	4a38      	ldr	r2, [pc, #224]	; (824a4 <udd_ep_clear_halt+0x12c>)
   823c4:	79fb      	ldrb	r3, [r7, #7]
   823c6:	015b      	lsls	r3, r3, #5
   823c8:	4413      	add	r3, r2
   823ca:	f503 7384 	add.w	r3, r3, #264	; 0x108
   823ce:	f44f 2280 	mov.w	r2, #262144	; 0x40000
   823d2:	601a      	str	r2, [r3, #0]
		udd_disable_endpoint_interrupt(ep);
   823d4:	4933      	ldr	r1, [pc, #204]	; (824a4 <udd_ep_clear_halt+0x12c>)
   823d6:	4b33      	ldr	r3, [pc, #204]	; (824a4 <udd_ep_clear_halt+0x12c>)
   823d8:	691a      	ldr	r2, [r3, #16]
   823da:	79fb      	ldrb	r3, [r7, #7]
   823dc:	f44f 7080 	mov.w	r0, #256	; 0x100
   823e0:	fa00 f303 	lsl.w	r3, r0, r3
   823e4:	43db      	mvns	r3, r3
   823e6:	4013      	ands	r3, r2
   823e8:	610b      	str	r3, [r1, #16]
		b_stall_cleared = true;
   823ea:	2301      	movs	r3, #1
   823ec:	73fb      	strb	r3, [r7, #15]
	}
	if (Is_udd_endpoint_stall_requested(ep)) {
   823ee:	4a2d      	ldr	r2, [pc, #180]	; (824a4 <udd_ep_clear_halt+0x12c>)
   823f0:	79fb      	ldrb	r3, [r7, #7]
   823f2:	015b      	lsls	r3, r3, #5
   823f4:	4413      	add	r3, r2
   823f6:	f503 738e 	add.w	r3, r3, #284	; 0x11c
   823fa:	681b      	ldr	r3, [r3, #0]
   823fc:	f003 0320 	and.w	r3, r3, #32
   82400:	2b00      	cmp	r3, #0
   82402:	d035      	beq.n	82470 <udd_ep_clear_halt+0xf8>
		dbg_print("<unHalt%x> ", ep);
		if (Is_udd_stall(ep)) {
   82404:	4a27      	ldr	r2, [pc, #156]	; (824a4 <udd_ep_clear_halt+0x12c>)
   82406:	79fb      	ldrb	r3, [r7, #7]
   82408:	015b      	lsls	r3, r3, #5
   8240a:	4413      	add	r3, r2
   8240c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
   82410:	681b      	ldr	r3, [r3, #0]
   82412:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
   82416:	2b00      	cmp	r3, #0
   82418:	d010      	beq.n	8243c <udd_ep_clear_halt+0xc4>
			udd_ack_stall(ep);
   8241a:	4a22      	ldr	r2, [pc, #136]	; (824a4 <udd_ep_clear_halt+0x12c>)
   8241c:	79fb      	ldrb	r3, [r7, #7]
   8241e:	015b      	lsls	r3, r3, #5
   82420:	4413      	add	r3, r2
   82422:	f503 738c 	add.w	r3, r3, #280	; 0x118
   82426:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   8242a:	601a      	str	r2, [r3, #0]
			// A packet has been stalled
			// then reset datatoggle
			udd_reset_data_toggle(ep);
   8242c:	4a1d      	ldr	r2, [pc, #116]	; (824a4 <udd_ep_clear_halt+0x12c>)
   8242e:	79fb      	ldrb	r3, [r7, #7]
   82430:	015b      	lsls	r3, r3, #5
   82432:	4413      	add	r3, r2
   82434:	f503 738c 	add.w	r3, r3, #280	; 0x118
   82438:	2240      	movs	r2, #64	; 0x40
   8243a:	601a      	str	r2, [r3, #0]
		}
		// Disable stall
		udd_disable_stall_handshake(ep);
   8243c:	4a19      	ldr	r2, [pc, #100]	; (824a4 <udd_ep_clear_halt+0x12c>)
   8243e:	79fb      	ldrb	r3, [r7, #7]
   82440:	015b      	lsls	r3, r3, #5
   82442:	4413      	add	r3, r2
   82444:	f503 738c 	add.w	r3, r3, #280	; 0x118
   82448:	2220      	movs	r2, #32
   8244a:	601a      	str	r2, [r3, #0]
		udd_enable_endpoint_bank_autoswitch(ep);
   8244c:	4915      	ldr	r1, [pc, #84]	; (824a4 <udd_ep_clear_halt+0x12c>)
   8244e:	79fb      	ldrb	r3, [r7, #7]
   82450:	4814      	ldr	r0, [pc, #80]	; (824a4 <udd_ep_clear_halt+0x12c>)
   82452:	79fa      	ldrb	r2, [r7, #7]
   82454:	3208      	adds	r2, #8
   82456:	0152      	lsls	r2, r2, #5
   82458:	4402      	add	r2, r0
   8245a:	3204      	adds	r2, #4
   8245c:	6812      	ldr	r2, [r2, #0]
   8245e:	f042 0202 	orr.w	r2, r2, #2
   82462:	3308      	adds	r3, #8
   82464:	015b      	lsls	r3, r3, #5
   82466:	440b      	add	r3, r1
   82468:	3304      	adds	r3, #4
   8246a:	601a      	str	r2, [r3, #0]
		b_stall_cleared = true;
   8246c:	2301      	movs	r3, #1
   8246e:	73fb      	strb	r3, [r7, #15]
	}
	if (b_stall_cleared) {
   82470:	7bfb      	ldrb	r3, [r7, #15]
   82472:	2b00      	cmp	r3, #0
   82474:	d00e      	beq.n	82494 <udd_ep_clear_halt+0x11c>
		// If a job is register on clear halt action
		// then execute callback
		if (ptr_job->busy == true) {
   82476:	68bb      	ldr	r3, [r7, #8]
   82478:	7d1b      	ldrb	r3, [r3, #20]
   8247a:	f003 0301 	and.w	r3, r3, #1
   8247e:	b2db      	uxtb	r3, r3
   82480:	2b00      	cmp	r3, #0
   82482:	d007      	beq.n	82494 <udd_ep_clear_halt+0x11c>
			ptr_job->busy = false;
   82484:	68ba      	ldr	r2, [r7, #8]
   82486:	7d13      	ldrb	r3, [r2, #20]
   82488:	f36f 0300 	bfc	r3, #0, #1
   8248c:	7513      	strb	r3, [r2, #20]
			ptr_job->call_nohalt();
   8248e:	68bb      	ldr	r3, [r7, #8]
   82490:	681b      	ldr	r3, [r3, #0]
   82492:	4798      	blx	r3
		}
	}
	return true;
   82494:	2301      	movs	r3, #1
}
   82496:	4618      	mov	r0, r3
   82498:	3710      	adds	r7, #16
   8249a:	46bd      	mov	sp, r7
   8249c:	bd80      	pop	{r7, pc}
   8249e:	bf00      	nop
   824a0:	20000d08 	.word	0x20000d08
   824a4:	400a4000 	.word	0x400a4000

000824a8 <udd_ep_run>:


bool udd_ep_run(udd_ep_id_t ep, bool b_shortpacket,
		uint8_t * buf, iram_size_t buf_size,
		udd_callback_trans_t callback)
{
   824a8:	b580      	push	{r7, lr}
   824aa:	b086      	sub	sp, #24
   824ac:	af00      	add	r7, sp, #0
   824ae:	60ba      	str	r2, [r7, #8]
   824b0:	607b      	str	r3, [r7, #4]
   824b2:	4603      	mov	r3, r0
   824b4:	73fb      	strb	r3, [r7, #15]
   824b6:	460b      	mov	r3, r1
   824b8:	73bb      	strb	r3, [r7, #14]
	udd_ep_job_t *ptr_job;
	irqflags_t flags;

	ep &= USB_EP_ADDR_MASK;
   824ba:	7bfb      	ldrb	r3, [r7, #15]
   824bc:	f003 030f 	and.w	r3, r3, #15
   824c0:	73fb      	strb	r3, [r7, #15]
	if (USB_DEVICE_MAX_EP < ep) {
   824c2:	7bfb      	ldrb	r3, [r7, #15]
   824c4:	2b02      	cmp	r3, #2
   824c6:	d901      	bls.n	824cc <udd_ep_run+0x24>
		return false;
   824c8:	2300      	movs	r3, #0
   824ca:	e064      	b.n	82596 <udd_ep_run+0xee>
	}

	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];
   824cc:	7bfb      	ldrb	r3, [r7, #15]
   824ce:	1e5a      	subs	r2, r3, #1
   824d0:	4613      	mov	r3, r2
   824d2:	005b      	lsls	r3, r3, #1
   824d4:	4413      	add	r3, r2
   824d6:	00db      	lsls	r3, r3, #3
   824d8:	4a31      	ldr	r2, [pc, #196]	; (825a0 <udd_ep_run+0xf8>)
   824da:	4413      	add	r3, r2
   824dc:	617b      	str	r3, [r7, #20]

	if ((!Is_udd_endpoint_enabled(ep))
   824de:	4a31      	ldr	r2, [pc, #196]	; (825a4 <udd_ep_run+0xfc>)
   824e0:	7bfb      	ldrb	r3, [r7, #15]
   824e2:	015b      	lsls	r3, r3, #5
   824e4:	4413      	add	r3, r2
   824e6:	f503 7386 	add.w	r3, r3, #268	; 0x10c
   824ea:	681b      	ldr	r3, [r3, #0]
   824ec:	f003 0301 	and.w	r3, r3, #1
   824f0:	2b00      	cmp	r3, #0
   824f2:	d011      	beq.n	82518 <udd_ep_run+0x70>
			|| Is_udd_endpoint_stall_requested(ep)
   824f4:	4a2b      	ldr	r2, [pc, #172]	; (825a4 <udd_ep_run+0xfc>)
   824f6:	7bfb      	ldrb	r3, [r7, #15]
   824f8:	015b      	lsls	r3, r3, #5
   824fa:	4413      	add	r3, r2
   824fc:	f503 738e 	add.w	r3, r3, #284	; 0x11c
   82500:	681b      	ldr	r3, [r3, #0]
   82502:	f003 0320 	and.w	r3, r3, #32
   82506:	2b00      	cmp	r3, #0
   82508:	d106      	bne.n	82518 <udd_ep_run+0x70>
			|| ptr_job->stall_requested) {
   8250a:	697b      	ldr	r3, [r7, #20]
   8250c:	7d1b      	ldrb	r3, [r3, #20]
   8250e:	f003 0304 	and.w	r3, r3, #4
   82512:	b2db      	uxtb	r3, r3
   82514:	2b00      	cmp	r3, #0
   82516:	d001      	beq.n	8251c <udd_ep_run+0x74>
		return false; // Endpoint is halted
   82518:	2300      	movs	r3, #0
   8251a:	e03c      	b.n	82596 <udd_ep_run+0xee>
	}

	flags = cpu_irq_save();
   8251c:	4b22      	ldr	r3, [pc, #136]	; (825a8 <udd_ep_run+0x100>)
   8251e:	4798      	blx	r3
   82520:	6138      	str	r0, [r7, #16]
	if (ptr_job->busy == true) {
   82522:	697b      	ldr	r3, [r7, #20]
   82524:	7d1b      	ldrb	r3, [r3, #20]
   82526:	f003 0301 	and.w	r3, r3, #1
   8252a:	b2db      	uxtb	r3, r3
   8252c:	2b00      	cmp	r3, #0
   8252e:	d004      	beq.n	8253a <udd_ep_run+0x92>
		cpu_irq_restore(flags);
   82530:	6938      	ldr	r0, [r7, #16]
   82532:	4b1e      	ldr	r3, [pc, #120]	; (825ac <udd_ep_run+0x104>)
   82534:	4798      	blx	r3
		return false; // Job already on going
   82536:	2300      	movs	r3, #0
   82538:	e02d      	b.n	82596 <udd_ep_run+0xee>
	}
	ptr_job->busy = true;
   8253a:	697a      	ldr	r2, [r7, #20]
   8253c:	7d13      	ldrb	r3, [r2, #20]
   8253e:	f043 0301 	orr.w	r3, r3, #1
   82542:	7513      	strb	r3, [r2, #20]
	cpu_irq_restore(flags);
   82544:	6938      	ldr	r0, [r7, #16]
   82546:	4b19      	ldr	r3, [pc, #100]	; (825ac <udd_ep_run+0x104>)
   82548:	4798      	blx	r3

	// No job running. Let's setup a new one.
	ptr_job->buf = buf;
   8254a:	697b      	ldr	r3, [r7, #20]
   8254c:	68ba      	ldr	r2, [r7, #8]
   8254e:	605a      	str	r2, [r3, #4]
	ptr_job->buf_size = buf_size;
   82550:	697b      	ldr	r3, [r7, #20]
   82552:	687a      	ldr	r2, [r7, #4]
   82554:	609a      	str	r2, [r3, #8]
	ptr_job->buf_cnt = 0;
   82556:	697b      	ldr	r3, [r7, #20]
   82558:	2200      	movs	r2, #0
   8255a:	60da      	str	r2, [r3, #12]
	ptr_job->buf_load = 0;
   8255c:	697b      	ldr	r3, [r7, #20]
   8255e:	2200      	movs	r2, #0
   82560:	611a      	str	r2, [r3, #16]
	ptr_job->call_trans = callback;
   82562:	697b      	ldr	r3, [r7, #20]
   82564:	6a3a      	ldr	r2, [r7, #32]
   82566:	601a      	str	r2, [r3, #0]
	ptr_job->b_shortpacket = b_shortpacket || (buf_size == 0);
   82568:	7bbb      	ldrb	r3, [r7, #14]
   8256a:	2b00      	cmp	r3, #0
   8256c:	d102      	bne.n	82574 <udd_ep_run+0xcc>
   8256e:	687b      	ldr	r3, [r7, #4]
   82570:	2b00      	cmp	r3, #0
   82572:	d101      	bne.n	82578 <udd_ep_run+0xd0>
   82574:	2301      	movs	r3, #1
   82576:	e000      	b.n	8257a <udd_ep_run+0xd2>
   82578:	2300      	movs	r3, #0
   8257a:	b2db      	uxtb	r3, r3
   8257c:	f003 0301 	and.w	r3, r3, #1
   82580:	b2d9      	uxtb	r1, r3
   82582:	697a      	ldr	r2, [r7, #20]
   82584:	7d13      	ldrb	r3, [r2, #20]
   82586:	f361 0341 	bfi	r3, r1, #1, #1
   8258a:	7513      	strb	r3, [r2, #20]

	// Request first DMA transfer
	//dbg_print("runDMA%d\n\r", ep);
	udd_ep_trans_done(ep);
   8258c:	7bfb      	ldrb	r3, [r7, #15]
   8258e:	4618      	mov	r0, r3
   82590:	4b07      	ldr	r3, [pc, #28]	; (825b0 <udd_ep_run+0x108>)
   82592:	4798      	blx	r3
	return true;
   82594:	2301      	movs	r3, #1
}
   82596:	4618      	mov	r0, r3
   82598:	3718      	adds	r7, #24
   8259a:	46bd      	mov	sp, r7
   8259c:	bd80      	pop	{r7, pc}
   8259e:	bf00      	nop
   825a0:	20000d08 	.word	0x20000d08
   825a4:	400a4000 	.word	0x400a4000
   825a8:	000818b9 	.word	0x000818b9
   825ac:	00081911 	.word	0x00081911
   825b0:	00083065 	.word	0x00083065

000825b4 <udd_ep_abort>:


void udd_ep_abort(udd_ep_id_t ep)
{
   825b4:	b580      	push	{r7, lr}
   825b6:	b084      	sub	sp, #16
   825b8:	af00      	add	r7, sp, #0
   825ba:	4603      	mov	r3, r0
   825bc:	71fb      	strb	r3, [r7, #7]
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   825be:	79fb      	ldrb	r3, [r7, #7]
   825c0:	f003 030f 	and.w	r3, r3, #15
   825c4:	73fb      	strb	r3, [r7, #15]
	// Stop DMA transfer
	udd_endpoint_dma_set_control(ep_index, 0);
   825c6:	7bfb      	ldrb	r3, [r7, #15]
   825c8:	011a      	lsls	r2, r3, #4
   825ca:	4b19      	ldr	r3, [pc, #100]	; (82630 <udd_ep_abort+0x7c>)
   825cc:	4413      	add	r3, r2
   825ce:	2200      	movs	r2, #0
   825d0:	609a      	str	r2, [r3, #8]
	// Kill banks for IN
	if (ep & USB_EP_DIR_IN) {
   825d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
   825d6:	2b00      	cmp	r3, #0
   825d8:	da21      	bge.n	8261e <udd_ep_abort+0x6a>
		for(;udd_nb_busy_bank(ep_index);) {
   825da:	e014      	b.n	82606 <udd_ep_abort+0x52>
			udd_kill_last_in_bank(ep_index);
   825dc:	4a15      	ldr	r2, [pc, #84]	; (82634 <udd_ep_abort+0x80>)
   825de:	7bfb      	ldrb	r3, [r7, #15]
   825e0:	015b      	lsls	r3, r3, #5
   825e2:	4413      	add	r3, r2
   825e4:	f503 738a 	add.w	r3, r3, #276	; 0x114
   825e8:	f44f 7200 	mov.w	r2, #512	; 0x200
   825ec:	601a      	str	r2, [r3, #0]
			while(Is_udd_kill_last(ep_index));
   825ee:	bf00      	nop
   825f0:	4a10      	ldr	r2, [pc, #64]	; (82634 <udd_ep_abort+0x80>)
   825f2:	7bfb      	ldrb	r3, [r7, #15]
   825f4:	015b      	lsls	r3, r3, #5
   825f6:	4413      	add	r3, r2
   825f8:	f503 738e 	add.w	r3, r3, #284	; 0x11c
   825fc:	681b      	ldr	r3, [r3, #0]
   825fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
   82602:	2b00      	cmp	r3, #0
   82604:	d1f4      	bne.n	825f0 <udd_ep_abort+0x3c>
		for(;udd_nb_busy_bank(ep_index);) {
   82606:	4a0b      	ldr	r2, [pc, #44]	; (82634 <udd_ep_abort+0x80>)
   82608:	7bfb      	ldrb	r3, [r7, #15]
   8260a:	015b      	lsls	r3, r3, #5
   8260c:	4413      	add	r3, r2
   8260e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
   82612:	681b      	ldr	r3, [r3, #0]
   82614:	0c9b      	lsrs	r3, r3, #18
   82616:	f003 0303 	and.w	r3, r3, #3
   8261a:	2b00      	cmp	r3, #0
   8261c:	d1de      	bne.n	825dc <udd_ep_abort+0x28>
		}
	}
	udd_ep_abort_job(ep);
   8261e:	79fb      	ldrb	r3, [r7, #7]
   82620:	4618      	mov	r0, r3
   82622:	4b05      	ldr	r3, [pc, #20]	; (82638 <udd_ep_abort+0x84>)
   82624:	4798      	blx	r3
}
   82626:	bf00      	nop
   82628:	3710      	adds	r7, #16
   8262a:	46bd      	mov	sp, r7
   8262c:	bd80      	pop	{r7, pc}
   8262e:	bf00      	nop
   82630:	400a4300 	.word	0x400a4300
   82634:	400a4000 	.word	0x400a4000
   82638:	00082fb9 	.word	0x00082fb9

0008263c <udd_test_mode_j>:


#ifdef USB_DEVICE_HS_SUPPORT

void udd_test_mode_j(void)
{
   8263c:	b480      	push	{r7}
   8263e:	af00      	add	r7, sp, #0
	udd_enable_hs_test_mode();
   82640:	4a0a      	ldr	r2, [pc, #40]	; (8266c <udd_test_mode_j+0x30>)
   82642:	4b0a      	ldr	r3, [pc, #40]	; (8266c <udd_test_mode_j+0x30>)
   82644:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
   82648:	f023 0303 	bic.w	r3, r3, #3
   8264c:	f043 0302 	orr.w	r3, r3, #2
   82650:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
	udd_enable_hs_test_mode_j();
   82654:	4a05      	ldr	r2, [pc, #20]	; (8266c <udd_test_mode_j+0x30>)
   82656:	4b05      	ldr	r3, [pc, #20]	; (8266c <udd_test_mode_j+0x30>)
   82658:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
   8265c:	f043 0304 	orr.w	r3, r3, #4
   82660:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
}
   82664:	bf00      	nop
   82666:	46bd      	mov	sp, r7
   82668:	bc80      	pop	{r7}
   8266a:	4770      	bx	lr
   8266c:	400a4000 	.word	0x400a4000

00082670 <udd_test_mode_k>:


void udd_test_mode_k(void)
{
   82670:	b480      	push	{r7}
   82672:	af00      	add	r7, sp, #0
	udd_enable_hs_test_mode();
   82674:	4a0a      	ldr	r2, [pc, #40]	; (826a0 <udd_test_mode_k+0x30>)
   82676:	4b0a      	ldr	r3, [pc, #40]	; (826a0 <udd_test_mode_k+0x30>)
   82678:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
   8267c:	f023 0303 	bic.w	r3, r3, #3
   82680:	f043 0302 	orr.w	r3, r3, #2
   82684:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
	udd_enable_hs_test_mode_k();
   82688:	4a05      	ldr	r2, [pc, #20]	; (826a0 <udd_test_mode_k+0x30>)
   8268a:	4b05      	ldr	r3, [pc, #20]	; (826a0 <udd_test_mode_k+0x30>)
   8268c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
   82690:	f043 0308 	orr.w	r3, r3, #8
   82694:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
}
   82698:	bf00      	nop
   8269a:	46bd      	mov	sp, r7
   8269c:	bc80      	pop	{r7}
   8269e:	4770      	bx	lr
   826a0:	400a4000 	.word	0x400a4000

000826a4 <udd_test_mode_se0_nak>:


void udd_test_mode_se0_nak(void)
{
   826a4:	b480      	push	{r7}
   826a6:	af00      	add	r7, sp, #0
	udd_enable_hs_test_mode();
   826a8:	4a06      	ldr	r2, [pc, #24]	; (826c4 <udd_test_mode_se0_nak+0x20>)
   826aa:	4b06      	ldr	r3, [pc, #24]	; (826c4 <udd_test_mode_se0_nak+0x20>)
   826ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
   826b0:	f023 0303 	bic.w	r3, r3, #3
   826b4:	f043 0302 	orr.w	r3, r3, #2
   826b8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
}
   826bc:	bf00      	nop
   826be:	46bd      	mov	sp, r7
   826c0:	bc80      	pop	{r7}
   826c2:	4770      	bx	lr
   826c4:	400a4000 	.word	0x400a4000

000826c8 <udd_test_mode_packet>:


void udd_test_mode_packet(void)
{
   826c8:	b4b0      	push	{r4, r5, r7}
   826ca:	b093      	sub	sp, #76	; 0x4c
   826cc:	af00      	add	r7, sp, #0
	uint8_t i;
	uint8_t *ptr_dest;
	const uint8_t *ptr_src;

	const uint8_t test_packet[] = {
   826ce:	4b2e      	ldr	r3, [pc, #184]	; (82788 <udd_test_mode_packet+0xc0>)
   826d0:	1d3c      	adds	r4, r7, #4
   826d2:	461d      	mov	r5, r3
   826d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   826d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   826d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   826da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   826dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   826de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   826e0:	e895 0003 	ldmia.w	r5, {r0, r1}
   826e4:	6020      	str	r0, [r4, #0]
   826e6:	3404      	adds	r4, #4
   826e8:	7021      	strb	r1, [r4, #0]
		// 00111111, {S0111111 * 9}, S0
		0xFC, 0x7E, 0xBF, 0xDF, 0xEF, 0xF7, 0xFB, 0xFD, 0x7E
	};

	// Reconfigure control endpoint to bulk IN endpoint
	udd_disable_endpoint(0);
   826ea:	4b28      	ldr	r3, [pc, #160]	; (8278c <udd_test_mode_packet+0xc4>)
   826ec:	2201      	movs	r2, #1
   826ee:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	udd_configure_endpoint(0, // endpoint number: 0
   826f2:	4a26      	ldr	r2, [pc, #152]	; (8278c <udd_test_mode_packet+0xc4>)
   826f4:	4b25      	ldr	r3, [pc, #148]	; (8278c <udd_test_mode_packet+0xc4>)
   826f6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
   826fa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
   826fe:	f023 0303 	bic.w	r3, r3, #3
   82702:	f043 036b 	orr.w	r3, r3, #107	; 0x6b
   82706:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
			USB_EP_TYPE_BULK, // Type: bulk
			1, // dir: IN
			64, //Size
			1, // Bank Number
			0); // NB Trans (not used for bulk ept)
	udd_enable_endpoint(0);
   8270a:	4b20      	ldr	r3, [pc, #128]	; (8278c <udd_test_mode_packet+0xc4>)
   8270c:	2201      	movs	r2, #1
   8270e:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104

	udd_enable_hs_test_mode();
   82712:	4a1e      	ldr	r2, [pc, #120]	; (8278c <udd_test_mode_packet+0xc4>)
   82714:	4b1d      	ldr	r3, [pc, #116]	; (8278c <udd_test_mode_packet+0xc4>)
   82716:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
   8271a:	f023 0303 	bic.w	r3, r3, #3
   8271e:	f043 0302 	orr.w	r3, r3, #2
   82722:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
	udd_enable_hs_test_mode_packet();
   82726:	4a19      	ldr	r2, [pc, #100]	; (8278c <udd_test_mode_packet+0xc4>)
   82728:	4b18      	ldr	r3, [pc, #96]	; (8278c <udd_test_mode_packet+0xc4>)
   8272a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
   8272e:	f043 0310 	orr.w	r3, r3, #16
   82732:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0

	// Send packet on endpoint 0
	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
   82736:	4b16      	ldr	r3, [pc, #88]	; (82790 <udd_test_mode_packet+0xc8>)
   82738:	643b      	str	r3, [r7, #64]	; 0x40
	ptr_src = test_packet;
   8273a:	1d3b      	adds	r3, r7, #4
   8273c:	63fb      	str	r3, [r7, #60]	; 0x3c

	for (i = 0; i < sizeof(test_packet); i++) {
   8273e:	2300      	movs	r3, #0
   82740:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
   82744:	e00c      	b.n	82760 <udd_test_mode_packet+0x98>
		*ptr_dest++ = *ptr_src++;
   82746:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   82748:	1c5a      	adds	r2, r3, #1
   8274a:	643a      	str	r2, [r7, #64]	; 0x40
   8274c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
   8274e:	1c51      	adds	r1, r2, #1
   82750:	63f9      	str	r1, [r7, #60]	; 0x3c
   82752:	7812      	ldrb	r2, [r2, #0]
   82754:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < sizeof(test_packet); i++) {
   82756:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
   8275a:	3301      	adds	r3, #1
   8275c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
   82760:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
   82764:	2b34      	cmp	r3, #52	; 0x34
   82766:	d9ee      	bls.n	82746 <udd_test_mode_packet+0x7e>
	}
	// Validate and send the data available in the control endpoint buffer
	udd_ack_in_send(0);
   82768:	4b08      	ldr	r3, [pc, #32]	; (8278c <udd_test_mode_packet+0xc4>)
   8276a:	f44f 6280 	mov.w	r2, #1024	; 0x400
   8276e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_raise_tx_pkt_ready(0);
   82772:	4b06      	ldr	r3, [pc, #24]	; (8278c <udd_test_mode_packet+0xc4>)
   82774:	f44f 6200 	mov.w	r2, #2048	; 0x800
   82778:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
}
   8277c:	bf00      	nop
   8277e:	374c      	adds	r7, #76	; 0x4c
   82780:	46bd      	mov	sp, r7
   82782:	bcb0      	pop	{r4, r5, r7}
   82784:	4770      	bx	lr
   82786:	bf00      	nop
   82788:	00085894 	.word	0x00085894
   8278c:	400a4000 	.word	0x400a4000
   82790:	20180000 	.word	0x20180000

00082794 <udd_reset_ep_ctrl>:

//--------------------------------------------------------
//--- INTERNAL ROUTINES TO MANAGED THE CONTROL ENDPOINT

static void udd_reset_ep_ctrl(void)
{
   82794:	b580      	push	{r7, lr}
   82796:	b082      	sub	sp, #8
   82798:	af00      	add	r7, sp, #0
	irqflags_t flags;

	// Reset USB address to 0
	udd_configure_address(0);
   8279a:	4a1b      	ldr	r2, [pc, #108]	; (82808 <udd_reset_ep_ctrl+0x74>)
   8279c:	4b1a      	ldr	r3, [pc, #104]	; (82808 <udd_reset_ep_ctrl+0x74>)
   8279e:	681b      	ldr	r3, [r3, #0]
   827a0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   827a4:	6013      	str	r3, [r2, #0]
	udd_enable_address();
   827a6:	4a18      	ldr	r2, [pc, #96]	; (82808 <udd_reset_ep_ctrl+0x74>)
   827a8:	4b17      	ldr	r3, [pc, #92]	; (82808 <udd_reset_ep_ctrl+0x74>)
   827aa:	681b      	ldr	r3, [r3, #0]
   827ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   827b0:	6013      	str	r3, [r2, #0]

	// Alloc and configure control endpoint
	udd_configure_endpoint(0,
   827b2:	4a15      	ldr	r2, [pc, #84]	; (82808 <udd_reset_ep_ctrl+0x74>)
   827b4:	4b14      	ldr	r3, [pc, #80]	; (82808 <udd_reset_ep_ctrl+0x74>)
   827b6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
   827ba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
   827be:	f023 0303 	bic.w	r3, r3, #3
   827c2:	f043 0343 	orr.w	r3, r3, #67	; 0x43
   827c6:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
			USB_DEVICE_EP_CTRL_SIZE,
			UDPHS_EPTCFG_BK_NUMBER_1 >> UDPHS_EPTCFG_BK_NUMBER_Pos,
			0);

	dbg_print("rst(0:%08x) ", UDPHS->UDPHS_EPT[0].UDPHS_EPTCFG);
	udd_enable_endpoint(0);
   827ca:	4b0f      	ldr	r3, [pc, #60]	; (82808 <udd_reset_ep_ctrl+0x74>)
   827cc:	2201      	movs	r2, #1
   827ce:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	flags = cpu_irq_save();
   827d2:	4b0e      	ldr	r3, [pc, #56]	; (8280c <udd_reset_ep_ctrl+0x78>)
   827d4:	4798      	blx	r3
   827d6:	6078      	str	r0, [r7, #4]
	udd_enable_setup_received_interrupt(0);
   827d8:	4b0b      	ldr	r3, [pc, #44]	; (82808 <udd_reset_ep_ctrl+0x74>)
   827da:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   827de:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	udd_enable_out_received_interrupt(0);
   827e2:	4b09      	ldr	r3, [pc, #36]	; (82808 <udd_reset_ep_ctrl+0x74>)
   827e4:	f44f 7200 	mov.w	r2, #512	; 0x200
   827e8:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	udd_enable_endpoint_interrupt(0);
   827ec:	4a06      	ldr	r2, [pc, #24]	; (82808 <udd_reset_ep_ctrl+0x74>)
   827ee:	4b06      	ldr	r3, [pc, #24]	; (82808 <udd_reset_ep_ctrl+0x74>)
   827f0:	691b      	ldr	r3, [r3, #16]
   827f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   827f6:	6113      	str	r3, [r2, #16]
	cpu_irq_restore(flags);
   827f8:	6878      	ldr	r0, [r7, #4]
   827fa:	4b05      	ldr	r3, [pc, #20]	; (82810 <udd_reset_ep_ctrl+0x7c>)
   827fc:	4798      	blx	r3
}
   827fe:	bf00      	nop
   82800:	3708      	adds	r7, #8
   82802:	46bd      	mov	sp, r7
   82804:	bd80      	pop	{r7, pc}
   82806:	bf00      	nop
   82808:	400a4000 	.word	0x400a4000
   8280c:	000818b9 	.word	0x000818b9
   82810:	00081911 	.word	0x00081911

00082814 <udd_ctrl_init>:

static void udd_ctrl_init(void)
{
   82814:	b580      	push	{r7, lr}
   82816:	b082      	sub	sp, #8
   82818:	af00      	add	r7, sp, #0
	irqflags_t flags;

	dbg_print("ctlInit ");

	flags = cpu_irq_save();
   8281a:	4b10      	ldr	r3, [pc, #64]	; (8285c <udd_ctrl_init+0x48>)
   8281c:	4798      	blx	r3
   8281e:	6078      	str	r0, [r7, #4]
	// In case of abort of IN Data Phase:
	// No need to abort IN transfer (rise TXINI),
	// because it is automatically done by hardware when a Setup packet is received.
	// But the interrupt must be disabled to don't generate interrupt TXINI
	// after SETUP reception.
	udd_disable_in_send_interrupt(0);
   82820:	4b0f      	ldr	r3, [pc, #60]	; (82860 <udd_ctrl_init+0x4c>)
   82822:	f44f 6280 	mov.w	r2, #1024	; 0x400
   82826:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	cpu_irq_restore(flags);
   8282a:	6878      	ldr	r0, [r7, #4]
   8282c:	4b0d      	ldr	r3, [pc, #52]	; (82864 <udd_ctrl_init+0x50>)
   8282e:	4798      	blx	r3

	// In case of OUT ZLP event is no processed before Setup event occurs
	udd_ack_out_received(0);
   82830:	4b0b      	ldr	r3, [pc, #44]	; (82860 <udd_ctrl_init+0x4c>)
   82832:	f44f 7200 	mov.w	r2, #512	; 0x200
   82836:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118

	udd_g_ctrlreq.callback = NULL;
   8283a:	4b0b      	ldr	r3, [pc, #44]	; (82868 <udd_ctrl_init+0x54>)
   8283c:	2200      	movs	r2, #0
   8283e:	611a      	str	r2, [r3, #16]
	udd_g_ctrlreq.over_under_run = NULL;
   82840:	4b09      	ldr	r3, [pc, #36]	; (82868 <udd_ctrl_init+0x54>)
   82842:	2200      	movs	r2, #0
   82844:	615a      	str	r2, [r3, #20]
	udd_g_ctrlreq.payload_size = 0;
   82846:	4b08      	ldr	r3, [pc, #32]	; (82868 <udd_ctrl_init+0x54>)
   82848:	2200      	movs	r2, #0
   8284a:	819a      	strh	r2, [r3, #12]
	udd_ep_control_state = UDD_EPCTRL_SETUP;
   8284c:	4b07      	ldr	r3, [pc, #28]	; (8286c <udd_ctrl_init+0x58>)
   8284e:	2200      	movs	r2, #0
   82850:	701a      	strb	r2, [r3, #0]
}
   82852:	bf00      	nop
   82854:	3708      	adds	r7, #8
   82856:	46bd      	mov	sp, r7
   82858:	bd80      	pop	{r7, pc}
   8285a:	bf00      	nop
   8285c:	000818b9 	.word	0x000818b9
   82860:	400a4000 	.word	0x400a4000
   82864:	00081911 	.word	0x00081911
   82868:	20000d58 	.word	0x20000d58
   8286c:	20000d01 	.word	0x20000d01

00082870 <udd_ctrl_setup_received>:


static void udd_ctrl_setup_received(void)
{
   82870:	b580      	push	{r7, lr}
   82872:	b084      	sub	sp, #16
   82874:	af00      	add	r7, sp, #0
	irqflags_t flags;
	uint8_t i;

	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
   82876:	4b40      	ldr	r3, [pc, #256]	; (82978 <udd_ctrl_setup_received+0x108>)
   82878:	781b      	ldrb	r3, [r3, #0]
   8287a:	2b00      	cmp	r3, #0
   8287c:	d003      	beq.n	82886 <udd_ctrl_setup_received+0x16>
		dbg_print("sErr ");
		// May be a hidden DATA or ZLP phase
		// or protocol abort
		udd_ctrl_endofrequest();
   8287e:	4b3f      	ldr	r3, [pc, #252]	; (8297c <udd_ctrl_setup_received+0x10c>)
   82880:	4798      	blx	r3

		// Reinitializes control endpoint management
		udd_ctrl_init();
   82882:	4b3f      	ldr	r3, [pc, #252]	; (82980 <udd_ctrl_setup_received+0x110>)
   82884:	4798      	blx	r3
	}
	// Fill setup request structure
	if (8 != udd_byte_count(0)) {
   82886:	4b3f      	ldr	r3, [pc, #252]	; (82984 <udd_ctrl_setup_received+0x114>)
   82888:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   8288c:	0d1b      	lsrs	r3, r3, #20
   8288e:	f3c3 030a 	ubfx	r3, r3, #0, #11
   82892:	2b08      	cmp	r3, #8
   82894:	d007      	beq.n	828a6 <udd_ctrl_setup_received+0x36>
		dbg_print("cntErr ");
		udd_ctrl_stall_data();
   82896:	4b3c      	ldr	r3, [pc, #240]	; (82988 <udd_ctrl_setup_received+0x118>)
   82898:	4798      	blx	r3
		udd_ack_setup_received(0);
   8289a:	4b3a      	ldr	r3, [pc, #232]	; (82984 <udd_ctrl_setup_received+0x114>)
   8289c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   828a0:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		return; // Error data number doesn't correspond to SETUP packet
   828a4:	e064      	b.n	82970 <udd_ctrl_setup_received+0x100>
	}

	uint8_t *ptr = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
   828a6:	4b39      	ldr	r3, [pc, #228]	; (8298c <udd_ctrl_setup_received+0x11c>)
   828a8:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < 8; i++) {
   828aa:	2300      	movs	r3, #0
   828ac:	73fb      	strb	r3, [r7, #15]
   828ae:	e00a      	b.n	828c6 <udd_ctrl_setup_received+0x56>
		((uint8_t *) & udd_g_ctrlreq.req)[i] = *ptr++;
   828b0:	7bfb      	ldrb	r3, [r7, #15]
   828b2:	4a37      	ldr	r2, [pc, #220]	; (82990 <udd_ctrl_setup_received+0x120>)
   828b4:	441a      	add	r2, r3
   828b6:	68bb      	ldr	r3, [r7, #8]
   828b8:	1c59      	adds	r1, r3, #1
   828ba:	60b9      	str	r1, [r7, #8]
   828bc:	781b      	ldrb	r3, [r3, #0]
   828be:	7013      	strb	r3, [r2, #0]
	for (i = 0; i < 8; i++) {
   828c0:	7bfb      	ldrb	r3, [r7, #15]
   828c2:	3301      	adds	r3, #1
   828c4:	73fb      	strb	r3, [r7, #15]
   828c6:	7bfb      	ldrb	r3, [r7, #15]
   828c8:	2b07      	cmp	r3, #7
   828ca:	d9f1      	bls.n	828b0 <udd_ctrl_setup_received+0x40>
	}
	// Manage LSB/MSB to fit with CPU usage
	udd_g_ctrlreq.req.wValue = le16_to_cpu(udd_g_ctrlreq.req.wValue);
   828cc:	4b30      	ldr	r3, [pc, #192]	; (82990 <udd_ctrl_setup_received+0x120>)
   828ce:	885a      	ldrh	r2, [r3, #2]
   828d0:	4b2f      	ldr	r3, [pc, #188]	; (82990 <udd_ctrl_setup_received+0x120>)
   828d2:	805a      	strh	r2, [r3, #2]
	udd_g_ctrlreq.req.wIndex = le16_to_cpu(udd_g_ctrlreq.req.wIndex);
   828d4:	4b2e      	ldr	r3, [pc, #184]	; (82990 <udd_ctrl_setup_received+0x120>)
   828d6:	889a      	ldrh	r2, [r3, #4]
   828d8:	4b2d      	ldr	r3, [pc, #180]	; (82990 <udd_ctrl_setup_received+0x120>)
   828da:	809a      	strh	r2, [r3, #4]
	udd_g_ctrlreq.req.wLength = le16_to_cpu(udd_g_ctrlreq.req.wLength);
   828dc:	4b2c      	ldr	r3, [pc, #176]	; (82990 <udd_ctrl_setup_received+0x120>)
   828de:	88da      	ldrh	r2, [r3, #6]
   828e0:	4b2b      	ldr	r3, [pc, #172]	; (82990 <udd_ctrl_setup_received+0x120>)
   828e2:	80da      	strh	r2, [r3, #6]
			udd_g_ctrlreq.req.bRequest, udd_g_ctrlreq.req.bmRequestType,
			udd_g_ctrlreq.req.wValue, udd_g_ctrlreq.req.wIndex,
			udd_g_ctrlreq.req.wLength);

	// Decode setup request
	if (udc_process_setup() == false) {
   828e4:	4b2b      	ldr	r3, [pc, #172]	; (82994 <udd_ctrl_setup_received+0x124>)
   828e6:	4798      	blx	r3
   828e8:	4603      	mov	r3, r0
   828ea:	f083 0301 	eor.w	r3, r3, #1
   828ee:	b2db      	uxtb	r3, r3
   828f0:	2b00      	cmp	r3, #0
   828f2:	d007      	beq.n	82904 <udd_ctrl_setup_received+0x94>
		// Setup request unknown then stall it
		dbg_print("ProcErr ");
		udd_ctrl_stall_data();
   828f4:	4b24      	ldr	r3, [pc, #144]	; (82988 <udd_ctrl_setup_received+0x118>)
   828f6:	4798      	blx	r3
		udd_ack_setup_received(0);
   828f8:	4b22      	ldr	r3, [pc, #136]	; (82984 <udd_ctrl_setup_received+0x114>)
   828fa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   828fe:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		return;
   82902:	e035      	b.n	82970 <udd_ctrl_setup_received+0x100>
	}
	udd_ack_setup_received(0);
   82904:	4b1f      	ldr	r3, [pc, #124]	; (82984 <udd_ctrl_setup_received+0x114>)
   82906:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   8290a:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118

	if (Udd_setup_is_in()) {
   8290e:	4b20      	ldr	r3, [pc, #128]	; (82990 <udd_ctrl_setup_received+0x120>)
   82910:	781b      	ldrb	r3, [r3, #0]
   82912:	b25b      	sxtb	r3, r3
   82914:	2b00      	cmp	r3, #0
   82916:	da0b      	bge.n	82930 <udd_ctrl_setup_received+0xc0>
		dbg_print("_I ");
		// IN data phase requested
		udd_ctrl_prev_payload_buf_cnt = 0;
   82918:	4b1f      	ldr	r3, [pc, #124]	; (82998 <udd_ctrl_setup_received+0x128>)
   8291a:	2200      	movs	r2, #0
   8291c:	801a      	strh	r2, [r3, #0]
		udd_ctrl_payload_buf_cnt = 0;
   8291e:	4b1f      	ldr	r3, [pc, #124]	; (8299c <udd_ctrl_setup_received+0x12c>)
   82920:	2200      	movs	r2, #0
   82922:	801a      	strh	r2, [r3, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_IN;
   82924:	4b14      	ldr	r3, [pc, #80]	; (82978 <udd_ctrl_setup_received+0x108>)
   82926:	2202      	movs	r2, #2
   82928:	701a      	strb	r2, [r3, #0]
		udd_ctrl_in_sent(); // Send first data transfer
   8292a:	4b1d      	ldr	r3, [pc, #116]	; (829a0 <udd_ctrl_setup_received+0x130>)
   8292c:	4798      	blx	r3
   8292e:	e01f      	b.n	82970 <udd_ctrl_setup_received+0x100>
	} else {
		dbg_print("_O ");
		if (0 == udd_g_ctrlreq.req.wLength) {
   82930:	4b17      	ldr	r3, [pc, #92]	; (82990 <udd_ctrl_setup_received+0x120>)
   82932:	88db      	ldrh	r3, [r3, #6]
   82934:	2b00      	cmp	r3, #0
   82936:	d102      	bne.n	8293e <udd_ctrl_setup_received+0xce>
			// No data phase requested
			dbg_print("Zl ");
			// Send IN ZLP to ACK setup request
			udd_ctrl_send_zlp_in();
   82938:	4b1a      	ldr	r3, [pc, #104]	; (829a4 <udd_ctrl_setup_received+0x134>)
   8293a:	4798      	blx	r3
			return;
   8293c:	e018      	b.n	82970 <udd_ctrl_setup_received+0x100>
		}
		// OUT data phase requested
		udd_ctrl_prev_payload_buf_cnt = 0;
   8293e:	4b16      	ldr	r3, [pc, #88]	; (82998 <udd_ctrl_setup_received+0x128>)
   82940:	2200      	movs	r2, #0
   82942:	801a      	strh	r2, [r3, #0]
		udd_ctrl_payload_buf_cnt = 0;
   82944:	4b15      	ldr	r3, [pc, #84]	; (8299c <udd_ctrl_setup_received+0x12c>)
   82946:	2200      	movs	r2, #0
   82948:	801a      	strh	r2, [r3, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
   8294a:	4b0b      	ldr	r3, [pc, #44]	; (82978 <udd_ctrl_setup_received+0x108>)
   8294c:	2201      	movs	r2, #1
   8294e:	701a      	strb	r2, [r3, #0]
		// To detect a protocol error, enable nak interrupt on data IN phase
		udd_ack_nak_in(0);
   82950:	4b0c      	ldr	r3, [pc, #48]	; (82984 <udd_ctrl_setup_received+0x114>)
   82952:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   82956:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		flags = cpu_irq_save();
   8295a:	4b13      	ldr	r3, [pc, #76]	; (829a8 <udd_ctrl_setup_received+0x138>)
   8295c:	4798      	blx	r3
   8295e:	6078      	str	r0, [r7, #4]
		udd_enable_nak_in_interrupt(0);
   82960:	4b08      	ldr	r3, [pc, #32]	; (82984 <udd_ctrl_setup_received+0x114>)
   82962:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   82966:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
		cpu_irq_restore(flags);
   8296a:	6878      	ldr	r0, [r7, #4]
   8296c:	4b0f      	ldr	r3, [pc, #60]	; (829ac <udd_ctrl_setup_received+0x13c>)
   8296e:	4798      	blx	r3
	}
}
   82970:	3710      	adds	r7, #16
   82972:	46bd      	mov	sp, r7
   82974:	bd80      	pop	{r7, pc}
   82976:	bf00      	nop
   82978:	20000d01 	.word	0x20000d01
   8297c:	00082e19 	.word	0x00082e19
   82980:	00082815 	.word	0x00082815
   82984:	400a4000 	.word	0x400a4000
   82988:	00082d4d 	.word	0x00082d4d
   8298c:	20180000 	.word	0x20180000
   82990:	20000d58 	.word	0x20000d58
   82994:	00084fd1 	.word	0x00084fd1
   82998:	20000d02 	.word	0x20000d02
   8299c:	20000d04 	.word	0x20000d04
   829a0:	000829b1 	.word	0x000829b1
   829a4:	00082d71 	.word	0x00082d71
   829a8:	000818b9 	.word	0x000818b9
   829ac:	00081911 	.word	0x00081911

000829b0 <udd_ctrl_in_sent>:


static void udd_ctrl_in_sent(void)
{
   829b0:	b580      	push	{r7, lr}
   829b2:	b084      	sub	sp, #16
   829b4:	af00      	add	r7, sp, #0
	uint16_t nb_remain;
	uint8_t i;
	uint8_t *ptr_dest, *ptr_src;
	irqflags_t flags;

	flags = cpu_irq_save();
   829b6:	4b4c      	ldr	r3, [pc, #304]	; (82ae8 <udd_ctrl_in_sent+0x138>)
   829b8:	4798      	blx	r3
   829ba:	6038      	str	r0, [r7, #0]
	udd_disable_in_send_interrupt(0);
   829bc:	4b4b      	ldr	r3, [pc, #300]	; (82aec <udd_ctrl_in_sent+0x13c>)
   829be:	f44f 6280 	mov.w	r2, #1024	; 0x400
   829c2:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	cpu_irq_restore(flags);
   829c6:	6838      	ldr	r0, [r7, #0]
   829c8:	4b49      	ldr	r3, [pc, #292]	; (82af0 <udd_ctrl_in_sent+0x140>)
   829ca:	4798      	blx	r3

	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
   829cc:	4b49      	ldr	r3, [pc, #292]	; (82af4 <udd_ctrl_in_sent+0x144>)
   829ce:	781b      	ldrb	r3, [r3, #0]
   829d0:	2b03      	cmp	r3, #3
   829d2:	d104      	bne.n	829de <udd_ctrl_in_sent+0x2e>
		dbg_print("ZlpE\n\r");
		// ZLP on IN is sent, then valid end of setup request
		udd_ctrl_endofrequest();
   829d4:	4b48      	ldr	r3, [pc, #288]	; (82af8 <udd_ctrl_in_sent+0x148>)
   829d6:	4798      	blx	r3
		// Reinitializes control endpoint management
		udd_ctrl_init();
   829d8:	4b48      	ldr	r3, [pc, #288]	; (82afc <udd_ctrl_in_sent+0x14c>)
   829da:	4798      	blx	r3
		return;
   829dc:	e081      	b.n	82ae2 <udd_ctrl_in_sent+0x132>
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_IN);

	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_buf_cnt;
   829de:	4b48      	ldr	r3, [pc, #288]	; (82b00 <udd_ctrl_in_sent+0x150>)
   829e0:	899a      	ldrh	r2, [r3, #12]
   829e2:	4b48      	ldr	r3, [pc, #288]	; (82b04 <udd_ctrl_in_sent+0x154>)
   829e4:	881b      	ldrh	r3, [r3, #0]
   829e6:	1ad3      	subs	r3, r2, r3
   829e8:	81fb      	strh	r3, [r7, #14]
	if (0 == nb_remain) {
   829ea:	89fb      	ldrh	r3, [r7, #14]
   829ec:	2b00      	cmp	r3, #0
   829ee:	d127      	bne.n	82a40 <udd_ctrl_in_sent+0x90>
		// All content of current buffer payload are sent
		// Update number of total data sending by previous payload buffer
		udd_ctrl_prev_payload_buf_cnt += udd_ctrl_payload_buf_cnt;
   829f0:	4b45      	ldr	r3, [pc, #276]	; (82b08 <udd_ctrl_in_sent+0x158>)
   829f2:	881a      	ldrh	r2, [r3, #0]
   829f4:	4b43      	ldr	r3, [pc, #268]	; (82b04 <udd_ctrl_in_sent+0x154>)
   829f6:	881b      	ldrh	r3, [r3, #0]
   829f8:	4413      	add	r3, r2
   829fa:	b29a      	uxth	r2, r3
   829fc:	4b42      	ldr	r3, [pc, #264]	; (82b08 <udd_ctrl_in_sent+0x158>)
   829fe:	801a      	strh	r2, [r3, #0]
		if ((udd_g_ctrlreq.req.wLength == udd_ctrl_prev_payload_buf_cnt)
   82a00:	4b3f      	ldr	r3, [pc, #252]	; (82b00 <udd_ctrl_in_sent+0x150>)
   82a02:	88da      	ldrh	r2, [r3, #6]
   82a04:	4b40      	ldr	r3, [pc, #256]	; (82b08 <udd_ctrl_in_sent+0x158>)
   82a06:	881b      	ldrh	r3, [r3, #0]
   82a08:	429a      	cmp	r2, r3
   82a0a:	d003      	beq.n	82a14 <udd_ctrl_in_sent+0x64>
				|| b_shortpacket) {
   82a0c:	4b3f      	ldr	r3, [pc, #252]	; (82b0c <udd_ctrl_in_sent+0x15c>)
   82a0e:	781b      	ldrb	r3, [r3, #0]
   82a10:	2b00      	cmp	r3, #0
   82a12:	d002      	beq.n	82a1a <udd_ctrl_in_sent+0x6a>
			// All data requested are transfered or a short packet has been sent
			// then it is the end of data phase.
			// Generate an OUT ZLP for handshake phase.
			dbg_print("_zO ");
			udd_ctrl_send_zlp_out();
   82a14:	4b3e      	ldr	r3, [pc, #248]	; (82b10 <udd_ctrl_in_sent+0x160>)
   82a16:	4798      	blx	r3
			return;
   82a18:	e063      	b.n	82ae2 <udd_ctrl_in_sent+0x132>
		}
		// Need of new buffer because the data phase is not complete
		if ((!udd_g_ctrlreq.over_under_run)
   82a1a:	4b39      	ldr	r3, [pc, #228]	; (82b00 <udd_ctrl_in_sent+0x150>)
   82a1c:	695b      	ldr	r3, [r3, #20]
   82a1e:	2b00      	cmp	r3, #0
   82a20:	d00e      	beq.n	82a40 <udd_ctrl_in_sent+0x90>
				|| (!udd_g_ctrlreq.over_under_run())) {
   82a22:	4b37      	ldr	r3, [pc, #220]	; (82b00 <udd_ctrl_in_sent+0x150>)
   82a24:	695b      	ldr	r3, [r3, #20]
   82a26:	4798      	blx	r3
   82a28:	4603      	mov	r3, r0
   82a2a:	f083 0301 	eor.w	r3, r3, #1
   82a2e:	b2db      	uxtb	r3, r3
   82a30:	2b00      	cmp	r3, #0
   82a32:	d105      	bne.n	82a40 <udd_ctrl_in_sent+0x90>
			// Underrun then send zlp on IN
			// Here nb_remain=0 and allows to send a IN ZLP
		} else {
			// A new payload buffer is given
			udd_ctrl_payload_buf_cnt = 0;
   82a34:	4b33      	ldr	r3, [pc, #204]	; (82b04 <udd_ctrl_in_sent+0x154>)
   82a36:	2200      	movs	r2, #0
   82a38:	801a      	strh	r2, [r3, #0]
			nb_remain = udd_g_ctrlreq.payload_size;
   82a3a:	4b31      	ldr	r3, [pc, #196]	; (82b00 <udd_ctrl_in_sent+0x150>)
   82a3c:	899b      	ldrh	r3, [r3, #12]
   82a3e:	81fb      	strh	r3, [r7, #14]
		}
	}
	// Continue transfer and send next data
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
   82a40:	89fb      	ldrh	r3, [r7, #14]
   82a42:	2b3f      	cmp	r3, #63	; 0x3f
   82a44:	d905      	bls.n	82a52 <udd_ctrl_in_sent+0xa2>
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
   82a46:	2340      	movs	r3, #64	; 0x40
   82a48:	81fb      	strh	r3, [r7, #14]
		b_shortpacket = false;
   82a4a:	4b30      	ldr	r3, [pc, #192]	; (82b0c <udd_ctrl_in_sent+0x15c>)
   82a4c:	2200      	movs	r2, #0
   82a4e:	701a      	strb	r2, [r3, #0]
   82a50:	e002      	b.n	82a58 <udd_ctrl_in_sent+0xa8>
	} else {
		b_shortpacket = true;
   82a52:	4b2e      	ldr	r3, [pc, #184]	; (82b0c <udd_ctrl_in_sent+0x15c>)
   82a54:	2201      	movs	r2, #1
   82a56:	701a      	strb	r2, [r3, #0]
	}
	// Fill buffer of endpoint control
	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
   82a58:	4b2e      	ldr	r3, [pc, #184]	; (82b14 <udd_ctrl_in_sent+0x164>)
   82a5a:	60bb      	str	r3, [r7, #8]
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
   82a5c:	4b28      	ldr	r3, [pc, #160]	; (82b00 <udd_ctrl_in_sent+0x150>)
   82a5e:	689b      	ldr	r3, [r3, #8]
   82a60:	4a28      	ldr	r2, [pc, #160]	; (82b04 <udd_ctrl_in_sent+0x154>)
   82a62:	8812      	ldrh	r2, [r2, #0]
   82a64:	4413      	add	r3, r2
   82a66:	607b      	str	r3, [r7, #4]
	// The IN data don't must be written in endpoint 0 DPRAM during
	// a next setup reception in same endpoint 0 DPRAM.
	// Thereby, an OUT ZLP reception must check before IN data write
	// and if no OUT ZLP is received the data must be written quickly (800us)
	// before an eventually ZLP OUT and SETUP reception
	flags = cpu_irq_save();
   82a68:	4b1f      	ldr	r3, [pc, #124]	; (82ae8 <udd_ctrl_in_sent+0x138>)
   82a6a:	4798      	blx	r3
   82a6c:	6038      	str	r0, [r7, #0]
	if (Is_udd_out_received(0)) {
   82a6e:	4b1f      	ldr	r3, [pc, #124]	; (82aec <udd_ctrl_in_sent+0x13c>)
   82a70:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   82a74:	f403 7300 	and.w	r3, r3, #512	; 0x200
   82a78:	2b00      	cmp	r3, #0
   82a7a:	d006      	beq.n	82a8a <udd_ctrl_in_sent+0xda>
		dbg_print("Abort ");
		// IN DATA phase aborted by OUT ZLP
		cpu_irq_restore(flags);
   82a7c:	6838      	ldr	r0, [r7, #0]
   82a7e:	4b1c      	ldr	r3, [pc, #112]	; (82af0 <udd_ctrl_in_sent+0x140>)
   82a80:	4798      	blx	r3
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
   82a82:	4b1c      	ldr	r3, [pc, #112]	; (82af4 <udd_ctrl_in_sent+0x144>)
   82a84:	2204      	movs	r2, #4
   82a86:	701a      	strb	r2, [r3, #0]
		return; // Exit of IN DATA phase
   82a88:	e02b      	b.n	82ae2 <udd_ctrl_in_sent+0x132>
	}
	// dbg_print("t%d ", nb_remain);
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
   82a8a:	2300      	movs	r3, #0
   82a8c:	737b      	strb	r3, [r7, #13]
   82a8e:	e00a      	b.n	82aa6 <udd_ctrl_in_sent+0xf6>
		*ptr_dest++ = *ptr_src++;
   82a90:	68bb      	ldr	r3, [r7, #8]
   82a92:	1c5a      	adds	r2, r3, #1
   82a94:	60ba      	str	r2, [r7, #8]
   82a96:	687a      	ldr	r2, [r7, #4]
   82a98:	1c51      	adds	r1, r2, #1
   82a9a:	6079      	str	r1, [r7, #4]
   82a9c:	7812      	ldrb	r2, [r2, #0]
   82a9e:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < nb_remain; i++) {
   82aa0:	7b7b      	ldrb	r3, [r7, #13]
   82aa2:	3301      	adds	r3, #1
   82aa4:	737b      	strb	r3, [r7, #13]
   82aa6:	7b7b      	ldrb	r3, [r7, #13]
   82aa8:	b29b      	uxth	r3, r3
   82aaa:	89fa      	ldrh	r2, [r7, #14]
   82aac:	429a      	cmp	r2, r3
   82aae:	d8ef      	bhi.n	82a90 <udd_ctrl_in_sent+0xe0>
	}
	udd_ctrl_payload_buf_cnt += nb_remain;
   82ab0:	4b14      	ldr	r3, [pc, #80]	; (82b04 <udd_ctrl_in_sent+0x154>)
   82ab2:	881a      	ldrh	r2, [r3, #0]
   82ab4:	89fb      	ldrh	r3, [r7, #14]
   82ab6:	4413      	add	r3, r2
   82ab8:	b29a      	uxth	r2, r3
   82aba:	4b12      	ldr	r3, [pc, #72]	; (82b04 <udd_ctrl_in_sent+0x154>)
   82abc:	801a      	strh	r2, [r3, #0]

	// Validate and send the data available in the control endpoint buffer
	udd_ack_in_send(0);
   82abe:	4b0b      	ldr	r3, [pc, #44]	; (82aec <udd_ctrl_in_sent+0x13c>)
   82ac0:	f44f 6280 	mov.w	r2, #1024	; 0x400
   82ac4:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_raise_tx_pkt_ready(0);
   82ac8:	4b08      	ldr	r3, [pc, #32]	; (82aec <udd_ctrl_in_sent+0x13c>)
   82aca:	f44f 6200 	mov.w	r2, #2048	; 0x800
   82ace:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	udd_enable_in_send_interrupt(0);
   82ad2:	4b06      	ldr	r3, [pc, #24]	; (82aec <udd_ctrl_in_sent+0x13c>)
   82ad4:	f44f 6280 	mov.w	r2, #1024	; 0x400
   82ad8:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	// In case of abort of DATA IN phase, no need to enable nak OUT interrupt
	// because OUT endpoint is already free and ZLP OUT accepted.
	cpu_irq_restore(flags);
   82adc:	6838      	ldr	r0, [r7, #0]
   82ade:	4b04      	ldr	r3, [pc, #16]	; (82af0 <udd_ctrl_in_sent+0x140>)
   82ae0:	4798      	blx	r3
}
   82ae2:	3710      	adds	r7, #16
   82ae4:	46bd      	mov	sp, r7
   82ae6:	bd80      	pop	{r7, pc}
   82ae8:	000818b9 	.word	0x000818b9
   82aec:	400a4000 	.word	0x400a4000
   82af0:	00081911 	.word	0x00081911
   82af4:	20000d01 	.word	0x20000d01
   82af8:	00082e19 	.word	0x00082e19
   82afc:	00082815 	.word	0x00082815
   82b00:	20000d58 	.word	0x20000d58
   82b04:	20000d04 	.word	0x20000d04
   82b08:	20000d02 	.word	0x20000d02
   82b0c:	20000d38 	.word	0x20000d38
   82b10:	00082dd5 	.word	0x00082dd5
   82b14:	20180000 	.word	0x20180000

00082b18 <udd_ctrl_out_received>:


static void udd_ctrl_out_received(void)
{
   82b18:	b580      	push	{r7, lr}
   82b1a:	b084      	sub	sp, #16
   82b1c:	af00      	add	r7, sp, #0
	irqflags_t flags;
	uint8_t i;
	uint16_t nb_data;

	if (UDD_EPCTRL_DATA_OUT != udd_ep_control_state) {
   82b1e:	4b61      	ldr	r3, [pc, #388]	; (82ca4 <udd_ctrl_out_received+0x18c>)
   82b20:	781b      	ldrb	r3, [r3, #0]
   82b22:	2b01      	cmp	r3, #1
   82b24:	d00f      	beq.n	82b46 <udd_ctrl_out_received+0x2e>
		if ((UDD_EPCTRL_DATA_IN == udd_ep_control_state)
   82b26:	4b5f      	ldr	r3, [pc, #380]	; (82ca4 <udd_ctrl_out_received+0x18c>)
   82b28:	781b      	ldrb	r3, [r3, #0]
   82b2a:	2b02      	cmp	r3, #2
   82b2c:	d003      	beq.n	82b36 <udd_ctrl_out_received+0x1e>
				|| (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP ==
   82b2e:	4b5d      	ldr	r3, [pc, #372]	; (82ca4 <udd_ctrl_out_received+0x18c>)
   82b30:	781b      	ldrb	r3, [r3, #0]
   82b32:	2b04      	cmp	r3, #4
   82b34:	d102      	bne.n	82b3c <udd_ctrl_out_received+0x24>
			dbg_print("EoStp\n\r");
			// End of SETUP request:
			// - Data IN Phase aborted,
			// - or last Data IN Phase hidden by ZLP OUT sending quickly,
			// - or ZLP OUT received normally.
			udd_ctrl_endofrequest();
   82b36:	4b5c      	ldr	r3, [pc, #368]	; (82ca8 <udd_ctrl_out_received+0x190>)
   82b38:	4798      	blx	r3
   82b3a:	e001      	b.n	82b40 <udd_ctrl_out_received+0x28>
		} else {
			dbg_print("ErrStp\n\r");
			// Protocol error during SETUP request
			udd_ctrl_stall_data();
   82b3c:	4b5b      	ldr	r3, [pc, #364]	; (82cac <udd_ctrl_out_received+0x194>)
   82b3e:	4798      	blx	r3
		}
		// Reinitializes control endpoint management
		udd_ctrl_init();
   82b40:	4b5b      	ldr	r3, [pc, #364]	; (82cb0 <udd_ctrl_out_received+0x198>)
   82b42:	4798      	blx	r3
		return;
   82b44:	e0ab      	b.n	82c9e <udd_ctrl_out_received+0x186>
	}
	// Read data received during OUT phase
	nb_data = udd_byte_count(0);
   82b46:	4b5b      	ldr	r3, [pc, #364]	; (82cb4 <udd_ctrl_out_received+0x19c>)
   82b48:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   82b4c:	0d1b      	lsrs	r3, r3, #20
   82b4e:	b29b      	uxth	r3, r3
   82b50:	f3c3 030a 	ubfx	r3, r3, #0, #11
   82b54:	81bb      	strh	r3, [r7, #12]
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_buf_cnt + nb_data)) {
   82b56:	4b58      	ldr	r3, [pc, #352]	; (82cb8 <udd_ctrl_out_received+0x1a0>)
   82b58:	899b      	ldrh	r3, [r3, #12]
   82b5a:	461a      	mov	r2, r3
   82b5c:	4b57      	ldr	r3, [pc, #348]	; (82cbc <udd_ctrl_out_received+0x1a4>)
   82b5e:	881b      	ldrh	r3, [r3, #0]
   82b60:	4619      	mov	r1, r3
   82b62:	89bb      	ldrh	r3, [r7, #12]
   82b64:	440b      	add	r3, r1
   82b66:	429a      	cmp	r2, r3
   82b68:	da05      	bge.n	82b76 <udd_ctrl_out_received+0x5e>
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_buf_cnt;
   82b6a:	4b53      	ldr	r3, [pc, #332]	; (82cb8 <udd_ctrl_out_received+0x1a0>)
   82b6c:	899a      	ldrh	r2, [r3, #12]
   82b6e:	4b53      	ldr	r3, [pc, #332]	; (82cbc <udd_ctrl_out_received+0x1a4>)
   82b70:	881b      	ldrh	r3, [r3, #0]
   82b72:	1ad3      	subs	r3, r2, r3
   82b74:	81bb      	strh	r3, [r7, #12]
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
   82b76:	4b52      	ldr	r3, [pc, #328]	; (82cc0 <udd_ctrl_out_received+0x1a8>)
   82b78:	60bb      	str	r3, [r7, #8]
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
   82b7a:	4b4f      	ldr	r3, [pc, #316]	; (82cb8 <udd_ctrl_out_received+0x1a0>)
   82b7c:	689b      	ldr	r3, [r3, #8]
   82b7e:	4a4f      	ldr	r2, [pc, #316]	; (82cbc <udd_ctrl_out_received+0x1a4>)
   82b80:	8812      	ldrh	r2, [r2, #0]
   82b82:	4413      	add	r3, r2
   82b84:	607b      	str	r3, [r7, #4]
	for (i = 0; i < nb_data; i++) {
   82b86:	2300      	movs	r3, #0
   82b88:	73fb      	strb	r3, [r7, #15]
   82b8a:	e00a      	b.n	82ba2 <udd_ctrl_out_received+0x8a>
		*ptr_dest++ = *ptr_src++;
   82b8c:	687b      	ldr	r3, [r7, #4]
   82b8e:	1c5a      	adds	r2, r3, #1
   82b90:	607a      	str	r2, [r7, #4]
   82b92:	68ba      	ldr	r2, [r7, #8]
   82b94:	1c51      	adds	r1, r2, #1
   82b96:	60b9      	str	r1, [r7, #8]
   82b98:	7812      	ldrb	r2, [r2, #0]
   82b9a:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < nb_data; i++) {
   82b9c:	7bfb      	ldrb	r3, [r7, #15]
   82b9e:	3301      	adds	r3, #1
   82ba0:	73fb      	strb	r3, [r7, #15]
   82ba2:	7bfb      	ldrb	r3, [r7, #15]
   82ba4:	b29b      	uxth	r3, r3
   82ba6:	89ba      	ldrh	r2, [r7, #12]
   82ba8:	429a      	cmp	r2, r3
   82baa:	d8ef      	bhi.n	82b8c <udd_ctrl_out_received+0x74>
	}
	udd_ctrl_payload_buf_cnt += nb_data;
   82bac:	4b43      	ldr	r3, [pc, #268]	; (82cbc <udd_ctrl_out_received+0x1a4>)
   82bae:	881a      	ldrh	r2, [r3, #0]
   82bb0:	89bb      	ldrh	r3, [r7, #12]
   82bb2:	4413      	add	r3, r2
   82bb4:	b29a      	uxth	r2, r3
   82bb6:	4b41      	ldr	r3, [pc, #260]	; (82cbc <udd_ctrl_out_received+0x1a4>)
   82bb8:	801a      	strh	r2, [r3, #0]

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data)
   82bba:	89bb      	ldrh	r3, [r7, #12]
   82bbc:	2b40      	cmp	r3, #64	; 0x40
   82bbe:	d10a      	bne.n	82bd6 <udd_ctrl_out_received+0xbe>
			|| (udd_g_ctrlreq.req.wLength <=
   82bc0:	4b3d      	ldr	r3, [pc, #244]	; (82cb8 <udd_ctrl_out_received+0x1a0>)
   82bc2:	88db      	ldrh	r3, [r3, #6]
   82bc4:	461a      	mov	r2, r3
			(udd_ctrl_prev_payload_buf_cnt +
   82bc6:	4b3f      	ldr	r3, [pc, #252]	; (82cc4 <udd_ctrl_out_received+0x1ac>)
   82bc8:	881b      	ldrh	r3, [r3, #0]
   82bca:	4619      	mov	r1, r3
   82bcc:	4b3b      	ldr	r3, [pc, #236]	; (82cbc <udd_ctrl_out_received+0x1a4>)
   82bce:	881b      	ldrh	r3, [r3, #0]
   82bd0:	440b      	add	r3, r1
			|| (udd_g_ctrlreq.req.wLength <=
   82bd2:	429a      	cmp	r2, r3
   82bd4:	dc20      	bgt.n	82c18 <udd_ctrl_out_received+0x100>
			udd_ctrl_payload_buf_cnt))) {
		// End of reception because it is a short packet
		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_buf_cnt;
   82bd6:	4b39      	ldr	r3, [pc, #228]	; (82cbc <udd_ctrl_out_received+0x1a4>)
   82bd8:	881a      	ldrh	r2, [r3, #0]
   82bda:	4b37      	ldr	r3, [pc, #220]	; (82cb8 <udd_ctrl_out_received+0x1a0>)
   82bdc:	819a      	strh	r2, [r3, #12]
		if (NULL != udd_g_ctrlreq.over_under_run) {
   82bde:	4b36      	ldr	r3, [pc, #216]	; (82cb8 <udd_ctrl_out_received+0x1a0>)
   82be0:	695b      	ldr	r3, [r3, #20]
   82be2:	2b00      	cmp	r3, #0
   82be4:	d010      	beq.n	82c08 <udd_ctrl_out_received+0xf0>
			if (!udd_g_ctrlreq.over_under_run()) {
   82be6:	4b34      	ldr	r3, [pc, #208]	; (82cb8 <udd_ctrl_out_received+0x1a0>)
   82be8:	695b      	ldr	r3, [r3, #20]
   82bea:	4798      	blx	r3
   82bec:	4603      	mov	r3, r0
   82bee:	f083 0301 	eor.w	r3, r3, #1
   82bf2:	b2db      	uxtb	r3, r3
   82bf4:	2b00      	cmp	r3, #0
   82bf6:	d007      	beq.n	82c08 <udd_ctrl_out_received+0xf0>
				// Stall ZLP
				udd_ctrl_stall_data();
   82bf8:	4b2c      	ldr	r3, [pc, #176]	; (82cac <udd_ctrl_out_received+0x194>)
   82bfa:	4798      	blx	r3
				// Ack reception of OUT to replace NAK by a STALL
				udd_ack_out_received(0);
   82bfc:	4b2d      	ldr	r3, [pc, #180]	; (82cb4 <udd_ctrl_out_received+0x19c>)
   82bfe:	f44f 7200 	mov.w	r2, #512	; 0x200
   82c02:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
				return;
   82c06:	e04a      	b.n	82c9e <udd_ctrl_out_received+0x186>
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ack_out_received(0);
   82c08:	4b2a      	ldr	r3, [pc, #168]	; (82cb4 <udd_ctrl_out_received+0x19c>)
   82c0a:	f44f 7200 	mov.w	r2, #512	; 0x200
   82c0e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		udd_ctrl_send_zlp_in();
   82c12:	4b2d      	ldr	r3, [pc, #180]	; (82cc8 <udd_ctrl_out_received+0x1b0>)
   82c14:	4798      	blx	r3
		return;
   82c16:	e042      	b.n	82c9e <udd_ctrl_out_received+0x186>
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_buf_cnt) {
   82c18:	4b27      	ldr	r3, [pc, #156]	; (82cb8 <udd_ctrl_out_received+0x1a0>)
   82c1a:	899a      	ldrh	r2, [r3, #12]
   82c1c:	4b27      	ldr	r3, [pc, #156]	; (82cbc <udd_ctrl_out_received+0x1a4>)
   82c1e:	881b      	ldrh	r3, [r3, #0]
   82c20:	429a      	cmp	r2, r3
   82c22:	d127      	bne.n	82c74 <udd_ctrl_out_received+0x15c>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
   82c24:	4b24      	ldr	r3, [pc, #144]	; (82cb8 <udd_ctrl_out_received+0x1a0>)
   82c26:	695b      	ldr	r3, [r3, #20]
   82c28:	2b00      	cmp	r3, #0
   82c2a:	d107      	bne.n	82c3c <udd_ctrl_out_received+0x124>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
   82c2c:	4b1f      	ldr	r3, [pc, #124]	; (82cac <udd_ctrl_out_received+0x194>)
   82c2e:	4798      	blx	r3
			// Ack reception of OUT to replace NAK by a STALL
			udd_ack_out_received(0);
   82c30:	4b20      	ldr	r3, [pc, #128]	; (82cb4 <udd_ctrl_out_received+0x19c>)
   82c32:	f44f 7200 	mov.w	r2, #512	; 0x200
   82c36:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
			return;
   82c3a:	e030      	b.n	82c9e <udd_ctrl_out_received+0x186>
		}
		if (!udd_g_ctrlreq.over_under_run()) {
   82c3c:	4b1e      	ldr	r3, [pc, #120]	; (82cb8 <udd_ctrl_out_received+0x1a0>)
   82c3e:	695b      	ldr	r3, [r3, #20]
   82c40:	4798      	blx	r3
   82c42:	4603      	mov	r3, r0
   82c44:	f083 0301 	eor.w	r3, r3, #1
   82c48:	b2db      	uxtb	r3, r3
   82c4a:	2b00      	cmp	r3, #0
   82c4c:	d007      	beq.n	82c5e <udd_ctrl_out_received+0x146>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
   82c4e:	4b17      	ldr	r3, [pc, #92]	; (82cac <udd_ctrl_out_received+0x194>)
   82c50:	4798      	blx	r3
			// Ack reception of OUT to replace NAK by a STALL
			udd_ack_out_received(0);
   82c52:	4b18      	ldr	r3, [pc, #96]	; (82cb4 <udd_ctrl_out_received+0x19c>)
   82c54:	f44f 7200 	mov.w	r2, #512	; 0x200
   82c58:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
			return;
   82c5c:	e01f      	b.n	82c9e <udd_ctrl_out_received+0x186>
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_buf_cnt += udd_ctrl_payload_buf_cnt;
   82c5e:	4b19      	ldr	r3, [pc, #100]	; (82cc4 <udd_ctrl_out_received+0x1ac>)
   82c60:	881a      	ldrh	r2, [r3, #0]
   82c62:	4b16      	ldr	r3, [pc, #88]	; (82cbc <udd_ctrl_out_received+0x1a4>)
   82c64:	881b      	ldrh	r3, [r3, #0]
   82c66:	4413      	add	r3, r2
   82c68:	b29a      	uxth	r2, r3
   82c6a:	4b16      	ldr	r3, [pc, #88]	; (82cc4 <udd_ctrl_out_received+0x1ac>)
   82c6c:	801a      	strh	r2, [r3, #0]
		// Reinit reception on payload buffer
		udd_ctrl_payload_buf_cnt = 0;
   82c6e:	4b13      	ldr	r3, [pc, #76]	; (82cbc <udd_ctrl_out_received+0x1a4>)
   82c70:	2200      	movs	r2, #0
   82c72:	801a      	strh	r2, [r3, #0]
	}
	// Free buffer of control endpoint to authorize next reception
	udd_ack_out_received(0);
   82c74:	4b0f      	ldr	r3, [pc, #60]	; (82cb4 <udd_ctrl_out_received+0x19c>)
   82c76:	f44f 7200 	mov.w	r2, #512	; 0x200
   82c7a:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	// To detect a protocol error, enable nak interrupt on data IN phase
	udd_ack_nak_in(0);
   82c7e:	4b0d      	ldr	r3, [pc, #52]	; (82cb4 <udd_ctrl_out_received+0x19c>)
   82c80:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   82c84:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	flags = cpu_irq_save();
   82c88:	4b10      	ldr	r3, [pc, #64]	; (82ccc <udd_ctrl_out_received+0x1b4>)
   82c8a:	4798      	blx	r3
   82c8c:	6038      	str	r0, [r7, #0]
	udd_enable_nak_in_interrupt(0);
   82c8e:	4b09      	ldr	r3, [pc, #36]	; (82cb4 <udd_ctrl_out_received+0x19c>)
   82c90:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   82c94:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	cpu_irq_restore(flags);
   82c98:	6838      	ldr	r0, [r7, #0]
   82c9a:	4b0d      	ldr	r3, [pc, #52]	; (82cd0 <udd_ctrl_out_received+0x1b8>)
   82c9c:	4798      	blx	r3
}
   82c9e:	3710      	adds	r7, #16
   82ca0:	46bd      	mov	sp, r7
   82ca2:	bd80      	pop	{r7, pc}
   82ca4:	20000d01 	.word	0x20000d01
   82ca8:	00082e19 	.word	0x00082e19
   82cac:	00082d4d 	.word	0x00082d4d
   82cb0:	00082815 	.word	0x00082815
   82cb4:	400a4000 	.word	0x400a4000
   82cb8:	20000d58 	.word	0x20000d58
   82cbc:	20000d04 	.word	0x20000d04
   82cc0:	20180000 	.word	0x20180000
   82cc4:	20000d02 	.word	0x20000d02
   82cc8:	00082d71 	.word	0x00082d71
   82ccc:	000818b9 	.word	0x000818b9
   82cd0:	00081911 	.word	0x00081911

00082cd4 <udd_ctrl_underflow>:


static void udd_ctrl_underflow(void)
{
   82cd4:	b580      	push	{r7, lr}
   82cd6:	af00      	add	r7, sp, #0
	if (Is_udd_out_received(0))
   82cd8:	4b0c      	ldr	r3, [pc, #48]	; (82d0c <udd_ctrl_underflow+0x38>)
   82cda:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   82cde:	f403 7300 	and.w	r3, r3, #512	; 0x200
   82ce2:	2b00      	cmp	r3, #0
   82ce4:	d10f      	bne.n	82d06 <udd_ctrl_underflow+0x32>
		return; // underflow ignored if OUT data is received

	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
   82ce6:	4b0a      	ldr	r3, [pc, #40]	; (82d10 <udd_ctrl_underflow+0x3c>)
   82ce8:	781b      	ldrb	r3, [r3, #0]
   82cea:	2b01      	cmp	r3, #1
   82cec:	d102      	bne.n	82cf4 <udd_ctrl_underflow+0x20>
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
   82cee:	4b09      	ldr	r3, [pc, #36]	; (82d14 <udd_ctrl_underflow+0x40>)
   82cf0:	4798      	blx	r3
   82cf2:	e009      	b.n	82d08 <udd_ctrl_underflow+0x34>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
   82cf4:	4b06      	ldr	r3, [pc, #24]	; (82d10 <udd_ctrl_underflow+0x3c>)
   82cf6:	781b      	ldrb	r3, [r3, #0]
   82cf8:	2b04      	cmp	r3, #4
   82cfa:	d105      	bne.n	82d08 <udd_ctrl_underflow+0x34>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data
		udd_enable_stall_handshake(0);
   82cfc:	4b03      	ldr	r3, [pc, #12]	; (82d0c <udd_ctrl_underflow+0x38>)
   82cfe:	2220      	movs	r2, #32
   82d00:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
   82d04:	e000      	b.n	82d08 <udd_ctrl_underflow+0x34>
		return; // underflow ignored if OUT data is received
   82d06:	bf00      	nop
	}
}
   82d08:	bd80      	pop	{r7, pc}
   82d0a:	bf00      	nop
   82d0c:	400a4000 	.word	0x400a4000
   82d10:	20000d01 	.word	0x20000d01
   82d14:	00082d71 	.word	0x00082d71

00082d18 <udd_ctrl_overflow>:


static void udd_ctrl_overflow(void)
{
   82d18:	b480      	push	{r7}
   82d1a:	af00      	add	r7, sp, #0
	if (Is_udd_in_send(0))
   82d1c:	4b09      	ldr	r3, [pc, #36]	; (82d44 <udd_ctrl_overflow+0x2c>)
   82d1e:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   82d22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
   82d26:	2b00      	cmp	r3, #0
   82d28:	d108      	bne.n	82d3c <udd_ctrl_overflow+0x24>
		return; // overflow ignored if IN data is received

	// The case of UDD_EPCTRL_DATA_IN is not managed
	// because the OUT endpoint is already free and OUT ZLP accepted

	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
   82d2a:	4b07      	ldr	r3, [pc, #28]	; (82d48 <udd_ctrl_overflow+0x30>)
   82d2c:	781b      	ldrb	r3, [r3, #0]
   82d2e:	2b03      	cmp	r3, #3
   82d30:	d105      	bne.n	82d3e <udd_ctrl_overflow+0x26>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data
		udd_enable_stall_handshake(0);
   82d32:	4b04      	ldr	r3, [pc, #16]	; (82d44 <udd_ctrl_overflow+0x2c>)
   82d34:	2220      	movs	r2, #32
   82d36:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
   82d3a:	e000      	b.n	82d3e <udd_ctrl_overflow+0x26>
		return; // overflow ignored if IN data is received
   82d3c:	bf00      	nop
	}
}
   82d3e:	46bd      	mov	sp, r7
   82d40:	bc80      	pop	{r7}
   82d42:	4770      	bx	lr
   82d44:	400a4000 	.word	0x400a4000
   82d48:	20000d01 	.word	0x20000d01

00082d4c <udd_ctrl_stall_data>:


static void udd_ctrl_stall_data(void)
{
   82d4c:	b480      	push	{r7}
   82d4e:	af00      	add	r7, sp, #0
	// Stall all packets on IN & OUT control endpoint
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
   82d50:	4b05      	ldr	r3, [pc, #20]	; (82d68 <udd_ctrl_stall_data+0x1c>)
   82d52:	2205      	movs	r2, #5
   82d54:	701a      	strb	r2, [r3, #0]
	udd_enable_stall_handshake(0);
   82d56:	4b05      	ldr	r3, [pc, #20]	; (82d6c <udd_ctrl_stall_data+0x20>)
   82d58:	2220      	movs	r2, #32
   82d5a:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
}
   82d5e:	bf00      	nop
   82d60:	46bd      	mov	sp, r7
   82d62:	bc80      	pop	{r7}
   82d64:	4770      	bx	lr
   82d66:	bf00      	nop
   82d68:	20000d01 	.word	0x20000d01
   82d6c:	400a4000 	.word	0x400a4000

00082d70 <udd_ctrl_send_zlp_in>:


static void udd_ctrl_send_zlp_in(void)
{
   82d70:	b580      	push	{r7, lr}
   82d72:	b082      	sub	sp, #8
   82d74:	af00      	add	r7, sp, #0
	irqflags_t flags;

	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
   82d76:	4b13      	ldr	r3, [pc, #76]	; (82dc4 <udd_ctrl_send_zlp_in+0x54>)
   82d78:	2203      	movs	r2, #3
   82d7a:	701a      	strb	r2, [r3, #0]

	// Validate and send empty IN packet on control endpoint
	flags = cpu_irq_save();
   82d7c:	4b12      	ldr	r3, [pc, #72]	; (82dc8 <udd_ctrl_send_zlp_in+0x58>)
   82d7e:	4798      	blx	r3
   82d80:	6078      	str	r0, [r7, #4]
	// Send ZLP on IN endpoint
	udd_ack_in_send(0);
   82d82:	4b12      	ldr	r3, [pc, #72]	; (82dcc <udd_ctrl_send_zlp_in+0x5c>)
   82d84:	f44f 6280 	mov.w	r2, #1024	; 0x400
   82d88:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_raise_tx_pkt_ready(0);
   82d8c:	4b0f      	ldr	r3, [pc, #60]	; (82dcc <udd_ctrl_send_zlp_in+0x5c>)
   82d8e:	f44f 6200 	mov.w	r2, #2048	; 0x800
   82d92:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	udd_enable_in_send_interrupt(0);
   82d96:	4b0d      	ldr	r3, [pc, #52]	; (82dcc <udd_ctrl_send_zlp_in+0x5c>)
   82d98:	f44f 6280 	mov.w	r2, #1024	; 0x400
   82d9c:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	// To detect a protocol error, enable nak interrupt on data OUT phase
	udd_ack_nak_out(0);
   82da0:	4b0a      	ldr	r3, [pc, #40]	; (82dcc <udd_ctrl_send_zlp_in+0x5c>)
   82da2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   82da6:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_enable_nak_out_interrupt(0);
   82daa:	4b08      	ldr	r3, [pc, #32]	; (82dcc <udd_ctrl_send_zlp_in+0x5c>)
   82dac:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   82db0:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	cpu_irq_restore(flags);
   82db4:	6878      	ldr	r0, [r7, #4]
   82db6:	4b06      	ldr	r3, [pc, #24]	; (82dd0 <udd_ctrl_send_zlp_in+0x60>)
   82db8:	4798      	blx	r3
}
   82dba:	bf00      	nop
   82dbc:	3708      	adds	r7, #8
   82dbe:	46bd      	mov	sp, r7
   82dc0:	bd80      	pop	{r7, pc}
   82dc2:	bf00      	nop
   82dc4:	20000d01 	.word	0x20000d01
   82dc8:	000818b9 	.word	0x000818b9
   82dcc:	400a4000 	.word	0x400a4000
   82dd0:	00081911 	.word	0x00081911

00082dd4 <udd_ctrl_send_zlp_out>:


static void udd_ctrl_send_zlp_out(void)
{
   82dd4:	b580      	push	{r7, lr}
   82dd6:	b082      	sub	sp, #8
   82dd8:	af00      	add	r7, sp, #0
	irqflags_t flags;

	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
   82dda:	4b0b      	ldr	r3, [pc, #44]	; (82e08 <udd_ctrl_send_zlp_out+0x34>)
   82ddc:	2204      	movs	r2, #4
   82dde:	701a      	strb	r2, [r3, #0]
	// No action is necessary to accept OUT ZLP
	// because the buffer of control endpoint is already free

	// To detect a protocol error, enable nak interrupt on data IN phase
	flags = cpu_irq_save();
   82de0:	4b0a      	ldr	r3, [pc, #40]	; (82e0c <udd_ctrl_send_zlp_out+0x38>)
   82de2:	4798      	blx	r3
   82de4:	6078      	str	r0, [r7, #4]
	udd_ack_nak_in(0);
   82de6:	4b0a      	ldr	r3, [pc, #40]	; (82e10 <udd_ctrl_send_zlp_out+0x3c>)
   82de8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   82dec:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_enable_nak_in_interrupt(0);
   82df0:	4b07      	ldr	r3, [pc, #28]	; (82e10 <udd_ctrl_send_zlp_out+0x3c>)
   82df2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   82df6:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	cpu_irq_restore(flags);
   82dfa:	6878      	ldr	r0, [r7, #4]
   82dfc:	4b05      	ldr	r3, [pc, #20]	; (82e14 <udd_ctrl_send_zlp_out+0x40>)
   82dfe:	4798      	blx	r3
}
   82e00:	bf00      	nop
   82e02:	3708      	adds	r7, #8
   82e04:	46bd      	mov	sp, r7
   82e06:	bd80      	pop	{r7, pc}
   82e08:	20000d01 	.word	0x20000d01
   82e0c:	000818b9 	.word	0x000818b9
   82e10:	400a4000 	.word	0x400a4000
   82e14:	00081911 	.word	0x00081911

00082e18 <udd_ctrl_endofrequest>:


static void udd_ctrl_endofrequest(void)
{
   82e18:	b580      	push	{r7, lr}
   82e1a:	af00      	add	r7, sp, #0
	// If a callback is registered then call it
	if (udd_g_ctrlreq.callback) {
   82e1c:	4b04      	ldr	r3, [pc, #16]	; (82e30 <udd_ctrl_endofrequest+0x18>)
   82e1e:	691b      	ldr	r3, [r3, #16]
   82e20:	2b00      	cmp	r3, #0
   82e22:	d002      	beq.n	82e2a <udd_ctrl_endofrequest+0x12>
		udd_g_ctrlreq.callback();
   82e24:	4b02      	ldr	r3, [pc, #8]	; (82e30 <udd_ctrl_endofrequest+0x18>)
   82e26:	691b      	ldr	r3, [r3, #16]
   82e28:	4798      	blx	r3
	}
}
   82e2a:	bf00      	nop
   82e2c:	bd80      	pop	{r7, pc}
   82e2e:	bf00      	nop
   82e30:	20000d58 	.word	0x20000d58

00082e34 <udd_ctrl_interrupt>:


static bool udd_ctrl_interrupt(void)
{
   82e34:	b580      	push	{r7, lr}
   82e36:	b082      	sub	sp, #8
   82e38:	af00      	add	r7, sp, #0
	uint32_t status = udd_get_endpoint_status(0);
   82e3a:	4b31      	ldr	r3, [pc, #196]	; (82f00 <udd_ctrl_interrupt+0xcc>)
   82e3c:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   82e40:	607b      	str	r3, [r7, #4]

	if (!Is_udd_endpoint_interrupt(0)) {
   82e42:	4b2f      	ldr	r3, [pc, #188]	; (82f00 <udd_ctrl_interrupt+0xcc>)
   82e44:	695b      	ldr	r3, [r3, #20]
   82e46:	f403 7380 	and.w	r3, r3, #256	; 0x100
   82e4a:	2b00      	cmp	r3, #0
   82e4c:	d101      	bne.n	82e52 <udd_ctrl_interrupt+0x1e>
		return false; // No interrupt events on control endpoint
   82e4e:	2300      	movs	r3, #0
   82e50:	e052      	b.n	82ef8 <udd_ctrl_interrupt+0xc4>
	}
	dbg_print("0: ");

	// By default disable overflow and underflow interrupt
	udd_disable_nak_in_interrupt(0);
   82e52:	4b2b      	ldr	r3, [pc, #172]	; (82f00 <udd_ctrl_interrupt+0xcc>)
   82e54:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   82e58:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	udd_disable_nak_out_interrupt(0);
   82e5c:	4b28      	ldr	r3, [pc, #160]	; (82f00 <udd_ctrl_interrupt+0xcc>)
   82e5e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   82e62:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108

	// Search event on control endpoint
	if (Is_udd_endpoint_status_setup_received(status)) {
   82e66:	687b      	ldr	r3, [r7, #4]
   82e68:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
   82e6c:	2b00      	cmp	r3, #0
   82e6e:	d003      	beq.n	82e78 <udd_ctrl_interrupt+0x44>
		// SETUP packet received
		dbg_print("Stp ");
		udd_ctrl_setup_received();
   82e70:	4b24      	ldr	r3, [pc, #144]	; (82f04 <udd_ctrl_interrupt+0xd0>)
   82e72:	4798      	blx	r3
		return true;
   82e74:	2301      	movs	r3, #1
   82e76:	e03f      	b.n	82ef8 <udd_ctrl_interrupt+0xc4>
	}
	if (Is_udd_endpoint_status_in_sent(status)
   82e78:	687b      	ldr	r3, [r7, #4]
   82e7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
   82e7e:	2b00      	cmp	r3, #0
   82e80:	d00a      	beq.n	82e98 <udd_ctrl_interrupt+0x64>
			&& Is_udd_in_send_interrupt_enabled(0)) {
   82e82:	4b1f      	ldr	r3, [pc, #124]	; (82f00 <udd_ctrl_interrupt+0xcc>)
   82e84:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
   82e88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
   82e8c:	2b00      	cmp	r3, #0
   82e8e:	d003      	beq.n	82e98 <udd_ctrl_interrupt+0x64>
		// IN packet sent
		dbg_print("In ");
		udd_ctrl_in_sent();
   82e90:	4b1d      	ldr	r3, [pc, #116]	; (82f08 <udd_ctrl_interrupt+0xd4>)
   82e92:	4798      	blx	r3
		return true;
   82e94:	2301      	movs	r3, #1
   82e96:	e02f      	b.n	82ef8 <udd_ctrl_interrupt+0xc4>
	}
	if (Is_udd_endpoint_status_out_received(status)) {
   82e98:	687b      	ldr	r3, [r7, #4]
   82e9a:	f403 7300 	and.w	r3, r3, #512	; 0x200
   82e9e:	2b00      	cmp	r3, #0
   82ea0:	d003      	beq.n	82eaa <udd_ctrl_interrupt+0x76>
		// OUT packet received
		dbg_print("Out ");
		udd_ctrl_out_received();
   82ea2:	4b1a      	ldr	r3, [pc, #104]	; (82f0c <udd_ctrl_interrupt+0xd8>)
   82ea4:	4798      	blx	r3
		return true;
   82ea6:	2301      	movs	r3, #1
   82ea8:	e026      	b.n	82ef8 <udd_ctrl_interrupt+0xc4>
	}
	if (Is_udd_endpoint_status_stall(status)) {
   82eaa:	687b      	ldr	r3, [r7, #4]
   82eac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
   82eb0:	2b00      	cmp	r3, #0
   82eb2:	d004      	beq.n	82ebe <udd_ctrl_interrupt+0x8a>
		dbg_print("Stall\n\r");
		// STALLed
		udd_ack_stall(0);
   82eb4:	4b12      	ldr	r3, [pc, #72]	; (82f00 <udd_ctrl_interrupt+0xcc>)
   82eb6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   82eba:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	}
	if (Is_udd_endpoint_status_nak_out(status)) {
   82ebe:	687b      	ldr	r3, [r7, #4]
   82ec0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
   82ec4:	2b00      	cmp	r3, #0
   82ec6:	d008      	beq.n	82eda <udd_ctrl_interrupt+0xa6>
		// Overflow on OUT packet
		dbg_print("NakO ");
		udd_ack_nak_out(0);
   82ec8:	4b0d      	ldr	r3, [pc, #52]	; (82f00 <udd_ctrl_interrupt+0xcc>)
   82eca:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   82ece:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		udd_ctrl_overflow();
   82ed2:	4b0f      	ldr	r3, [pc, #60]	; (82f10 <udd_ctrl_interrupt+0xdc>)
   82ed4:	4798      	blx	r3
		return true;
   82ed6:	2301      	movs	r3, #1
   82ed8:	e00e      	b.n	82ef8 <udd_ctrl_interrupt+0xc4>
	}
	if (Is_udd_endpoint_status_nak_in(status)) {
   82eda:	687b      	ldr	r3, [r7, #4]
   82edc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
   82ee0:	2b00      	cmp	r3, #0
   82ee2:	d008      	beq.n	82ef6 <udd_ctrl_interrupt+0xc2>
		// Underflow on IN packet
		dbg_print("NakI ");
		udd_ack_nak_in(0);
   82ee4:	4b06      	ldr	r3, [pc, #24]	; (82f00 <udd_ctrl_interrupt+0xcc>)
   82ee6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   82eea:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		udd_ctrl_underflow();
   82eee:	4b09      	ldr	r3, [pc, #36]	; (82f14 <udd_ctrl_interrupt+0xe0>)
   82ef0:	4798      	blx	r3
		return true;
   82ef2:	2301      	movs	r3, #1
   82ef4:	e000      	b.n	82ef8 <udd_ctrl_interrupt+0xc4>
	}
	dbg_print("UnH ");
	return false;
   82ef6:	2300      	movs	r3, #0
}
   82ef8:	4618      	mov	r0, r3
   82efa:	3708      	adds	r7, #8
   82efc:	46bd      	mov	sp, r7
   82efe:	bd80      	pop	{r7, pc}
   82f00:	400a4000 	.word	0x400a4000
   82f04:	00082871 	.word	0x00082871
   82f08:	000829b1 	.word	0x000829b1
   82f0c:	00082b19 	.word	0x00082b19
   82f10:	00082d19 	.word	0x00082d19
   82f14:	00082cd5 	.word	0x00082cd5

00082f18 <udd_ep_job_table_reset>:
//--- INTERNAL ROUTINES TO MANAGED THE BULK/INTERRUPT/ISOCHRONOUS ENDPOINTS

#if (0!=USB_DEVICE_MAX_EP)

static void udd_ep_job_table_reset(void)
{
   82f18:	b480      	push	{r7}
   82f1a:	b083      	sub	sp, #12
   82f1c:	af00      	add	r7, sp, #0
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
   82f1e:	2300      	movs	r3, #0
   82f20:	71fb      	strb	r3, [r7, #7]
   82f22:	e01c      	b.n	82f5e <udd_ep_job_table_reset+0x46>
		udd_ep_job[i].busy = false;
   82f24:	79fa      	ldrb	r2, [r7, #7]
   82f26:	4912      	ldr	r1, [pc, #72]	; (82f70 <udd_ep_job_table_reset+0x58>)
   82f28:	4613      	mov	r3, r2
   82f2a:	005b      	lsls	r3, r3, #1
   82f2c:	4413      	add	r3, r2
   82f2e:	00db      	lsls	r3, r3, #3
   82f30:	440b      	add	r3, r1
   82f32:	f103 0210 	add.w	r2, r3, #16
   82f36:	7913      	ldrb	r3, [r2, #4]
   82f38:	f36f 0300 	bfc	r3, #0, #1
   82f3c:	7113      	strb	r3, [r2, #4]
		udd_ep_job[i].stall_requested = false;
   82f3e:	79fa      	ldrb	r2, [r7, #7]
   82f40:	490b      	ldr	r1, [pc, #44]	; (82f70 <udd_ep_job_table_reset+0x58>)
   82f42:	4613      	mov	r3, r2
   82f44:	005b      	lsls	r3, r3, #1
   82f46:	4413      	add	r3, r2
   82f48:	00db      	lsls	r3, r3, #3
   82f4a:	440b      	add	r3, r1
   82f4c:	f103 0210 	add.w	r2, r3, #16
   82f50:	7913      	ldrb	r3, [r2, #4]
   82f52:	f36f 0382 	bfc	r3, #2, #1
   82f56:	7113      	strb	r3, [r2, #4]
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
   82f58:	79fb      	ldrb	r3, [r7, #7]
   82f5a:	3301      	adds	r3, #1
   82f5c:	71fb      	strb	r3, [r7, #7]
   82f5e:	79fb      	ldrb	r3, [r7, #7]
   82f60:	2b01      	cmp	r3, #1
   82f62:	d9df      	bls.n	82f24 <udd_ep_job_table_reset+0xc>
	}
}
   82f64:	bf00      	nop
   82f66:	370c      	adds	r7, #12
   82f68:	46bd      	mov	sp, r7
   82f6a:	bc80      	pop	{r7}
   82f6c:	4770      	bx	lr
   82f6e:	bf00      	nop
   82f70:	20000d08 	.word	0x20000d08

00082f74 <udd_ep_job_table_kill>:


static void udd_ep_job_table_kill(void)
{
   82f74:	b580      	push	{r7, lr}
   82f76:	b082      	sub	sp, #8
   82f78:	af00      	add	r7, sp, #0
	uint8_t i;

	// For each endpoint, kill job
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
   82f7a:	2300      	movs	r3, #0
   82f7c:	71fb      	strb	r3, [r7, #7]
   82f7e:	e010      	b.n	82fa2 <udd_ep_job_table_kill+0x2e>
		udd_ep_finish_job(&udd_ep_job[i], true, i + 1);
   82f80:	79fa      	ldrb	r2, [r7, #7]
   82f82:	4613      	mov	r3, r2
   82f84:	005b      	lsls	r3, r3, #1
   82f86:	4413      	add	r3, r2
   82f88:	00db      	lsls	r3, r3, #3
   82f8a:	4a09      	ldr	r2, [pc, #36]	; (82fb0 <udd_ep_job_table_kill+0x3c>)
   82f8c:	1898      	adds	r0, r3, r2
   82f8e:	79fb      	ldrb	r3, [r7, #7]
   82f90:	3301      	adds	r3, #1
   82f92:	b2db      	uxtb	r3, r3
   82f94:	461a      	mov	r2, r3
   82f96:	2101      	movs	r1, #1
   82f98:	4b06      	ldr	r3, [pc, #24]	; (82fb4 <udd_ep_job_table_kill+0x40>)
   82f9a:	4798      	blx	r3
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
   82f9c:	79fb      	ldrb	r3, [r7, #7]
   82f9e:	3301      	adds	r3, #1
   82fa0:	71fb      	strb	r3, [r7, #7]
   82fa2:	79fb      	ldrb	r3, [r7, #7]
   82fa4:	2b01      	cmp	r3, #1
   82fa6:	d9eb      	bls.n	82f80 <udd_ep_job_table_kill+0xc>
	}
}
   82fa8:	bf00      	nop
   82faa:	3708      	adds	r7, #8
   82fac:	46bd      	mov	sp, r7
   82fae:	bd80      	pop	{r7, pc}
   82fb0:	20000d08 	.word	0x20000d08
   82fb4:	00082ff5 	.word	0x00082ff5

00082fb8 <udd_ep_abort_job>:


static void udd_ep_abort_job(udd_ep_id_t ep)
{
   82fb8:	b580      	push	{r7, lr}
   82fba:	b082      	sub	sp, #8
   82fbc:	af00      	add	r7, sp, #0
   82fbe:	4603      	mov	r3, r0
   82fc0:	71fb      	strb	r3, [r7, #7]
	ep &= USB_EP_ADDR_MASK;
   82fc2:	79fb      	ldrb	r3, [r7, #7]
   82fc4:	f003 030f 	and.w	r3, r3, #15
   82fc8:	71fb      	strb	r3, [r7, #7]

	// Abort job on endpoint
	udd_ep_finish_job(&udd_ep_job[ep - 1], true, ep);
   82fca:	79fb      	ldrb	r3, [r7, #7]
   82fcc:	1e5a      	subs	r2, r3, #1
   82fce:	4613      	mov	r3, r2
   82fd0:	005b      	lsls	r3, r3, #1
   82fd2:	4413      	add	r3, r2
   82fd4:	00db      	lsls	r3, r3, #3
   82fd6:	4a05      	ldr	r2, [pc, #20]	; (82fec <udd_ep_abort_job+0x34>)
   82fd8:	4413      	add	r3, r2
   82fda:	79fa      	ldrb	r2, [r7, #7]
   82fdc:	2101      	movs	r1, #1
   82fde:	4618      	mov	r0, r3
   82fe0:	4b03      	ldr	r3, [pc, #12]	; (82ff0 <udd_ep_abort_job+0x38>)
   82fe2:	4798      	blx	r3
}
   82fe4:	bf00      	nop
   82fe6:	3708      	adds	r7, #8
   82fe8:	46bd      	mov	sp, r7
   82fea:	bd80      	pop	{r7, pc}
   82fec:	20000d08 	.word	0x20000d08
   82ff0:	00082ff5 	.word	0x00082ff5

00082ff4 <udd_ep_finish_job>:


static void udd_ep_finish_job(udd_ep_job_t * ptr_job, bool b_abort, uint8_t ep_num)
{
   82ff4:	b580      	push	{r7, lr}
   82ff6:	b082      	sub	sp, #8
   82ff8:	af00      	add	r7, sp, #0
   82ffa:	6078      	str	r0, [r7, #4]
   82ffc:	460b      	mov	r3, r1
   82ffe:	70fb      	strb	r3, [r7, #3]
   83000:	4613      	mov	r3, r2
   83002:	70bb      	strb	r3, [r7, #2]
	if (ptr_job->busy == false) {
   83004:	687b      	ldr	r3, [r7, #4]
   83006:	7d1b      	ldrb	r3, [r3, #20]
   83008:	f003 0301 	and.w	r3, r3, #1
   8300c:	b2db      	uxtb	r3, r3
   8300e:	2b00      	cmp	r3, #0
   83010:	d01f      	beq.n	83052 <udd_ep_finish_job+0x5e>
		return; // No on-going job
	}
	ptr_job->busy = false;
   83012:	687a      	ldr	r2, [r7, #4]
   83014:	7d13      	ldrb	r3, [r2, #20]
   83016:	f36f 0300 	bfc	r3, #0, #1
   8301a:	7513      	strb	r3, [r2, #20]
	dbg_print("JobE%d ", b_abort);
	if (NULL == ptr_job->call_trans) {
   8301c:	687b      	ldr	r3, [r7, #4]
   8301e:	681b      	ldr	r3, [r3, #0]
   83020:	2b00      	cmp	r3, #0
   83022:	d018      	beq.n	83056 <udd_ep_finish_job+0x62>
		return; // No callback linked to job
	}
	if (Is_udd_endpoint_in(ep_num)) {
   83024:	4a0e      	ldr	r2, [pc, #56]	; (83060 <udd_ep_finish_job+0x6c>)
   83026:	78bb      	ldrb	r3, [r7, #2]
   83028:	3308      	adds	r3, #8
   8302a:	015b      	lsls	r3, r3, #5
   8302c:	4413      	add	r3, r2
   8302e:	681b      	ldr	r3, [r3, #0]
   83030:	f003 0308 	and.w	r3, r3, #8
   83034:	2b00      	cmp	r3, #0
   83036:	d003      	beq.n	83040 <udd_ep_finish_job+0x4c>
		ep_num |= USB_EP_DIR_IN;
   83038:	78bb      	ldrb	r3, [r7, #2]
   8303a:	f063 037f 	orn	r3, r3, #127	; 0x7f
   8303e:	70bb      	strb	r3, [r7, #2]
	}
	ptr_job->call_trans((b_abort) ? UDD_EP_TRANSFER_ABORT :
   83040:	687b      	ldr	r3, [r7, #4]
   83042:	681b      	ldr	r3, [r3, #0]
   83044:	78fa      	ldrb	r2, [r7, #3]
   83046:	4610      	mov	r0, r2
   83048:	687a      	ldr	r2, [r7, #4]
   8304a:	6891      	ldr	r1, [r2, #8]
   8304c:	78ba      	ldrb	r2, [r7, #2]
   8304e:	4798      	blx	r3
   83050:	e002      	b.n	83058 <udd_ep_finish_job+0x64>
		return; // No on-going job
   83052:	bf00      	nop
   83054:	e000      	b.n	83058 <udd_ep_finish_job+0x64>
		return; // No callback linked to job
   83056:	bf00      	nop
			UDD_EP_TRANSFER_OK, ptr_job->buf_size, ep_num);
}
   83058:	3708      	adds	r7, #8
   8305a:	46bd      	mov	sp, r7
   8305c:	bd80      	pop	{r7, pc}
   8305e:	bf00      	nop
   83060:	400a4000 	.word	0x400a4000

00083064 <udd_ep_trans_done>:

static void udd_ep_trans_done(udd_ep_id_t ep)
{
   83064:	b580      	push	{r7, lr}
   83066:	b086      	sub	sp, #24
   83068:	af00      	add	r7, sp, #0
   8306a:	4603      	mov	r3, r0
   8306c:	71fb      	strb	r3, [r7, #7]
	uint32_t udd_dma_ctrl = 0;
   8306e:	2300      	movs	r3, #0
   83070:	617b      	str	r3, [r7, #20]
	udd_ep_job_t *ptr_job;
	iram_size_t next_trans;
	irqflags_t flags;

	// Get job corresponding at endpoint
	ptr_job = &udd_ep_job[ep - 1];
   83072:	79fb      	ldrb	r3, [r7, #7]
   83074:	1e5a      	subs	r2, r3, #1
   83076:	4613      	mov	r3, r2
   83078:	005b      	lsls	r3, r3, #1
   8307a:	4413      	add	r3, r2
   8307c:	00db      	lsls	r3, r3, #3
   8307e:	4a6d      	ldr	r2, [pc, #436]	; (83234 <udd_ep_trans_done+0x1d0>)
   83080:	4413      	add	r3, r2
   83082:	60fb      	str	r3, [r7, #12]

	if (!ptr_job->busy) {
   83084:	68fb      	ldr	r3, [r7, #12]
   83086:	7d1b      	ldrb	r3, [r3, #20]
   83088:	f003 0301 	and.w	r3, r3, #1
   8308c:	b2db      	uxtb	r3, r3
   8308e:	2b00      	cmp	r3, #0
   83090:	f000 80cb 	beq.w	8322a <udd_ep_trans_done+0x1c6>
		return; // No job is running, then ignore it (system error)
	}

	if (ptr_job->buf_cnt != ptr_job->buf_size) {
   83094:	68fb      	ldr	r3, [r7, #12]
   83096:	68da      	ldr	r2, [r3, #12]
   83098:	68fb      	ldr	r3, [r7, #12]
   8309a:	689b      	ldr	r3, [r3, #8]
   8309c:	429a      	cmp	r2, r3
   8309e:	f000 8098 	beq.w	831d2 <udd_ep_trans_done+0x16e>
		// Need to send or receive other data
		next_trans = ptr_job->buf_size - ptr_job->buf_cnt;
   830a2:	68fb      	ldr	r3, [r7, #12]
   830a4:	689a      	ldr	r2, [r3, #8]
   830a6:	68fb      	ldr	r3, [r7, #12]
   830a8:	68db      	ldr	r3, [r3, #12]
   830aa:	1ad3      	subs	r3, r2, r3
   830ac:	613b      	str	r3, [r7, #16]

		if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
   830ae:	693b      	ldr	r3, [r7, #16]
   830b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
   830b4:	d905      	bls.n	830c2 <udd_ep_trans_done+0x5e>
			// The USB hardware support a maximum
			// transfer size of UDD_ENDPOINT_MAX_TRANS Bytes
			next_trans = UDD_ENDPOINT_MAX_TRANS;
   830b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
   830ba:	613b      	str	r3, [r7, #16]

			// Set 0 to transfer the maximum
			udd_dma_ctrl = UDPHS_DMACONTROL_BUFF_LENGTH(0);
   830bc:	2300      	movs	r3, #0
   830be:	617b      	str	r3, [r7, #20]
   830c0:	e002      	b.n	830c8 <udd_ep_trans_done+0x64>
		} else {
			udd_dma_ctrl = UDPHS_DMACONTROL_BUFF_LENGTH(next_trans);
   830c2:	693b      	ldr	r3, [r7, #16]
   830c4:	041b      	lsls	r3, r3, #16
   830c6:	617b      	str	r3, [r7, #20]
		}
		if (Is_udd_endpoint_in(ep)) {
   830c8:	4a5b      	ldr	r2, [pc, #364]	; (83238 <udd_ep_trans_done+0x1d4>)
   830ca:	79fb      	ldrb	r3, [r7, #7]
   830cc:	3308      	adds	r3, #8
   830ce:	015b      	lsls	r3, r3, #5
   830d0:	4413      	add	r3, r2
   830d2:	681b      	ldr	r3, [r3, #0]
   830d4:	f003 0308 	and.w	r3, r3, #8
   830d8:	2b00      	cmp	r3, #0
   830da:	d01d      	beq.n	83118 <udd_ep_trans_done+0xb4>
			if (0 != (next_trans % udd_get_endpoint_size(ep))) {
   830dc:	4a56      	ldr	r2, [pc, #344]	; (83238 <udd_ep_trans_done+0x1d4>)
   830de:	79fb      	ldrb	r3, [r7, #7]
   830e0:	3308      	adds	r3, #8
   830e2:	015b      	lsls	r3, r3, #5
   830e4:	4413      	add	r3, r2
   830e6:	681b      	ldr	r3, [r3, #0]
   830e8:	f003 0307 	and.w	r3, r3, #7
   830ec:	2208      	movs	r2, #8
   830ee:	fa02 f303 	lsl.w	r3, r2, r3
   830f2:	461a      	mov	r2, r3
   830f4:	693b      	ldr	r3, [r7, #16]
   830f6:	fbb3 f1f2 	udiv	r1, r3, r2
   830fa:	fb02 f201 	mul.w	r2, r2, r1
   830fe:	1a9b      	subs	r3, r3, r2
   83100:	2b00      	cmp	r3, #0
   83102:	d027      	beq.n	83154 <udd_ep_trans_done+0xf0>
				// Enable short packet option
				// else the DMA transfer is accepted
				// and interrupt DMA valid but nothing is sent.
				udd_dma_ctrl |= UDPHS_DMACONTROL_END_B_EN;
   83104:	697b      	ldr	r3, [r7, #20]
   83106:	f043 0308 	orr.w	r3, r3, #8
   8310a:	617b      	str	r3, [r7, #20]
				// No need to request another ZLP
				ptr_job->b_shortpacket = false;
   8310c:	68fa      	ldr	r2, [r7, #12]
   8310e:	7d13      	ldrb	r3, [r2, #20]
   83110:	f36f 0341 	bfc	r3, #1, #1
   83114:	7513      	strb	r3, [r2, #20]
   83116:	e01d      	b.n	83154 <udd_ep_trans_done+0xf0>
			}
		} else {
			if ((USB_EP_TYPE_ISOCHRONOUS != udd_get_endpoint_type(ep))
   83118:	4a47      	ldr	r2, [pc, #284]	; (83238 <udd_ep_trans_done+0x1d4>)
   8311a:	79fb      	ldrb	r3, [r7, #7]
   8311c:	3308      	adds	r3, #8
   8311e:	015b      	lsls	r3, r3, #5
   83120:	4413      	add	r3, r2
   83122:	681b      	ldr	r3, [r3, #0]
   83124:	091b      	lsrs	r3, r3, #4
   83126:	f003 0303 	and.w	r3, r3, #3
   8312a:	2b01      	cmp	r3, #1
   8312c:	d10e      	bne.n	8314c <udd_ep_trans_done+0xe8>
					|| (next_trans <= (iram_size_t) udd_get_endpoint_size(ep))) {
   8312e:	4a42      	ldr	r2, [pc, #264]	; (83238 <udd_ep_trans_done+0x1d4>)
   83130:	79fb      	ldrb	r3, [r7, #7]
   83132:	3308      	adds	r3, #8
   83134:	015b      	lsls	r3, r3, #5
   83136:	4413      	add	r3, r2
   83138:	681b      	ldr	r3, [r3, #0]
   8313a:	f003 0307 	and.w	r3, r3, #7
   8313e:	2208      	movs	r2, #8
   83140:	fa02 f303 	lsl.w	r3, r2, r3
   83144:	461a      	mov	r2, r3
   83146:	693b      	ldr	r3, [r7, #16]
   83148:	429a      	cmp	r2, r3
   8314a:	d303      	bcc.n	83154 <udd_ep_trans_done+0xf0>

				// Enable short packet reception
				udd_dma_ctrl |= UDPHS_DMACONTROL_END_TR_IT
   8314c:	697b      	ldr	r3, [r7, #20]
   8314e:	f043 0314 	orr.w	r3, r3, #20
   83152:	617b      	str	r3, [r7, #20]
						| UDPHS_DMACONTROL_END_TR_EN;
			}
		}

		// Start USB DMA to fill or read fifo of the selected endpoint
		udd_endpoint_dma_set_addr(ep, (uint32_t) & ptr_job->buf[ptr_job->buf_cnt]);
   83154:	79fb      	ldrb	r3, [r7, #7]
   83156:	011a      	lsls	r2, r3, #4
   83158:	4b38      	ldr	r3, [pc, #224]	; (8323c <udd_ep_trans_done+0x1d8>)
   8315a:	4413      	add	r3, r2
   8315c:	68fa      	ldr	r2, [r7, #12]
   8315e:	6851      	ldr	r1, [r2, #4]
   83160:	68fa      	ldr	r2, [r7, #12]
   83162:	68d2      	ldr	r2, [r2, #12]
   83164:	440a      	add	r2, r1
   83166:	605a      	str	r2, [r3, #4]
		udd_dma_ctrl |= UDPHS_DMACONTROL_END_BUFFIT | UDPHS_DMACONTROL_CHANN_ENB;
   83168:	697b      	ldr	r3, [r7, #20]
   8316a:	f043 0321 	orr.w	r3, r3, #33	; 0x21
   8316e:	617b      	str	r3, [r7, #20]

		// Disable IRQs to have a short sequence
		// between read of EOT_STA and DMA enable
		flags = cpu_irq_save();
   83170:	4b33      	ldr	r3, [pc, #204]	; (83240 <udd_ep_trans_done+0x1dc>)
   83172:	4798      	blx	r3
   83174:	60b8      	str	r0, [r7, #8]
		if (!(udd_endpoint_dma_get_status(ep)
   83176:	79fb      	ldrb	r3, [r7, #7]
   83178:	011a      	lsls	r2, r3, #4
   8317a:	4b30      	ldr	r3, [pc, #192]	; (8323c <udd_ep_trans_done+0x1d8>)
   8317c:	4413      	add	r3, r2
   8317e:	68db      	ldr	r3, [r3, #12]
				& UDPHS_DMASTATUS_END_TR_ST)) {
   83180:	f003 0310 	and.w	r3, r3, #16
		if (!(udd_endpoint_dma_get_status(ep)
   83184:	2b00      	cmp	r3, #0
   83186:	d11d      	bne.n	831c4 <udd_ep_trans_done+0x160>
			udd_endpoint_dma_set_control(ep, udd_dma_ctrl);
   83188:	79fb      	ldrb	r3, [r7, #7]
   8318a:	011a      	lsls	r2, r3, #4
   8318c:	4b2b      	ldr	r3, [pc, #172]	; (8323c <udd_ep_trans_done+0x1d8>)
   8318e:	4413      	add	r3, r2
   83190:	697a      	ldr	r2, [r7, #20]
   83192:	609a      	str	r2, [r3, #8]
			ptr_job->buf_cnt += next_trans;
   83194:	68fb      	ldr	r3, [r7, #12]
   83196:	68da      	ldr	r2, [r3, #12]
   83198:	693b      	ldr	r3, [r7, #16]
   8319a:	441a      	add	r2, r3
   8319c:	68fb      	ldr	r3, [r7, #12]
   8319e:	60da      	str	r2, [r3, #12]
			ptr_job->buf_load = next_trans;
   831a0:	68fb      	ldr	r3, [r7, #12]
   831a2:	693a      	ldr	r2, [r7, #16]
   831a4:	611a      	str	r2, [r3, #16]
			udd_enable_endpoint_dma_interrupt(ep);
   831a6:	4924      	ldr	r1, [pc, #144]	; (83238 <udd_ep_trans_done+0x1d4>)
   831a8:	4b23      	ldr	r3, [pc, #140]	; (83238 <udd_ep_trans_done+0x1d4>)
   831aa:	691a      	ldr	r2, [r3, #16]
   831ac:	79fb      	ldrb	r3, [r7, #7]
   831ae:	3b01      	subs	r3, #1
   831b0:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
   831b4:	fa00 f303 	lsl.w	r3, r0, r3
   831b8:	4313      	orrs	r3, r2
   831ba:	610b      	str	r3, [r1, #16]
			cpu_irq_restore(flags);
   831bc:	68b8      	ldr	r0, [r7, #8]
   831be:	4b21      	ldr	r3, [pc, #132]	; (83244 <udd_ep_trans_done+0x1e0>)
   831c0:	4798      	blx	r3
			return;
   831c2:	e033      	b.n	8322c <udd_ep_trans_done+0x1c8>
		}
		cpu_irq_restore(flags);
   831c4:	68b8      	ldr	r0, [r7, #8]
   831c6:	4b1f      	ldr	r3, [pc, #124]	; (83244 <udd_ep_trans_done+0x1e0>)
   831c8:	4798      	blx	r3

		// Here a ZLP has been received
		// and the DMA transfer must be not started.
		// It is the end of transfer
		ptr_job->buf_size = ptr_job->buf_cnt;
   831ca:	68fb      	ldr	r3, [r7, #12]
   831cc:	68da      	ldr	r2, [r3, #12]
   831ce:	68fb      	ldr	r3, [r7, #12]
   831d0:	609a      	str	r2, [r3, #8]
	}
	if (Is_udd_endpoint_in(ep)) {
   831d2:	4a19      	ldr	r2, [pc, #100]	; (83238 <udd_ep_trans_done+0x1d4>)
   831d4:	79fb      	ldrb	r3, [r7, #7]
   831d6:	3308      	adds	r3, #8
   831d8:	015b      	lsls	r3, r3, #5
   831da:	4413      	add	r3, r2
   831dc:	681b      	ldr	r3, [r3, #0]
   831de:	f003 0308 	and.w	r3, r3, #8
   831e2:	2b00      	cmp	r3, #0
   831e4:	d01a      	beq.n	8321c <udd_ep_trans_done+0x1b8>
		if (ptr_job->b_shortpacket) {
   831e6:	68fb      	ldr	r3, [r7, #12]
   831e8:	7d1b      	ldrb	r3, [r3, #20]
   831ea:	f003 0302 	and.w	r3, r3, #2
   831ee:	b2db      	uxtb	r3, r3
   831f0:	2b00      	cmp	r3, #0
   831f2:	d013      	beq.n	8321c <udd_ep_trans_done+0x1b8>
			dbg_print("zlp ");
			// Need to send a ZLP (No possible with USB DMA)
			// enable interrupt to wait a free bank to sent ZLP
			udd_enable_tx_pkt_ready_interrupt(ep);
   831f4:	4a10      	ldr	r2, [pc, #64]	; (83238 <udd_ep_trans_done+0x1d4>)
   831f6:	79fb      	ldrb	r3, [r7, #7]
   831f8:	3308      	adds	r3, #8
   831fa:	015b      	lsls	r3, r3, #5
   831fc:	4413      	add	r3, r2
   831fe:	3304      	adds	r3, #4
   83200:	f44f 6200 	mov.w	r2, #2048	; 0x800
   83204:	601a      	str	r2, [r3, #0]
			udd_enable_endpoint_interrupt(ep);
   83206:	490c      	ldr	r1, [pc, #48]	; (83238 <udd_ep_trans_done+0x1d4>)
   83208:	4b0b      	ldr	r3, [pc, #44]	; (83238 <udd_ep_trans_done+0x1d4>)
   8320a:	691a      	ldr	r2, [r3, #16]
   8320c:	79fb      	ldrb	r3, [r7, #7]
   8320e:	f44f 7080 	mov.w	r0, #256	; 0x100
   83212:	fa00 f303 	lsl.w	r3, r0, r3
   83216:	4313      	orrs	r3, r2
   83218:	610b      	str	r3, [r1, #16]
			return;
   8321a:	e007      	b.n	8322c <udd_ep_trans_done+0x1c8>
		}
	}
	// Call callback to signal end of transfer
	udd_ep_finish_job(ptr_job, false, ep);
   8321c:	79fb      	ldrb	r3, [r7, #7]
   8321e:	461a      	mov	r2, r3
   83220:	2100      	movs	r1, #0
   83222:	68f8      	ldr	r0, [r7, #12]
   83224:	4b08      	ldr	r3, [pc, #32]	; (83248 <udd_ep_trans_done+0x1e4>)
   83226:	4798      	blx	r3
   83228:	e000      	b.n	8322c <udd_ep_trans_done+0x1c8>
		return; // No job is running, then ignore it (system error)
   8322a:	bf00      	nop
}
   8322c:	3718      	adds	r7, #24
   8322e:	46bd      	mov	sp, r7
   83230:	bd80      	pop	{r7, pc}
   83232:	bf00      	nop
   83234:	20000d08 	.word	0x20000d08
   83238:	400a4000 	.word	0x400a4000
   8323c:	400a4300 	.word	0x400a4300
   83240:	000818b9 	.word	0x000818b9
   83244:	00081911 	.word	0x00081911
   83248:	00082ff5 	.word	0x00082ff5

0008324c <udd_ep_interrupt>:


static bool udd_ep_interrupt(void)
{
   8324c:	b580      	push	{r7, lr}
   8324e:	b084      	sub	sp, #16
   83250:	af00      	add	r7, sp, #0
	udd_ep_id_t ep;
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
   83252:	2301      	movs	r3, #1
   83254:	73fb      	strb	r3, [r7, #15]
   83256:	e0e0      	b.n	8341a <udd_ep_interrupt+0x1ce>
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   83258:	7bfb      	ldrb	r3, [r7, #15]
   8325a:	1e5a      	subs	r2, r3, #1
   8325c:	4613      	mov	r3, r2
   8325e:	005b      	lsls	r3, r3, #1
   83260:	4413      	add	r3, r2
   83262:	00db      	lsls	r3, r3, #3
   83264:	4a71      	ldr	r2, [pc, #452]	; (8342c <udd_ep_interrupt+0x1e0>)
   83266:	4413      	add	r3, r2
   83268:	60bb      	str	r3, [r7, #8]

		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   8326a:	4b71      	ldr	r3, [pc, #452]	; (83430 <udd_ep_interrupt+0x1e4>)
   8326c:	691a      	ldr	r2, [r3, #16]
   8326e:	7bfb      	ldrb	r3, [r7, #15]
   83270:	3b01      	subs	r3, #1
   83272:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
   83276:	fa01 f303 	lsl.w	r3, r1, r3
   8327a:	4013      	ands	r3, r2
   8327c:	2b00      	cmp	r3, #0
   8327e:	d03c      	beq.n	832fa <udd_ep_interrupt+0xae>
				&& Is_udd_endpoint_dma_interrupt(ep)) {
   83280:	4b6b      	ldr	r3, [pc, #428]	; (83430 <udd_ep_interrupt+0x1e4>)
   83282:	695a      	ldr	r2, [r3, #20]
   83284:	7bfb      	ldrb	r3, [r7, #15]
   83286:	3b01      	subs	r3, #1
   83288:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
   8328c:	fa01 f303 	lsl.w	r3, r1, r3
   83290:	4013      	ands	r3, r2
   83292:	2b00      	cmp	r3, #0
   83294:	d031      	beq.n	832fa <udd_ep_interrupt+0xae>
			uint32_t nb_remaining;
			if (udd_endpoint_dma_get_status(ep)
   83296:	7bfb      	ldrb	r3, [r7, #15]
   83298:	011a      	lsls	r2, r3, #4
   8329a:	4b66      	ldr	r3, [pc, #408]	; (83434 <udd_ep_interrupt+0x1e8>)
   8329c:	4413      	add	r3, r2
   8329e:	68db      	ldr	r3, [r3, #12]
					& UDPHS_DMASTATUS_CHANN_ENB) {
   832a0:	f003 0301 	and.w	r3, r3, #1
			if (udd_endpoint_dma_get_status(ep)
   832a4:	2b00      	cmp	r3, #0
   832a6:	d001      	beq.n	832ac <udd_ep_interrupt+0x60>
				return true; // Ignore EOT_STA interrupt
   832a8:	2301      	movs	r3, #1
   832aa:	e0bb      	b.n	83424 <udd_ep_interrupt+0x1d8>
			}
			dbg_print("dma%d: ", ep);
			udd_disable_endpoint_dma_interrupt(ep);
   832ac:	4960      	ldr	r1, [pc, #384]	; (83430 <udd_ep_interrupt+0x1e4>)
   832ae:	4b60      	ldr	r3, [pc, #384]	; (83430 <udd_ep_interrupt+0x1e4>)
   832b0:	691a      	ldr	r2, [r3, #16]
   832b2:	7bfb      	ldrb	r3, [r7, #15]
   832b4:	3b01      	subs	r3, #1
   832b6:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
   832ba:	fa00 f303 	lsl.w	r3, r0, r3
   832be:	43db      	mvns	r3, r3
   832c0:	4013      	ands	r3, r2
   832c2:	610b      	str	r3, [r1, #16]
			// Save number of data no transfered
			nb_remaining = (udd_endpoint_dma_get_status(ep) &
   832c4:	7bfb      	ldrb	r3, [r7, #15]
   832c6:	011a      	lsls	r2, r3, #4
   832c8:	4b5a      	ldr	r3, [pc, #360]	; (83434 <udd_ep_interrupt+0x1e8>)
   832ca:	4413      	add	r3, r2
   832cc:	68db      	ldr	r3, [r3, #12]
					UDPHS_DMASTATUS_BUFF_COUNT_Msk)
					>> UDPHS_DMASTATUS_BUFF_COUNT_Pos;
   832ce:	0c1b      	lsrs	r3, r3, #16
			nb_remaining = (udd_endpoint_dma_get_status(ep) &
   832d0:	b29b      	uxth	r3, r3
   832d2:	607b      	str	r3, [r7, #4]
			if (nb_remaining) {
   832d4:	687b      	ldr	r3, [r7, #4]
   832d6:	2b00      	cmp	r3, #0
   832d8:	d009      	beq.n	832ee <udd_ep_interrupt+0xa2>
				// Transfer no complete (short packet or ZLP) then:
				// Update number of data transfered
				ptr_job->buf_cnt -= nb_remaining;
   832da:	68bb      	ldr	r3, [r7, #8]
   832dc:	68da      	ldr	r2, [r3, #12]
   832de:	687b      	ldr	r3, [r7, #4]
   832e0:	1ad2      	subs	r2, r2, r3
   832e2:	68bb      	ldr	r3, [r7, #8]
   832e4:	60da      	str	r2, [r3, #12]
				// Set transfer complete to stop the transfer
				ptr_job->buf_size = ptr_job->buf_cnt;
   832e6:	68bb      	ldr	r3, [r7, #8]
   832e8:	68da      	ldr	r2, [r3, #12]
   832ea:	68bb      	ldr	r3, [r7, #8]
   832ec:	609a      	str	r2, [r3, #8]
			}
			udd_ep_trans_done(ep);
   832ee:	7bfb      	ldrb	r3, [r7, #15]
   832f0:	4618      	mov	r0, r3
   832f2:	4b51      	ldr	r3, [pc, #324]	; (83438 <udd_ep_interrupt+0x1ec>)
   832f4:	4798      	blx	r3
			return true;
   832f6:	2301      	movs	r3, #1
   832f8:	e094      	b.n	83424 <udd_ep_interrupt+0x1d8>
		}
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   832fa:	4b4d      	ldr	r3, [pc, #308]	; (83430 <udd_ep_interrupt+0x1e4>)
   832fc:	691a      	ldr	r2, [r3, #16]
   832fe:	7bfb      	ldrb	r3, [r7, #15]
   83300:	f44f 7180 	mov.w	r1, #256	; 0x100
   83304:	fa01 f303 	lsl.w	r3, r1, r3
   83308:	4013      	ands	r3, r2
   8330a:	2b00      	cmp	r3, #0
   8330c:	f000 8082 	beq.w	83414 <udd_ep_interrupt+0x1c8>
			if (Is_udd_tx_pkt_ready_interrupt_enabled(ep)
   83310:	4a47      	ldr	r2, [pc, #284]	; (83430 <udd_ep_interrupt+0x1e4>)
   83312:	7bfb      	ldrb	r3, [r7, #15]
   83314:	015b      	lsls	r3, r3, #5
   83316:	4413      	add	r3, r2
   83318:	f503 7386 	add.w	r3, r3, #268	; 0x10c
   8331c:	681b      	ldr	r3, [r3, #0]
   8331e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
   83322:	2b00      	cmp	r3, #0
   83324:	d024      	beq.n	83370 <udd_ep_interrupt+0x124>
					&& !Is_udd_tx_pkt_ready(ep)) {
   83326:	4a42      	ldr	r2, [pc, #264]	; (83430 <udd_ep_interrupt+0x1e4>)
   83328:	7bfb      	ldrb	r3, [r7, #15]
   8332a:	015b      	lsls	r3, r3, #5
   8332c:	4413      	add	r3, r2
   8332e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
   83332:	681b      	ldr	r3, [r3, #0]
   83334:	f403 6300 	and.w	r3, r3, #2048	; 0x800
   83338:	2b00      	cmp	r3, #0
   8333a:	d119      	bne.n	83370 <udd_ep_interrupt+0x124>
				udd_disable_tx_pkt_ready_interrupt(ep);
   8333c:	4a3c      	ldr	r2, [pc, #240]	; (83430 <udd_ep_interrupt+0x1e4>)
   8333e:	7bfb      	ldrb	r3, [r7, #15]
   83340:	015b      	lsls	r3, r3, #5
   83342:	4413      	add	r3, r2
   83344:	f503 7384 	add.w	r3, r3, #264	; 0x108
   83348:	f44f 6200 	mov.w	r2, #2048	; 0x800
   8334c:	601a      	str	r2, [r3, #0]
				// One bank is free then send a ZLP
				udd_raise_tx_pkt_ready(ep);
   8334e:	4a38      	ldr	r2, [pc, #224]	; (83430 <udd_ep_interrupt+0x1e4>)
   83350:	7bfb      	ldrb	r3, [r7, #15]
   83352:	015b      	lsls	r3, r3, #5
   83354:	4413      	add	r3, r2
   83356:	f503 738a 	add.w	r3, r3, #276	; 0x114
   8335a:	f44f 6200 	mov.w	r2, #2048	; 0x800
   8335e:	601a      	str	r2, [r3, #0]
				udd_ep_finish_job(ptr_job, false, ep);
   83360:	7bfb      	ldrb	r3, [r7, #15]
   83362:	461a      	mov	r2, r3
   83364:	2100      	movs	r1, #0
   83366:	68b8      	ldr	r0, [r7, #8]
   83368:	4b34      	ldr	r3, [pc, #208]	; (8343c <udd_ep_interrupt+0x1f0>)
   8336a:	4798      	blx	r3
				return true;
   8336c:	2301      	movs	r3, #1
   8336e:	e059      	b.n	83424 <udd_ep_interrupt+0x1d8>
			}
			if (Is_udd_bank_interrupt_enabled(ep)
   83370:	4a2f      	ldr	r2, [pc, #188]	; (83430 <udd_ep_interrupt+0x1e4>)
   83372:	7bfb      	ldrb	r3, [r7, #15]
   83374:	015b      	lsls	r3, r3, #5
   83376:	4413      	add	r3, r2
   83378:	f503 7386 	add.w	r3, r3, #268	; 0x10c
   8337c:	681b      	ldr	r3, [r3, #0]
   8337e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
   83382:	2b00      	cmp	r3, #0
   83384:	d046      	beq.n	83414 <udd_ep_interrupt+0x1c8>
					&& (0 == udd_nb_busy_bank(ep))) {
   83386:	4a2a      	ldr	r2, [pc, #168]	; (83430 <udd_ep_interrupt+0x1e4>)
   83388:	7bfb      	ldrb	r3, [r7, #15]
   8338a:	015b      	lsls	r3, r3, #5
   8338c:	4413      	add	r3, r2
   8338e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
   83392:	681b      	ldr	r3, [r3, #0]
   83394:	0c9b      	lsrs	r3, r3, #18
   83396:	f003 0303 	and.w	r3, r3, #3
   8339a:	2b00      	cmp	r3, #0
   8339c:	d13a      	bne.n	83414 <udd_ep_interrupt+0x1c8>
				// End of background transfer on IN endpoint
				udd_disable_bank_interrupt(ep);
   8339e:	4a24      	ldr	r2, [pc, #144]	; (83430 <udd_ep_interrupt+0x1e4>)
   833a0:	7bfb      	ldrb	r3, [r7, #15]
   833a2:	015b      	lsls	r3, r3, #5
   833a4:	4413      	add	r3, r2
   833a6:	f503 7384 	add.w	r3, r3, #264	; 0x108
   833aa:	f44f 2280 	mov.w	r2, #262144	; 0x40000
   833ae:	601a      	str	r2, [r3, #0]
				udd_disable_endpoint_interrupt(ep);
   833b0:	491f      	ldr	r1, [pc, #124]	; (83430 <udd_ep_interrupt+0x1e4>)
   833b2:	4b1f      	ldr	r3, [pc, #124]	; (83430 <udd_ep_interrupt+0x1e4>)
   833b4:	691a      	ldr	r2, [r3, #16]
   833b6:	7bfb      	ldrb	r3, [r7, #15]
   833b8:	f44f 7080 	mov.w	r0, #256	; 0x100
   833bc:	fa00 f303 	lsl.w	r3, r0, r3
   833c0:	43db      	mvns	r3, r3
   833c2:	4013      	ands	r3, r2
   833c4:	610b      	str	r3, [r1, #16]

				Assert(ptr_job->stall_requested);
				// A stall has been requested during background transfer
				ptr_job->stall_requested = false;
   833c6:	68ba      	ldr	r2, [r7, #8]
   833c8:	7d13      	ldrb	r3, [r2, #20]
   833ca:	f36f 0382 	bfc	r3, #2, #1
   833ce:	7513      	strb	r3, [r2, #20]
				udd_disable_endpoint_bank_autoswitch(ep);
   833d0:	4917      	ldr	r1, [pc, #92]	; (83430 <udd_ep_interrupt+0x1e4>)
   833d2:	7bfb      	ldrb	r3, [r7, #15]
   833d4:	4816      	ldr	r0, [pc, #88]	; (83430 <udd_ep_interrupt+0x1e4>)
   833d6:	7bfa      	ldrb	r2, [r7, #15]
   833d8:	0152      	lsls	r2, r2, #5
   833da:	4402      	add	r2, r0
   833dc:	f502 7284 	add.w	r2, r2, #264	; 0x108
   833e0:	6812      	ldr	r2, [r2, #0]
   833e2:	f022 0202 	bic.w	r2, r2, #2
   833e6:	015b      	lsls	r3, r3, #5
   833e8:	440b      	add	r3, r1
   833ea:	f503 7384 	add.w	r3, r3, #264	; 0x108
   833ee:	601a      	str	r2, [r3, #0]
				udd_enable_stall_handshake(ep);
   833f0:	4a0f      	ldr	r2, [pc, #60]	; (83430 <udd_ep_interrupt+0x1e4>)
   833f2:	7bfb      	ldrb	r3, [r7, #15]
   833f4:	015b      	lsls	r3, r3, #5
   833f6:	4413      	add	r3, r2
   833f8:	f503 738a 	add.w	r3, r3, #276	; 0x114
   833fc:	2220      	movs	r2, #32
   833fe:	601a      	str	r2, [r3, #0]
				udd_reset_data_toggle(ep);
   83400:	4a0b      	ldr	r2, [pc, #44]	; (83430 <udd_ep_interrupt+0x1e4>)
   83402:	7bfb      	ldrb	r3, [r7, #15]
   83404:	015b      	lsls	r3, r3, #5
   83406:	4413      	add	r3, r2
   83408:	f503 738c 	add.w	r3, r3, #280	; 0x118
   8340c:	2240      	movs	r2, #64	; 0x40
   8340e:	601a      	str	r2, [r3, #0]
				//dbg_print("exHalt%x ", ep);
				return true;
   83410:	2301      	movs	r3, #1
   83412:	e007      	b.n	83424 <udd_ep_interrupt+0x1d8>
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
   83414:	7bfb      	ldrb	r3, [r7, #15]
   83416:	3301      	adds	r3, #1
   83418:	73fb      	strb	r3, [r7, #15]
   8341a:	7bfb      	ldrb	r3, [r7, #15]
   8341c:	2b02      	cmp	r3, #2
   8341e:	f67f af1b 	bls.w	83258 <udd_ep_interrupt+0xc>
			}
		}
	}
	return false;
   83422:	2300      	movs	r3, #0
}
   83424:	4618      	mov	r0, r3
   83426:	3710      	adds	r7, #16
   83428:	46bd      	mov	sp, r7
   8342a:	bd80      	pop	{r7, pc}
   8342c:	20000d08 	.word	0x20000d08
   83430:	400a4000 	.word	0x400a4000
   83434:	400a4300 	.word	0x400a4300
   83438:	00083065 	.word	0x00083065
   8343c:	00082ff5 	.word	0x00082ff5

00083440 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   83440:	b580      	push	{r7, lr}
   83442:	b082      	sub	sp, #8
   83444:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
   83446:	4b1e      	ldr	r3, [pc, #120]	; (834c0 <Reset_Handler+0x80>)
   83448:	607b      	str	r3, [r7, #4]
	pDest = &_srelocate;
   8344a:	4b1e      	ldr	r3, [pc, #120]	; (834c4 <Reset_Handler+0x84>)
   8344c:	603b      	str	r3, [r7, #0]

	if (pSrc != pDest) {
   8344e:	687a      	ldr	r2, [r7, #4]
   83450:	683b      	ldr	r3, [r7, #0]
   83452:	429a      	cmp	r2, r3
   83454:	d00c      	beq.n	83470 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
   83456:	e007      	b.n	83468 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
   83458:	683b      	ldr	r3, [r7, #0]
   8345a:	1d1a      	adds	r2, r3, #4
   8345c:	603a      	str	r2, [r7, #0]
   8345e:	687a      	ldr	r2, [r7, #4]
   83460:	1d11      	adds	r1, r2, #4
   83462:	6079      	str	r1, [r7, #4]
   83464:	6812      	ldr	r2, [r2, #0]
   83466:	601a      	str	r2, [r3, #0]
		for (; pDest < &_erelocate;) {
   83468:	683b      	ldr	r3, [r7, #0]
   8346a:	4a17      	ldr	r2, [pc, #92]	; (834c8 <Reset_Handler+0x88>)
   8346c:	4293      	cmp	r3, r2
   8346e:	d3f3      	bcc.n	83458 <Reset_Handler+0x18>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   83470:	4b16      	ldr	r3, [pc, #88]	; (834cc <Reset_Handler+0x8c>)
   83472:	603b      	str	r3, [r7, #0]
   83474:	e004      	b.n	83480 <Reset_Handler+0x40>
		*pDest++ = 0;
   83476:	683b      	ldr	r3, [r7, #0]
   83478:	1d1a      	adds	r2, r3, #4
   8347a:	603a      	str	r2, [r7, #0]
   8347c:	2200      	movs	r2, #0
   8347e:	601a      	str	r2, [r3, #0]
	for (pDest = &_szero; pDest < &_ezero;) {
   83480:	683b      	ldr	r3, [r7, #0]
   83482:	4a13      	ldr	r2, [pc, #76]	; (834d0 <Reset_Handler+0x90>)
   83484:	4293      	cmp	r3, r2
   83486:	d3f6      	bcc.n	83476 <Reset_Handler+0x36>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
   83488:	4b12      	ldr	r3, [pc, #72]	; (834d4 <Reset_Handler+0x94>)
   8348a:	607b      	str	r3, [r7, #4]
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   8348c:	4a12      	ldr	r2, [pc, #72]	; (834d8 <Reset_Handler+0x98>)
   8348e:	687b      	ldr	r3, [r7, #4]
   83490:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   83494:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   83498:	6093      	str	r3, [r2, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < IRAM0_ADDR + IRAM_SIZE)) {
   8349a:	687b      	ldr	r3, [r7, #4]
   8349c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   834a0:	d309      	bcc.n	834b6 <Reset_Handler+0x76>
   834a2:	687b      	ldr	r3, [r7, #4]
   834a4:	4a0d      	ldr	r2, [pc, #52]	; (834dc <Reset_Handler+0x9c>)
   834a6:	4293      	cmp	r3, r2
   834a8:	d805      	bhi.n	834b6 <Reset_Handler+0x76>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   834aa:	4a0b      	ldr	r2, [pc, #44]	; (834d8 <Reset_Handler+0x98>)
   834ac:	4b0a      	ldr	r3, [pc, #40]	; (834d8 <Reset_Handler+0x98>)
   834ae:	689b      	ldr	r3, [r3, #8]
   834b0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   834b4:	6093      	str	r3, [r2, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   834b6:	4b0a      	ldr	r3, [pc, #40]	; (834e0 <Reset_Handler+0xa0>)
   834b8:	4798      	blx	r3

	/* Branch to main function */
	main();
   834ba:	4b0a      	ldr	r3, [pc, #40]	; (834e4 <Reset_Handler+0xa4>)
   834bc:	4798      	blx	r3

	/* Infinite loop */
	while (1);
   834be:	e7fe      	b.n	834be <Reset_Handler+0x7e>
   834c0:	000858f4 	.word	0x000858f4
   834c4:	20000000 	.word	0x20000000
   834c8:	200007dc 	.word	0x200007dc
   834cc:	200007dc 	.word	0x200007dc
   834d0:	20000d9c 	.word	0x20000d9c
   834d4:	00080000 	.word	0x00080000
   834d8:	e000ed00 	.word	0xe000ed00
   834dc:	20003fff 	.word	0x20003fff
   834e0:	00085725 	.word	0x00085725
   834e4:	00080b35 	.word	0x00080b35

000834e8 <osc_enable>:
{
   834e8:	b580      	push	{r7, lr}
   834ea:	b082      	sub	sp, #8
   834ec:	af00      	add	r7, sp, #0
   834ee:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   834f0:	687b      	ldr	r3, [r7, #4]
   834f2:	2b07      	cmp	r3, #7
   834f4:	d82e      	bhi.n	83554 <osc_enable+0x6c>
   834f6:	a201      	add	r2, pc, #4	; (adr r2, 834fc <osc_enable+0x14>)
   834f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   834fc:	00083553 	.word	0x00083553
   83500:	0008351d 	.word	0x0008351d
   83504:	00083525 	.word	0x00083525
   83508:	0008352d 	.word	0x0008352d
   8350c:	00083535 	.word	0x00083535
   83510:	0008353d 	.word	0x0008353d
   83514:	00083545 	.word	0x00083545
   83518:	0008354d 	.word	0x0008354d
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
   8351c:	2000      	movs	r0, #0
   8351e:	4b0f      	ldr	r3, [pc, #60]	; (8355c <osc_enable+0x74>)
   83520:	4798      	blx	r3
		break;
   83522:	e017      	b.n	83554 <osc_enable+0x6c>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
   83524:	2001      	movs	r0, #1
   83526:	4b0d      	ldr	r3, [pc, #52]	; (8355c <osc_enable+0x74>)
   83528:	4798      	blx	r3
		break;
   8352a:	e013      	b.n	83554 <osc_enable+0x6c>
		pmc_osc_enable_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
   8352c:	2000      	movs	r0, #0
   8352e:	4b0c      	ldr	r3, [pc, #48]	; (83560 <osc_enable+0x78>)
   83530:	4798      	blx	r3
		break;
   83532:	e00f      	b.n	83554 <osc_enable+0x6c>
		pmc_osc_enable_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
   83534:	2010      	movs	r0, #16
   83536:	4b0a      	ldr	r3, [pc, #40]	; (83560 <osc_enable+0x78>)
   83538:	4798      	blx	r3
		break;
   8353a:	e00b      	b.n	83554 <osc_enable+0x6c>
		pmc_osc_enable_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
   8353c:	2020      	movs	r0, #32
   8353e:	4b08      	ldr	r3, [pc, #32]	; (83560 <osc_enable+0x78>)
   83540:	4798      	blx	r3
		break;
   83542:	e007      	b.n	83554 <osc_enable+0x6c>
		pmc_osc_enable_main_xtal(pmc_us_to_moscxtst(
   83544:	203e      	movs	r0, #62	; 0x3e
   83546:	4b07      	ldr	r3, [pc, #28]	; (83564 <osc_enable+0x7c>)
   83548:	4798      	blx	r3
		break;
   8354a:	e003      	b.n	83554 <osc_enable+0x6c>
		pmc_osc_bypass_main_xtal();
   8354c:	4b06      	ldr	r3, [pc, #24]	; (83568 <osc_enable+0x80>)
   8354e:	4798      	blx	r3
		break;
   83550:	e000      	b.n	83554 <osc_enable+0x6c>
		break;
   83552:	bf00      	nop
}
   83554:	bf00      	nop
   83556:	3708      	adds	r7, #8
   83558:	46bd      	mov	sp, r7
   8355a:	bd80      	pop	{r7, pc}
   8355c:	00083939 	.word	0x00083939
   83560:	000839a5 	.word	0x000839a5
   83564:	00083a19 	.word	0x00083a19
   83568:	00083a65 	.word	0x00083a65

0008356c <osc_is_ready>:
{
   8356c:	b580      	push	{r7, lr}
   8356e:	b082      	sub	sp, #8
   83570:	af00      	add	r7, sp, #0
   83572:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   83574:	687b      	ldr	r3, [r7, #4]
   83576:	2b07      	cmp	r3, #7
   83578:	d82f      	bhi.n	835da <osc_is_ready+0x6e>
   8357a:	a201      	add	r2, pc, #4	; (adr r2, 83580 <osc_is_ready+0x14>)
   8357c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   83580:	000835a1 	.word	0x000835a1
   83584:	000835a5 	.word	0x000835a5
   83588:	000835a5 	.word	0x000835a5
   8358c:	000835b7 	.word	0x000835b7
   83590:	000835b7 	.word	0x000835b7
   83594:	000835b7 	.word	0x000835b7
   83598:	000835c9 	.word	0x000835c9
   8359c:	000835c9 	.word	0x000835c9
		return 1;
   835a0:	2301      	movs	r3, #1
   835a2:	e01b      	b.n	835dc <osc_is_ready+0x70>
		return pmc_osc_is_ready_32kxtal();
   835a4:	4b0f      	ldr	r3, [pc, #60]	; (835e4 <osc_is_ready+0x78>)
   835a6:	4798      	blx	r3
   835a8:	4603      	mov	r3, r0
   835aa:	2b00      	cmp	r3, #0
   835ac:	bf14      	ite	ne
   835ae:	2301      	movne	r3, #1
   835b0:	2300      	moveq	r3, #0
   835b2:	b2db      	uxtb	r3, r3
   835b4:	e012      	b.n	835dc <osc_is_ready+0x70>
		return pmc_osc_is_ready_fastrc();
   835b6:	4b0c      	ldr	r3, [pc, #48]	; (835e8 <osc_is_ready+0x7c>)
   835b8:	4798      	blx	r3
   835ba:	4603      	mov	r3, r0
   835bc:	2b00      	cmp	r3, #0
   835be:	bf14      	ite	ne
   835c0:	2301      	movne	r3, #1
   835c2:	2300      	moveq	r3, #0
   835c4:	b2db      	uxtb	r3, r3
   835c6:	e009      	b.n	835dc <osc_is_ready+0x70>
		return pmc_osc_is_ready_main_xtal();
   835c8:	4b08      	ldr	r3, [pc, #32]	; (835ec <osc_is_ready+0x80>)
   835ca:	4798      	blx	r3
   835cc:	4603      	mov	r3, r0
   835ce:	2b00      	cmp	r3, #0
   835d0:	bf14      	ite	ne
   835d2:	2301      	movne	r3, #1
   835d4:	2300      	moveq	r3, #0
   835d6:	b2db      	uxtb	r3, r3
   835d8:	e000      	b.n	835dc <osc_is_ready+0x70>
	return 0;
   835da:	2300      	movs	r3, #0
}
   835dc:	4618      	mov	r0, r3
   835de:	3708      	adds	r7, #8
   835e0:	46bd      	mov	sp, r7
   835e2:	bd80      	pop	{r7, pc}
   835e4:	00083971 	.word	0x00083971
   835e8:	00083a01 	.word	0x00083a01
   835ec:	00083ab1 	.word	0x00083ab1

000835f0 <osc_get_rate>:
{
   835f0:	b480      	push	{r7}
   835f2:	b083      	sub	sp, #12
   835f4:	af00      	add	r7, sp, #0
   835f6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   835f8:	687b      	ldr	r3, [r7, #4]
   835fa:	2b07      	cmp	r3, #7
   835fc:	d823      	bhi.n	83646 <osc_get_rate+0x56>
   835fe:	a201      	add	r2, pc, #4	; (adr r2, 83604 <osc_get_rate+0x14>)
   83600:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   83604:	00083625 	.word	0x00083625
   83608:	0008362b 	.word	0x0008362b
   8360c:	0008362f 	.word	0x0008362f
   83610:	00083633 	.word	0x00083633
   83614:	00083637 	.word	0x00083637
   83618:	0008363b 	.word	0x0008363b
   8361c:	0008363f 	.word	0x0008363f
   83620:	00083643 	.word	0x00083643
		return OSC_SLCK_32K_RC_HZ;
   83624:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   83628:	e00e      	b.n	83648 <osc_get_rate+0x58>
		return BOARD_FREQ_SLCK_XTAL;
   8362a:	2300      	movs	r3, #0
   8362c:	e00c      	b.n	83648 <osc_get_rate+0x58>
		return BOARD_FREQ_SLCK_BYPASS;
   8362e:	2300      	movs	r3, #0
   83630:	e00a      	b.n	83648 <osc_get_rate+0x58>
		return OSC_MAINCK_4M_RC_HZ;
   83632:	4b08      	ldr	r3, [pc, #32]	; (83654 <osc_get_rate+0x64>)
   83634:	e008      	b.n	83648 <osc_get_rate+0x58>
		return OSC_MAINCK_8M_RC_HZ;
   83636:	4b08      	ldr	r3, [pc, #32]	; (83658 <osc_get_rate+0x68>)
   83638:	e006      	b.n	83648 <osc_get_rate+0x58>
		return OSC_MAINCK_12M_RC_HZ;
   8363a:	4b08      	ldr	r3, [pc, #32]	; (8365c <osc_get_rate+0x6c>)
   8363c:	e004      	b.n	83648 <osc_get_rate+0x58>
		return BOARD_FREQ_MAINCK_XTAL;
   8363e:	4b07      	ldr	r3, [pc, #28]	; (8365c <osc_get_rate+0x6c>)
   83640:	e002      	b.n	83648 <osc_get_rate+0x58>
		return BOARD_FREQ_MAINCK_BYPASS;
   83642:	4b06      	ldr	r3, [pc, #24]	; (8365c <osc_get_rate+0x6c>)
   83644:	e000      	b.n	83648 <osc_get_rate+0x58>
	return 0;
   83646:	2300      	movs	r3, #0
}
   83648:	4618      	mov	r0, r3
   8364a:	370c      	adds	r7, #12
   8364c:	46bd      	mov	sp, r7
   8364e:	bc80      	pop	{r7}
   83650:	4770      	bx	lr
   83652:	bf00      	nop
   83654:	003d0900 	.word	0x003d0900
   83658:	007a1200 	.word	0x007a1200
   8365c:	00b71b00 	.word	0x00b71b00

00083660 <osc_wait_ready>:
{
   83660:	b580      	push	{r7, lr}
   83662:	b082      	sub	sp, #8
   83664:	af00      	add	r7, sp, #0
   83666:	4603      	mov	r3, r0
   83668:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
   8366a:	bf00      	nop
   8366c:	79fb      	ldrb	r3, [r7, #7]
   8366e:	4618      	mov	r0, r3
   83670:	4b05      	ldr	r3, [pc, #20]	; (83688 <osc_wait_ready+0x28>)
   83672:	4798      	blx	r3
   83674:	4603      	mov	r3, r0
   83676:	f083 0301 	eor.w	r3, r3, #1
   8367a:	b2db      	uxtb	r3, r3
   8367c:	2b00      	cmp	r3, #0
   8367e:	d1f5      	bne.n	8366c <osc_wait_ready+0xc>
}
   83680:	bf00      	nop
   83682:	3708      	adds	r7, #8
   83684:	46bd      	mov	sp, r7
   83686:	bd80      	pop	{r7, pc}
   83688:	0008356d 	.word	0x0008356d

0008368c <pll_config_init>:
{
   8368c:	b580      	push	{r7, lr}
   8368e:	b086      	sub	sp, #24
   83690:	af00      	add	r7, sp, #0
   83692:	60f8      	str	r0, [r7, #12]
   83694:	607a      	str	r2, [r7, #4]
   83696:	603b      	str	r3, [r7, #0]
   83698:	460b      	mov	r3, r1
   8369a:	72fb      	strb	r3, [r7, #11]
	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
   8369c:	687b      	ldr	r3, [r7, #4]
   8369e:	2b00      	cmp	r3, #0
   836a0:	d107      	bne.n	836b2 <pll_config_init+0x26>
   836a2:	683b      	ldr	r3, [r7, #0]
   836a4:	2b00      	cmp	r3, #0
   836a6:	d104      	bne.n	836b2 <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
   836a8:	68fb      	ldr	r3, [r7, #12]
   836aa:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
   836ae:	601a      	str	r2, [r3, #0]
   836b0:	e019      	b.n	836e6 <pll_config_init+0x5a>
		vco_hz = osc_get_rate(e_src) / ul_div;
   836b2:	7afb      	ldrb	r3, [r7, #11]
   836b4:	4618      	mov	r0, r3
   836b6:	4b0e      	ldr	r3, [pc, #56]	; (836f0 <pll_config_init+0x64>)
   836b8:	4798      	blx	r3
   836ba:	4602      	mov	r2, r0
   836bc:	687b      	ldr	r3, [r7, #4]
   836be:	fbb2 f3f3 	udiv	r3, r2, r3
   836c2:	617b      	str	r3, [r7, #20]
		vco_hz *= ul_mul;
   836c4:	697b      	ldr	r3, [r7, #20]
   836c6:	683a      	ldr	r2, [r7, #0]
   836c8:	fb02 f303 	mul.w	r3, r2, r3
   836cc:	617b      	str	r3, [r7, #20]
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) |
   836ce:	683b      	ldr	r3, [r7, #0]
   836d0:	3b01      	subs	r3, #1
   836d2:	041a      	lsls	r2, r3, #16
   836d4:	4b07      	ldr	r3, [pc, #28]	; (836f4 <pll_config_init+0x68>)
   836d6:	4013      	ands	r3, r2
			CKGR_PLLAR_DIVA(ul_div) |
   836d8:	687a      	ldr	r2, [r7, #4]
   836da:	b2d2      	uxtb	r2, r2
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) |
   836dc:	4313      	orrs	r3, r2
			CKGR_PLLAR_DIVA(ul_div) |
   836de:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) |
   836e2:	68fb      	ldr	r3, [r7, #12]
   836e4:	601a      	str	r2, [r3, #0]
}
   836e6:	bf00      	nop
   836e8:	3718      	adds	r7, #24
   836ea:	46bd      	mov	sp, r7
   836ec:	bd80      	pop	{r7, pc}
   836ee:	bf00      	nop
   836f0:	000835f1 	.word	0x000835f1
   836f4:	07ff0000 	.word	0x07ff0000

000836f8 <pll_enable>:
{
   836f8:	b580      	push	{r7, lr}
   836fa:	b082      	sub	sp, #8
   836fc:	af00      	add	r7, sp, #0
   836fe:	6078      	str	r0, [r7, #4]
   83700:	6039      	str	r1, [r7, #0]
	if (ul_pll_id == PLLA_ID) {
   83702:	683b      	ldr	r3, [r7, #0]
   83704:	2b00      	cmp	r3, #0
   83706:	d108      	bne.n	8371a <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
   83708:	4b09      	ldr	r3, [pc, #36]	; (83730 <pll_enable+0x38>)
   8370a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   8370c:	4a09      	ldr	r2, [pc, #36]	; (83734 <pll_enable+0x3c>)
   8370e:	687b      	ldr	r3, [r7, #4]
   83710:	681b      	ldr	r3, [r3, #0]
   83712:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   83716:	6293      	str	r3, [r2, #40]	; 0x28
}
   83718:	e005      	b.n	83726 <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
   8371a:	4a06      	ldr	r2, [pc, #24]	; (83734 <pll_enable+0x3c>)
   8371c:	687b      	ldr	r3, [r7, #4]
   8371e:	681b      	ldr	r3, [r3, #0]
   83720:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   83724:	61d3      	str	r3, [r2, #28]
}
   83726:	bf00      	nop
   83728:	3708      	adds	r7, #8
   8372a:	46bd      	mov	sp, r7
   8372c:	bd80      	pop	{r7, pc}
   8372e:	bf00      	nop
   83730:	00083b21 	.word	0x00083b21
   83734:	400e0400 	.word	0x400e0400

00083738 <pll_is_locked>:
{
   83738:	b580      	push	{r7, lr}
   8373a:	b082      	sub	sp, #8
   8373c:	af00      	add	r7, sp, #0
   8373e:	6078      	str	r0, [r7, #4]
	if (ul_pll_id == PLLA_ID) {
   83740:	687b      	ldr	r3, [r7, #4]
   83742:	2b00      	cmp	r3, #0
   83744:	d103      	bne.n	8374e <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
   83746:	4b05      	ldr	r3, [pc, #20]	; (8375c <pll_is_locked+0x24>)
   83748:	4798      	blx	r3
   8374a:	4603      	mov	r3, r0
   8374c:	e002      	b.n	83754 <pll_is_locked+0x1c>
		return pmc_is_locked_upll();
   8374e:	4b04      	ldr	r3, [pc, #16]	; (83760 <pll_is_locked+0x28>)
   83750:	4798      	blx	r3
   83752:	4603      	mov	r3, r0
}
   83754:	4618      	mov	r0, r3
   83756:	3708      	adds	r7, #8
   83758:	46bd      	mov	sp, r7
   8375a:	bd80      	pop	{r7, pc}
   8375c:	00083b39 	.word	0x00083b39
   83760:	00083b6d 	.word	0x00083b6d

00083764 <pll_enable_source>:
{
   83764:	b580      	push	{r7, lr}
   83766:	b082      	sub	sp, #8
   83768:	af00      	add	r7, sp, #0
   8376a:	4603      	mov	r3, r0
   8376c:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
   8376e:	79fb      	ldrb	r3, [r7, #7]
   83770:	3b03      	subs	r3, #3
   83772:	2b04      	cmp	r3, #4
   83774:	d808      	bhi.n	83788 <pll_enable_source+0x24>
		osc_enable(e_src);
   83776:	79fb      	ldrb	r3, [r7, #7]
   83778:	4618      	mov	r0, r3
   8377a:	4b06      	ldr	r3, [pc, #24]	; (83794 <pll_enable_source+0x30>)
   8377c:	4798      	blx	r3
		osc_wait_ready(e_src);
   8377e:	79fb      	ldrb	r3, [r7, #7]
   83780:	4618      	mov	r0, r3
   83782:	4b05      	ldr	r3, [pc, #20]	; (83798 <pll_enable_source+0x34>)
   83784:	4798      	blx	r3
		break;
   83786:	e000      	b.n	8378a <pll_enable_source+0x26>
		break;
   83788:	bf00      	nop
}
   8378a:	bf00      	nop
   8378c:	3708      	adds	r7, #8
   8378e:	46bd      	mov	sp, r7
   83790:	bd80      	pop	{r7, pc}
   83792:	bf00      	nop
   83794:	000834e9 	.word	0x000834e9
   83798:	00083661 	.word	0x00083661

0008379c <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
   8379c:	b580      	push	{r7, lr}
   8379e:	b082      	sub	sp, #8
   837a0:	af00      	add	r7, sp, #0
   837a2:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   837a4:	bf00      	nop
   837a6:	6878      	ldr	r0, [r7, #4]
   837a8:	4b04      	ldr	r3, [pc, #16]	; (837bc <pll_wait_for_lock+0x20>)
   837aa:	4798      	blx	r3
   837ac:	4603      	mov	r3, r0
   837ae:	2b00      	cmp	r3, #0
   837b0:	d0f9      	beq.n	837a6 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
   837b2:	2300      	movs	r3, #0
}
   837b4:	4618      	mov	r0, r3
   837b6:	3708      	adds	r7, #8
   837b8:	46bd      	mov	sp, r7
   837ba:	bd80      	pop	{r7, pc}
   837bc:	00083739 	.word	0x00083739

000837c0 <sysclk_get_main_hz>:
{
   837c0:	b580      	push	{r7, lr}
   837c2:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
   837c4:	2006      	movs	r0, #6
   837c6:	4b03      	ldr	r3, [pc, #12]	; (837d4 <sysclk_get_main_hz+0x14>)
   837c8:	4798      	blx	r3
   837ca:	4603      	mov	r3, r0
   837cc:	011b      	lsls	r3, r3, #4
}
   837ce:	4618      	mov	r0, r3
   837d0:	bd80      	pop	{r7, pc}
   837d2:	bf00      	nop
   837d4:	000835f1 	.word	0x000835f1

000837d8 <sysclk_get_cpu_hz>:
{
   837d8:	b580      	push	{r7, lr}
   837da:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
   837dc:	4b02      	ldr	r3, [pc, #8]	; (837e8 <sysclk_get_cpu_hz+0x10>)
   837de:	4798      	blx	r3
   837e0:	4603      	mov	r3, r0
   837e2:	085b      	lsrs	r3, r3, #1
}
   837e4:	4618      	mov	r0, r3
   837e6:	bd80      	pop	{r7, pc}
   837e8:	000837c1 	.word	0x000837c1

000837ec <sysclk_enable_usb>:
 *
 * \param pll_id Source of the USB clock.
 * \param div Actual clock divisor. Must be superior to 0.
 */
void sysclk_enable_usb(void)
{
   837ec:	b590      	push	{r4, r7, lr}
   837ee:	b083      	sub	sp, #12
   837f0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	pll_enable_source(CONFIG_PLL1_SOURCE);
   837f2:	2006      	movs	r0, #6
   837f4:	4b09      	ldr	r3, [pc, #36]	; (8381c <sysclk_enable_usb+0x30>)
   837f6:	4798      	blx	r3
	pll_config_defaults(&pllcfg, 1);
   837f8:	1d38      	adds	r0, r7, #4
   837fa:	2300      	movs	r3, #0
   837fc:	2200      	movs	r2, #0
   837fe:	2106      	movs	r1, #6
   83800:	4c07      	ldr	r4, [pc, #28]	; (83820 <sysclk_enable_usb+0x34>)
   83802:	47a0      	blx	r4
	pll_enable(&pllcfg, 1);
   83804:	1d3b      	adds	r3, r7, #4
   83806:	2101      	movs	r1, #1
   83808:	4618      	mov	r0, r3
   8380a:	4b06      	ldr	r3, [pc, #24]	; (83824 <sysclk_enable_usb+0x38>)
   8380c:	4798      	blx	r3
	pll_wait_for_lock(1);
   8380e:	2001      	movs	r0, #1
   83810:	4b05      	ldr	r3, [pc, #20]	; (83828 <sysclk_enable_usb+0x3c>)
   83812:	4798      	blx	r3
}
   83814:	bf00      	nop
   83816:	370c      	adds	r7, #12
   83818:	46bd      	mov	sp, r7
   8381a:	bd90      	pop	{r4, r7, pc}
   8381c:	00083765 	.word	0x00083765
   83820:	0008368d 	.word	0x0008368d
   83824:	000836f9 	.word	0x000836f9
   83828:	0008379d 	.word	0x0008379d

0008382c <sysclk_init>:
		pll_disable(1);
	}
}

void sysclk_init(void)
{
   8382c:	b590      	push	{r4, r7, lr}
   8382e:	b083      	sub	sp, #12
   83830:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   83832:	4816      	ldr	r0, [pc, #88]	; (8388c <sysclk_init+0x60>)
   83834:	4b16      	ldr	r3, [pc, #88]	; (83890 <sysclk_init+0x64>)
   83836:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
   83838:	2006      	movs	r0, #6
   8383a:	4b16      	ldr	r3, [pc, #88]	; (83894 <sysclk_init+0x68>)
   8383c:	4798      	blx	r3
#  ifndef CONFIG_PLL1_SOURCE
			pmc_osc_disable_main_xtal();
#  endif
		} else if (CONFIG_PLL0_SOURCE == PLL_SRC_MAINCK_XTAL ||
				CONFIG_PLL0_SOURCE == PLL_SRC_MAINCK_BYPASS) {
			pmc_mainck_osc_select(CKGR_MOR_MOSCSEL);
   8383e:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   83842:	4b15      	ldr	r3, [pc, #84]	; (83898 <sysclk_init+0x6c>)
   83844:	4798      	blx	r3
			while(!pmc_osc_is_ready_mainck());
   83846:	bf00      	nop
   83848:	4b14      	ldr	r3, [pc, #80]	; (8389c <sysclk_init+0x70>)
   8384a:	4798      	blx	r3
   8384c:	4603      	mov	r3, r0
   8384e:	2b00      	cmp	r3, #0
   83850:	d0fa      	beq.n	83848 <sysclk_init+0x1c>
		}
		pll_config_defaults(&pllcfg, 0);
   83852:	1d38      	adds	r0, r7, #4
   83854:	2310      	movs	r3, #16
   83856:	2201      	movs	r2, #1
   83858:	2106      	movs	r1, #6
   8385a:	4c11      	ldr	r4, [pc, #68]	; (838a0 <sysclk_init+0x74>)
   8385c:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
   8385e:	1d3b      	adds	r3, r7, #4
   83860:	2100      	movs	r1, #0
   83862:	4618      	mov	r0, r3
   83864:	4b0f      	ldr	r3, [pc, #60]	; (838a4 <sysclk_init+0x78>)
   83866:	4798      	blx	r3
		pll_wait_for_lock(0);
   83868:	2000      	movs	r0, #0
   8386a:	4b0f      	ldr	r3, [pc, #60]	; (838a8 <sysclk_init+0x7c>)
   8386c:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   8386e:	2010      	movs	r0, #16
   83870:	4b0e      	ldr	r3, [pc, #56]	; (838ac <sysclk_init+0x80>)
   83872:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   83874:	4b0e      	ldr	r3, [pc, #56]	; (838b0 <sysclk_init+0x84>)
   83876:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   83878:	4b0e      	ldr	r3, [pc, #56]	; (838b4 <sysclk_init+0x88>)
   8387a:	4798      	blx	r3
   8387c:	4603      	mov	r3, r0
   8387e:	4618      	mov	r0, r3
   83880:	4b03      	ldr	r3, [pc, #12]	; (83890 <sysclk_init+0x64>)
   83882:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
   83884:	bf00      	nop
   83886:	370c      	adds	r7, #12
   83888:	46bd      	mov	sp, r7
   8388a:	bd90      	pop	{r4, r7, pc}
   8388c:	05b8d800 	.word	0x05b8d800
   83890:	200001bd 	.word	0x200001bd
   83894:	00083765 	.word	0x00083765
   83898:	00083ae1 	.word	0x00083ae1
   8389c:	00083ac9 	.word	0x00083ac9
   838a0:	0008368d 	.word	0x0008368d
   838a4:	000836f9 	.word	0x000836f9
   838a8:	0008379d 	.word	0x0008379d
   838ac:	000838b9 	.word	0x000838b9
   838b0:	000855a5 	.word	0x000855a5
   838b4:	000837d9 	.word	0x000837d9

000838b8 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
   838b8:	b480      	push	{r7}
   838ba:	b085      	sub	sp, #20
   838bc:	af00      	add	r7, sp, #0
   838be:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   838c0:	491c      	ldr	r1, [pc, #112]	; (83934 <pmc_switch_mck_to_pllack+0x7c>)
   838c2:	4b1c      	ldr	r3, [pc, #112]	; (83934 <pmc_switch_mck_to_pllack+0x7c>)
   838c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   838c6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
   838ca:	687b      	ldr	r3, [r7, #4]
   838cc:	4313      	orrs	r3, r2
   838ce:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   838d0:	f44f 6300 	mov.w	r3, #2048	; 0x800
   838d4:	60fb      	str	r3, [r7, #12]
   838d6:	e007      	b.n	838e8 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
   838d8:	68fb      	ldr	r3, [r7, #12]
   838da:	2b00      	cmp	r3, #0
   838dc:	d101      	bne.n	838e2 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
   838de:	2301      	movs	r3, #1
   838e0:	e023      	b.n	8392a <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
   838e2:	68fb      	ldr	r3, [r7, #12]
   838e4:	3b01      	subs	r3, #1
   838e6:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   838e8:	4b12      	ldr	r3, [pc, #72]	; (83934 <pmc_switch_mck_to_pllack+0x7c>)
   838ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   838ec:	f003 0308 	and.w	r3, r3, #8
   838f0:	2b00      	cmp	r3, #0
   838f2:	d0f1      	beq.n	838d8 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   838f4:	4a0f      	ldr	r2, [pc, #60]	; (83934 <pmc_switch_mck_to_pllack+0x7c>)
   838f6:	4b0f      	ldr	r3, [pc, #60]	; (83934 <pmc_switch_mck_to_pllack+0x7c>)
   838f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   838fa:	f023 0303 	bic.w	r3, r3, #3
   838fe:	f043 0302 	orr.w	r3, r3, #2
   83902:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   83904:	f44f 6300 	mov.w	r3, #2048	; 0x800
   83908:	60fb      	str	r3, [r7, #12]
   8390a:	e007      	b.n	8391c <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8390c:	68fb      	ldr	r3, [r7, #12]
   8390e:	2b00      	cmp	r3, #0
   83910:	d101      	bne.n	83916 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
   83912:	2301      	movs	r3, #1
   83914:	e009      	b.n	8392a <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
   83916:	68fb      	ldr	r3, [r7, #12]
   83918:	3b01      	subs	r3, #1
   8391a:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8391c:	4b05      	ldr	r3, [pc, #20]	; (83934 <pmc_switch_mck_to_pllack+0x7c>)
   8391e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   83920:	f003 0308 	and.w	r3, r3, #8
   83924:	2b00      	cmp	r3, #0
   83926:	d0f1      	beq.n	8390c <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
   83928:	2300      	movs	r3, #0
}
   8392a:	4618      	mov	r0, r3
   8392c:	3714      	adds	r7, #20
   8392e:	46bd      	mov	sp, r7
   83930:	bc80      	pop	{r7}
   83932:	4770      	bx	lr
   83934:	400e0400 	.word	0x400e0400

00083938 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
   83938:	b480      	push	{r7}
   8393a:	b083      	sub	sp, #12
   8393c:	af00      	add	r7, sp, #0
   8393e:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
   83940:	687b      	ldr	r3, [r7, #4]
   83942:	2b01      	cmp	r3, #1
   83944:	d107      	bne.n	83956 <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
   83946:	4a08      	ldr	r2, [pc, #32]	; (83968 <pmc_switch_sclk_to_32kxtal+0x30>)
   83948:	4b07      	ldr	r3, [pc, #28]	; (83968 <pmc_switch_sclk_to_32kxtal+0x30>)
   8394a:	689b      	ldr	r3, [r3, #8]
   8394c:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   83950:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   83954:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
   83956:	4b04      	ldr	r3, [pc, #16]	; (83968 <pmc_switch_sclk_to_32kxtal+0x30>)
   83958:	4a04      	ldr	r2, [pc, #16]	; (8396c <pmc_switch_sclk_to_32kxtal+0x34>)
   8395a:	601a      	str	r2, [r3, #0]
}
   8395c:	bf00      	nop
   8395e:	370c      	adds	r7, #12
   83960:	46bd      	mov	sp, r7
   83962:	bc80      	pop	{r7}
   83964:	4770      	bx	lr
   83966:	bf00      	nop
   83968:	400e1210 	.word	0x400e1210
   8396c:	a5000008 	.word	0xa5000008

00083970 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
   83970:	b480      	push	{r7}
   83972:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
   83974:	4b09      	ldr	r3, [pc, #36]	; (8399c <pmc_osc_is_ready_32kxtal+0x2c>)
   83976:	695b      	ldr	r3, [r3, #20]
   83978:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
   8397c:	2b00      	cmp	r3, #0
   8397e:	d007      	beq.n	83990 <pmc_osc_is_ready_32kxtal+0x20>
   83980:	4b07      	ldr	r3, [pc, #28]	; (839a0 <pmc_osc_is_ready_32kxtal+0x30>)
   83982:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   83984:	f003 0380 	and.w	r3, r3, #128	; 0x80
   83988:	2b00      	cmp	r3, #0
   8398a:	d001      	beq.n	83990 <pmc_osc_is_ready_32kxtal+0x20>
   8398c:	2301      	movs	r3, #1
   8398e:	e000      	b.n	83992 <pmc_osc_is_ready_32kxtal+0x22>
   83990:	2300      	movs	r3, #0
}
   83992:	4618      	mov	r0, r3
   83994:	46bd      	mov	sp, r7
   83996:	bc80      	pop	{r7}
   83998:	4770      	bx	lr
   8399a:	bf00      	nop
   8399c:	400e1210 	.word	0x400e1210
   839a0:	400e0400 	.word	0x400e0400

000839a4 <pmc_osc_enable_fastrc>:
 * \brief Enable fast RC oscillator.
 *
 * \param ul_rc Fast RC oscillator(4/8/12Mhz).
 */
void pmc_osc_enable_fastrc(uint32_t ul_rc)
{
   839a4:	b480      	push	{r7}
   839a6:	b083      	sub	sp, #12
   839a8:	af00      	add	r7, sp, #0
   839aa:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
   839ac:	4a13      	ldr	r2, [pc, #76]	; (839fc <pmc_osc_enable_fastrc+0x58>)
   839ae:	4b13      	ldr	r3, [pc, #76]	; (839fc <pmc_osc_enable_fastrc+0x58>)
   839b0:	6a1b      	ldr	r3, [r3, #32]
   839b2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   839b6:	f043 0308 	orr.w	r3, r3, #8
   839ba:	6213      	str	r3, [r2, #32]
	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   839bc:	bf00      	nop
   839be:	4b0f      	ldr	r3, [pc, #60]	; (839fc <pmc_osc_enable_fastrc+0x58>)
   839c0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   839c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   839c6:	2b00      	cmp	r3, #0
   839c8:	d0f9      	beq.n	839be <pmc_osc_enable_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   839ca:	490c      	ldr	r1, [pc, #48]	; (839fc <pmc_osc_enable_fastrc+0x58>)
   839cc:	4b0b      	ldr	r3, [pc, #44]	; (839fc <pmc_osc_enable_fastrc+0x58>)
   839ce:	6a1b      	ldr	r3, [r3, #32]
   839d0:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   839d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_rc;
   839d8:	687a      	ldr	r2, [r7, #4]
   839da:	4313      	orrs	r3, r2
   839dc:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   839e0:	620b      	str	r3, [r1, #32]
	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   839e2:	bf00      	nop
   839e4:	4b05      	ldr	r3, [pc, #20]	; (839fc <pmc_osc_enable_fastrc+0x58>)
   839e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   839e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   839ec:	2b00      	cmp	r3, #0
   839ee:	d0f9      	beq.n	839e4 <pmc_osc_enable_fastrc+0x40>
}
   839f0:	bf00      	nop
   839f2:	370c      	adds	r7, #12
   839f4:	46bd      	mov	sp, r7
   839f6:	bc80      	pop	{r7}
   839f8:	4770      	bx	lr
   839fa:	bf00      	nop
   839fc:	400e0400 	.word	0x400e0400

00083a00 <pmc_osc_is_ready_fastrc>:
 * \brief Check if the main fastrc is ready.
 *
 * \retval 0 Xtal is not ready, otherwise ready.
 */
uint32_t pmc_osc_is_ready_fastrc(void)
{
   83a00:	b480      	push	{r7}
   83a02:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_MOSCRCS);
   83a04:	4b03      	ldr	r3, [pc, #12]	; (83a14 <pmc_osc_is_ready_fastrc+0x14>)
   83a06:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   83a08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
}
   83a0c:	4618      	mov	r0, r3
   83a0e:	46bd      	mov	sp, r7
   83a10:	bc80      	pop	{r7}
   83a12:	4770      	bx	lr
   83a14:	400e0400 	.word	0x400e0400

00083a18 <pmc_osc_enable_main_xtal>:
 * \brief Enable main XTAL oscillator.
 *
 * \param ul_xtal_startup_time Xtal start-up time, in number of slow clocks.
 */
void pmc_osc_enable_main_xtal(uint32_t ul_xtal_startup_time)
{
   83a18:	b480      	push	{r7}
   83a1a:	b085      	sub	sp, #20
   83a1c:	af00      	add	r7, sp, #0
   83a1e:	6078      	str	r0, [r7, #4]
	uint32_t mor = PMC->CKGR_MOR;
   83a20:	4b0f      	ldr	r3, [pc, #60]	; (83a60 <pmc_osc_enable_main_xtal+0x48>)
   83a22:	6a1b      	ldr	r3, [r3, #32]
   83a24:	60fb      	str	r3, [r7, #12]
	mor &= ~(CKGR_MOR_MOSCXTBY|CKGR_MOR_MOSCXTEN);
   83a26:	68fb      	ldr	r3, [r7, #12]
   83a28:	f023 0303 	bic.w	r3, r3, #3
   83a2c:	60fb      	str	r3, [r7, #12]
	mor |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
			CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   83a2e:	687b      	ldr	r3, [r7, #4]
   83a30:	021b      	lsls	r3, r3, #8
   83a32:	b29a      	uxth	r2, r3
	mor |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   83a34:	68fb      	ldr	r3, [r7, #12]
   83a36:	4313      	orrs	r3, r2
   83a38:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   83a3c:	f043 0301 	orr.w	r3, r3, #1
   83a40:	60fb      	str	r3, [r7, #12]
	PMC->CKGR_MOR = mor;
   83a42:	4a07      	ldr	r2, [pc, #28]	; (83a60 <pmc_osc_enable_main_xtal+0x48>)
   83a44:	68fb      	ldr	r3, [r7, #12]
   83a46:	6213      	str	r3, [r2, #32]
	/* Wait the main Xtal to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   83a48:	bf00      	nop
   83a4a:	4b05      	ldr	r3, [pc, #20]	; (83a60 <pmc_osc_enable_main_xtal+0x48>)
   83a4c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   83a4e:	f003 0301 	and.w	r3, r3, #1
   83a52:	2b00      	cmp	r3, #0
   83a54:	d0f9      	beq.n	83a4a <pmc_osc_enable_main_xtal+0x32>
}
   83a56:	bf00      	nop
   83a58:	3714      	adds	r7, #20
   83a5a:	46bd      	mov	sp, r7
   83a5c:	bc80      	pop	{r7}
   83a5e:	4770      	bx	lr
   83a60:	400e0400 	.word	0x400e0400

00083a64 <pmc_osc_bypass_main_xtal>:

/**
 * \brief Bypass main XTAL.
 */
void pmc_osc_bypass_main_xtal(void)
{
   83a64:	b480      	push	{r7}
   83a66:	b083      	sub	sp, #12
   83a68:	af00      	add	r7, sp, #0
	uint32_t mor = PMC->CKGR_MOR;
   83a6a:	4b0a      	ldr	r3, [pc, #40]	; (83a94 <pmc_osc_bypass_main_xtal+0x30>)
   83a6c:	6a1b      	ldr	r3, [r3, #32]
   83a6e:	607b      	str	r3, [r7, #4]
	mor &= ~(CKGR_MOR_MOSCXTBY|CKGR_MOR_MOSCXTEN);
   83a70:	687b      	ldr	r3, [r7, #4]
   83a72:	f023 0303 	bic.w	r3, r3, #3
   83a76:	607b      	str	r3, [r7, #4]
	mor |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY;
   83a78:	687b      	ldr	r3, [r7, #4]
   83a7a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   83a7e:	f043 0302 	orr.w	r3, r3, #2
   83a82:	607b      	str	r3, [r7, #4]
	/* Enable Crystal oscillator but DO NOT switch now. Keep MOSCSEL to 0 */
	PMC->CKGR_MOR = mor;
   83a84:	4a03      	ldr	r2, [pc, #12]	; (83a94 <pmc_osc_bypass_main_xtal+0x30>)
   83a86:	687b      	ldr	r3, [r7, #4]
   83a88:	6213      	str	r3, [r2, #32]
	/* The MOSCXTS in PMC_SR is automatically set */
}
   83a8a:	bf00      	nop
   83a8c:	370c      	adds	r7, #12
   83a8e:	46bd      	mov	sp, r7
   83a90:	bc80      	pop	{r7}
   83a92:	4770      	bx	lr
   83a94:	400e0400 	.word	0x400e0400

00083a98 <pmc_osc_is_bypassed_main_xtal>:
 * \brief Check if the main crystal is bypassed.
 *
 * \retval 0 Xtal is bypassed, otherwise not.
 */
uint32_t pmc_osc_is_bypassed_main_xtal(void)
{
   83a98:	b480      	push	{r7}
   83a9a:	af00      	add	r7, sp, #0
	return (PMC->CKGR_MOR & CKGR_MOR_MOSCXTBY);
   83a9c:	4b03      	ldr	r3, [pc, #12]	; (83aac <pmc_osc_is_bypassed_main_xtal+0x14>)
   83a9e:	6a1b      	ldr	r3, [r3, #32]
   83aa0:	f003 0302 	and.w	r3, r3, #2
}
   83aa4:	4618      	mov	r0, r3
   83aa6:	46bd      	mov	sp, r7
   83aa8:	bc80      	pop	{r7}
   83aaa:	4770      	bx	lr
   83aac:	400e0400 	.word	0x400e0400

00083ab0 <pmc_osc_is_ready_main_xtal>:
 * \note If main crystal is bypassed, it's always ready.
 *
 * \retval 0 main crystal is not ready, otherwise ready.
 */
uint32_t pmc_osc_is_ready_main_xtal(void)
{
   83ab0:	b480      	push	{r7}
   83ab2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_MOSCXTS);
   83ab4:	4b03      	ldr	r3, [pc, #12]	; (83ac4 <pmc_osc_is_ready_main_xtal+0x14>)
   83ab6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   83ab8:	f003 0301 	and.w	r3, r3, #1
}
   83abc:	4618      	mov	r0, r3
   83abe:	46bd      	mov	sp, r7
   83ac0:	bc80      	pop	{r7}
   83ac2:	4770      	bx	lr
   83ac4:	400e0400 	.word	0x400e0400

00083ac8 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
   83ac8:	b480      	push	{r7}
   83aca:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   83acc:	4b03      	ldr	r3, [pc, #12]	; (83adc <pmc_osc_is_ready_mainck+0x14>)
   83ace:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   83ad0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
   83ad4:	4618      	mov	r0, r3
   83ad6:	46bd      	mov	sp, r7
   83ad8:	bc80      	pop	{r7}
   83ada:	4770      	bx	lr
   83adc:	400e0400 	.word	0x400e0400

00083ae0 <pmc_mainck_osc_select>:
 * \note This function will not enable/disable RC or Main Crystal.
 *
 * \param ul_xtal_rc 0 internal RC is selected, otherwise Main Crystal.
 */
void pmc_mainck_osc_select(uint32_t ul_xtal_rc)
{
   83ae0:	b480      	push	{r7}
   83ae2:	b085      	sub	sp, #20
   83ae4:	af00      	add	r7, sp, #0
   83ae6:	6078      	str	r0, [r7, #4]
	uint32_t mor = PMC->CKGR_MOR;
   83ae8:	4b0c      	ldr	r3, [pc, #48]	; (83b1c <pmc_mainck_osc_select+0x3c>)
   83aea:	6a1b      	ldr	r3, [r3, #32]
   83aec:	60fb      	str	r3, [r7, #12]
	if (ul_xtal_rc) {
   83aee:	687b      	ldr	r3, [r7, #4]
   83af0:	2b00      	cmp	r3, #0
   83af2:	d004      	beq.n	83afe <pmc_mainck_osc_select+0x1e>
		mor |=  CKGR_MOR_MOSCSEL;
   83af4:	68fb      	ldr	r3, [r7, #12]
   83af6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
   83afa:	60fb      	str	r3, [r7, #12]
   83afc:	e003      	b.n	83b06 <pmc_mainck_osc_select+0x26>
	} else {
		mor &= ~CKGR_MOR_MOSCSEL;
   83afe:	68fb      	ldr	r3, [r7, #12]
   83b00:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
   83b04:	60fb      	str	r3, [r7, #12]
	}
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor;
   83b06:	4a05      	ldr	r2, [pc, #20]	; (83b1c <pmc_mainck_osc_select+0x3c>)
   83b08:	68fb      	ldr	r3, [r7, #12]
   83b0a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   83b0e:	6213      	str	r3, [r2, #32]
}
   83b10:	bf00      	nop
   83b12:	3714      	adds	r7, #20
   83b14:	46bd      	mov	sp, r7
   83b16:	bc80      	pop	{r7}
   83b18:	4770      	bx	lr
   83b1a:	bf00      	nop
   83b1c:	400e0400 	.word	0x400e0400

00083b20 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
   83b20:	b480      	push	{r7}
   83b22:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   83b24:	4b03      	ldr	r3, [pc, #12]	; (83b34 <pmc_disable_pllack+0x14>)
   83b26:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   83b2a:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
   83b2c:	bf00      	nop
   83b2e:	46bd      	mov	sp, r7
   83b30:	bc80      	pop	{r7}
   83b32:	4770      	bx	lr
   83b34:	400e0400 	.word	0x400e0400

00083b38 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
   83b38:	b480      	push	{r7}
   83b3a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   83b3c:	4b03      	ldr	r3, [pc, #12]	; (83b4c <pmc_is_locked_pllack+0x14>)
   83b3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   83b40:	f003 0302 	and.w	r3, r3, #2
}
   83b44:	4618      	mov	r0, r3
   83b46:	46bd      	mov	sp, r7
   83b48:	bc80      	pop	{r7}
   83b4a:	4770      	bx	lr
   83b4c:	400e0400 	.word	0x400e0400

00083b50 <pmc_disable_upll_clock>:

/**
 * \brief Disable UPLL clock.
 */
void pmc_disable_upll_clock(void)
{
   83b50:	b480      	push	{r7}
   83b52:	af00      	add	r7, sp, #0
	PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
   83b54:	4a04      	ldr	r2, [pc, #16]	; (83b68 <pmc_disable_upll_clock+0x18>)
   83b56:	4b04      	ldr	r3, [pc, #16]	; (83b68 <pmc_disable_upll_clock+0x18>)
   83b58:	69db      	ldr	r3, [r3, #28]
   83b5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   83b5e:	61d3      	str	r3, [r2, #28]
}
   83b60:	bf00      	nop
   83b62:	46bd      	mov	sp, r7
   83b64:	bc80      	pop	{r7}
   83b66:	4770      	bx	lr
   83b68:	400e0400 	.word	0x400e0400

00083b6c <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
   83b6c:	b480      	push	{r7}
   83b6e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
   83b70:	4b03      	ldr	r3, [pc, #12]	; (83b80 <pmc_is_locked_upll+0x14>)
   83b72:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   83b74:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
   83b78:	4618      	mov	r0, r3
   83b7a:	46bd      	mov	sp, r7
   83b7c:	bc80      	pop	{r7}
   83b7e:	4770      	bx	lr
   83b80:	400e0400 	.word	0x400e0400

00083b84 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
   83b84:	b480      	push	{r7}
   83b86:	b083      	sub	sp, #12
   83b88:	af00      	add	r7, sp, #0
   83b8a:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
   83b8c:	687b      	ldr	r3, [r7, #4]
   83b8e:	2b1d      	cmp	r3, #29
   83b90:	d901      	bls.n	83b96 <pmc_enable_periph_clk+0x12>
		return 1;
   83b92:	2301      	movs	r3, #1
   83b94:	e016      	b.n	83bc4 <pmc_enable_periph_clk+0x40>
	}

	if (ul_id < 32) {
   83b96:	687b      	ldr	r3, [r7, #4]
   83b98:	2b1f      	cmp	r3, #31
   83b9a:	d812      	bhi.n	83bc2 <pmc_enable_periph_clk+0x3e>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   83b9c:	4b0c      	ldr	r3, [pc, #48]	; (83bd0 <pmc_enable_periph_clk+0x4c>)
   83b9e:	699a      	ldr	r2, [r3, #24]
   83ba0:	2101      	movs	r1, #1
   83ba2:	687b      	ldr	r3, [r7, #4]
   83ba4:	fa01 f303 	lsl.w	r3, r1, r3
   83ba8:	401a      	ands	r2, r3
   83baa:	2101      	movs	r1, #1
   83bac:	687b      	ldr	r3, [r7, #4]
   83bae:	fa01 f303 	lsl.w	r3, r1, r3
   83bb2:	429a      	cmp	r2, r3
   83bb4:	d005      	beq.n	83bc2 <pmc_enable_periph_clk+0x3e>
			PMC->PMC_PCER0 = 1 << ul_id;
   83bb6:	4a06      	ldr	r2, [pc, #24]	; (83bd0 <pmc_enable_periph_clk+0x4c>)
   83bb8:	2101      	movs	r1, #1
   83bba:	687b      	ldr	r3, [r7, #4]
   83bbc:	fa01 f303 	lsl.w	r3, r1, r3
   83bc0:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   83bc2:	2300      	movs	r3, #0
}
   83bc4:	4618      	mov	r0, r3
   83bc6:	370c      	adds	r7, #12
   83bc8:	46bd      	mov	sp, r7
   83bca:	bc80      	pop	{r7}
   83bcc:	4770      	bx	lr
   83bce:	bf00      	nop
   83bd0:	400e0400 	.word	0x400e0400

00083bd4 <pmc_disable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_disable_periph_clk(uint32_t ul_id)
{
   83bd4:	b480      	push	{r7}
   83bd6:	b083      	sub	sp, #12
   83bd8:	af00      	add	r7, sp, #0
   83bda:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
   83bdc:	687b      	ldr	r3, [r7, #4]
   83bde:	2b1d      	cmp	r3, #29
   83be0:	d901      	bls.n	83be6 <pmc_disable_periph_clk+0x12>
		return 1;
   83be2:	2301      	movs	r3, #1
   83be4:	e016      	b.n	83c14 <pmc_disable_periph_clk+0x40>
	}

	if (ul_id < 32) {
   83be6:	687b      	ldr	r3, [r7, #4]
   83be8:	2b1f      	cmp	r3, #31
   83bea:	d812      	bhi.n	83c12 <pmc_disable_periph_clk+0x3e>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) == (1u << ul_id)) {
   83bec:	4b0c      	ldr	r3, [pc, #48]	; (83c20 <pmc_disable_periph_clk+0x4c>)
   83bee:	699a      	ldr	r2, [r3, #24]
   83bf0:	2101      	movs	r1, #1
   83bf2:	687b      	ldr	r3, [r7, #4]
   83bf4:	fa01 f303 	lsl.w	r3, r1, r3
   83bf8:	401a      	ands	r2, r3
   83bfa:	2101      	movs	r1, #1
   83bfc:	687b      	ldr	r3, [r7, #4]
   83bfe:	fa01 f303 	lsl.w	r3, r1, r3
   83c02:	429a      	cmp	r2, r3
   83c04:	d105      	bne.n	83c12 <pmc_disable_periph_clk+0x3e>
			PMC->PMC_PCDR0 = 1 << ul_id;
   83c06:	4a06      	ldr	r2, [pc, #24]	; (83c20 <pmc_disable_periph_clk+0x4c>)
   83c08:	2101      	movs	r1, #1
   83c0a:	687b      	ldr	r3, [r7, #4]
   83c0c:	fa01 f303 	lsl.w	r3, r1, r3
   83c10:	6153      	str	r3, [r2, #20]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) == (1u << ul_id)) {
			PMC->PMC_PCDR1 = 1 << ul_id;
		}
#endif
	}
	return 0;
   83c12:	2300      	movs	r3, #0
}
   83c14:	4618      	mov	r0, r3
   83c16:	370c      	adds	r7, #12
   83c18:	46bd      	mov	sp, r7
   83c1a:	bc80      	pop	{r7}
   83c1c:	4770      	bx	lr
   83c1e:	bf00      	nop
   83c20:	400e0400 	.word	0x400e0400

00083c24 <pmc_enable_pck>:
 * \brief Enable the specified programmable clock.
 *
 * \param ul_id Id of the programmable clock.
 */
void pmc_enable_pck(uint32_t ul_id)
{
   83c24:	b480      	push	{r7}
   83c26:	b083      	sub	sp, #12
   83c28:	af00      	add	r7, sp, #0
   83c2a:	6078      	str	r0, [r7, #4]
	PMC->PMC_SCER = PMC_SCER_PCK0 << ul_id;
   83c2c:	4a05      	ldr	r2, [pc, #20]	; (83c44 <pmc_enable_pck+0x20>)
   83c2e:	f44f 7180 	mov.w	r1, #256	; 0x100
   83c32:	687b      	ldr	r3, [r7, #4]
   83c34:	fa01 f303 	lsl.w	r3, r1, r3
   83c38:	6013      	str	r3, [r2, #0]
}
   83c3a:	bf00      	nop
   83c3c:	370c      	adds	r7, #12
   83c3e:	46bd      	mov	sp, r7
   83c40:	bc80      	pop	{r7}
   83c42:	4770      	bx	lr
   83c44:	400e0400 	.word	0x400e0400

00083c48 <pmc_set_fast_startup_input>:
 *        (event generation).
 *
 * \param ul_inputs Wake up inputs to enable.
 */
void pmc_set_fast_startup_input(uint32_t ul_inputs)
{
   83c48:	b480      	push	{r7}
   83c4a:	b083      	sub	sp, #12
   83c4c:	af00      	add	r7, sp, #0
   83c4e:	6078      	str	r0, [r7, #4]
	ul_inputs &= PMC_FAST_STARTUP_Msk;
   83c50:	687b      	ldr	r3, [r7, #4]
   83c52:	f3c3 0312 	ubfx	r3, r3, #0, #19
   83c56:	607b      	str	r3, [r7, #4]
	PMC->PMC_FSMR |= ul_inputs;
   83c58:	4905      	ldr	r1, [pc, #20]	; (83c70 <pmc_set_fast_startup_input+0x28>)
   83c5a:	4b05      	ldr	r3, [pc, #20]	; (83c70 <pmc_set_fast_startup_input+0x28>)
   83c5c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   83c5e:	687b      	ldr	r3, [r7, #4]
   83c60:	4313      	orrs	r3, r2
   83c62:	670b      	str	r3, [r1, #112]	; 0x70
}
   83c64:	bf00      	nop
   83c66:	370c      	adds	r7, #12
   83c68:	46bd      	mov	sp, r7
   83c6a:	bc80      	pop	{r7}
   83c6c:	4770      	bx	lr
   83c6e:	bf00      	nop
   83c70:	400e0400 	.word	0x400e0400

00083c74 <pmc_enable_waitmode>:
/**
 * \brief Enable Wait Mode. Enter condition: WFE + (SLEEPDEEP bit = 0) +
 * (LPM bit = 1)
 */
void pmc_enable_waitmode(void)
{
   83c74:	b480      	push	{r7}
   83c76:	b083      	sub	sp, #12
   83c78:	af00      	add	r7, sp, #0
	uint32_t i;

	PMC->PMC_FSMR |= PMC_FSMR_LPM; /* Enter Wait mode */
   83c7a:	4a12      	ldr	r2, [pc, #72]	; (83cc4 <pmc_enable_waitmode+0x50>)
   83c7c:	4b11      	ldr	r3, [pc, #68]	; (83cc4 <pmc_enable_waitmode+0x50>)
   83c7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
   83c80:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   83c84:	6713      	str	r3, [r2, #112]	; 0x70
	SCB->SCR &= (uint32_t) ~ SCB_SCR_SLEEPDEEP_Msk; /* Deep sleep */
   83c86:	4a10      	ldr	r2, [pc, #64]	; (83cc8 <pmc_enable_waitmode+0x54>)
   83c88:	4b0f      	ldr	r3, [pc, #60]	; (83cc8 <pmc_enable_waitmode+0x54>)
   83c8a:	691b      	ldr	r3, [r3, #16]
   83c8c:	f023 0304 	bic.w	r3, r3, #4
   83c90:	6113      	str	r3, [r2, #16]
  __ASM volatile ("wfe");
   83c92:	bf20      	wfe
	__WFE();

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
   83c94:	2300      	movs	r3, #0
   83c96:	607b      	str	r3, [r7, #4]
   83c98:	e003      	b.n	83ca2 <pmc_enable_waitmode+0x2e>
  __ASM volatile ("nop");
   83c9a:	bf00      	nop
   83c9c:	687b      	ldr	r3, [r7, #4]
   83c9e:	3301      	adds	r3, #1
   83ca0:	607b      	str	r3, [r7, #4]
   83ca2:	687b      	ldr	r3, [r7, #4]
   83ca4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
   83ca8:	d3f7      	bcc.n	83c9a <pmc_enable_waitmode+0x26>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
   83caa:	bf00      	nop
   83cac:	4b05      	ldr	r3, [pc, #20]	; (83cc4 <pmc_enable_waitmode+0x50>)
   83cae:	6a1b      	ldr	r3, [r3, #32]
   83cb0:	f003 0308 	and.w	r3, r3, #8
   83cb4:	2b00      	cmp	r3, #0
   83cb6:	d0f9      	beq.n	83cac <pmc_enable_waitmode+0x38>

}
   83cb8:	bf00      	nop
   83cba:	370c      	adds	r7, #12
   83cbc:	46bd      	mov	sp, r7
   83cbe:	bc80      	pop	{r7}
   83cc0:	4770      	bx	lr
   83cc2:	bf00      	nop
   83cc4:	400e0400 	.word	0x400e0400
   83cc8:	e000ed00 	.word	0xe000ed00

00083ccc <udi_vendor_enable>:
/**
 * \name Internal routines
 */
//@{
bool udi_vendor_enable(void)
{
   83ccc:	b580      	push	{r7, lr}
   83cce:	af00      	add	r7, sp, #0
	udi_vendor_alternate_setting = udc_get_interface_desc()->bAlternateSetting;
   83cd0:	4b0b      	ldr	r3, [pc, #44]	; (83d00 <udi_vendor_enable+0x34>)
   83cd2:	4798      	blx	r3
   83cd4:	4603      	mov	r3, r0
   83cd6:	78da      	ldrb	r2, [r3, #3]
   83cd8:	4b0a      	ldr	r3, [pc, #40]	; (83d04 <udi_vendor_enable+0x38>)
   83cda:	701a      	strb	r2, [r3, #0]
	if (0 == udi_vendor_alternate_setting) {
   83cdc:	4b09      	ldr	r3, [pc, #36]	; (83d04 <udi_vendor_enable+0x38>)
   83cde:	781b      	ldrb	r3, [r3, #0]
   83ce0:	2b00      	cmp	r3, #0
   83ce2:	d109      	bne.n	83cf8 <udi_vendor_enable+0x2c>
		// Call application callback
		// to notify that interface is enabled
		if (!UDI_VENDOR_ENABLE_EXT()) {
   83ce4:	4b08      	ldr	r3, [pc, #32]	; (83d08 <udi_vendor_enable+0x3c>)
   83ce6:	4798      	blx	r3
   83ce8:	4603      	mov	r3, r0
   83cea:	f083 0301 	eor.w	r3, r3, #1
   83cee:	b2db      	uxtb	r3, r3
   83cf0:	2b00      	cmp	r3, #0
   83cf2:	d001      	beq.n	83cf8 <udi_vendor_enable+0x2c>
			return false;
   83cf4:	2300      	movs	r3, #0
   83cf6:	e000      	b.n	83cfa <udi_vendor_enable+0x2e>
		}
	}
	return true;
   83cf8:	2301      	movs	r3, #1
}
   83cfa:	4618      	mov	r0, r3
   83cfc:	bd80      	pop	{r7, pc}
   83cfe:	bf00      	nop
   83d00:	000842c1 	.word	0x000842c1
   83d04:	20000d39 	.word	0x20000d39
   83d08:	00080c5d 	.word	0x00080c5d

00083d0c <udi_vendor_disable>:


void udi_vendor_disable(void)
{
   83d0c:	b580      	push	{r7, lr}
   83d0e:	af00      	add	r7, sp, #0
	if (0 == udi_vendor_alternate_setting) {
   83d10:	4b03      	ldr	r3, [pc, #12]	; (83d20 <udi_vendor_disable+0x14>)
   83d12:	781b      	ldrb	r3, [r3, #0]
   83d14:	2b00      	cmp	r3, #0
   83d16:	d101      	bne.n	83d1c <udi_vendor_disable+0x10>
		UDI_VENDOR_DISABLE_EXT();
   83d18:	4b02      	ldr	r3, [pc, #8]	; (83d24 <udi_vendor_disable+0x18>)
   83d1a:	4798      	blx	r3
	}
}
   83d1c:	bf00      	nop
   83d1e:	bd80      	pop	{r7, pc}
   83d20:	20000d39 	.word	0x20000d39
   83d24:	00080c89 	.word	0x00080c89

00083d28 <udi_vendor_setup>:

bool udi_vendor_setup(void)
{
   83d28:	b580      	push	{r7, lr}
   83d2a:	af00      	add	r7, sp, #0
	if (Udd_setup_is_in()) {
   83d2c:	4b10      	ldr	r3, [pc, #64]	; (83d70 <udi_vendor_setup+0x48>)
   83d2e:	781b      	ldrb	r3, [r3, #0]
   83d30:	b25b      	sxtb	r3, r3
   83d32:	2b00      	cmp	r3, #0
   83d34:	da09      	bge.n	83d4a <udi_vendor_setup+0x22>
		if (Udd_setup_type() == USB_REQ_TYPE_VENDOR) {
   83d36:	4b0e      	ldr	r3, [pc, #56]	; (83d70 <udi_vendor_setup+0x48>)
   83d38:	781b      	ldrb	r3, [r3, #0]
   83d3a:	f003 0360 	and.w	r3, r3, #96	; 0x60
   83d3e:	2b40      	cmp	r3, #64	; 0x40
   83d40:	d103      	bne.n	83d4a <udi_vendor_setup+0x22>
			return UDI_VENDOR_SETUP_IN_RECEIVED();
   83d42:	4b0c      	ldr	r3, [pc, #48]	; (83d74 <udi_vendor_setup+0x4c>)
   83d44:	4798      	blx	r3
   83d46:	4603      	mov	r3, r0
   83d48:	e00f      	b.n	83d6a <udi_vendor_setup+0x42>
		}
	}
	if (Udd_setup_is_out()) {
   83d4a:	4b09      	ldr	r3, [pc, #36]	; (83d70 <udi_vendor_setup+0x48>)
   83d4c:	781b      	ldrb	r3, [r3, #0]
   83d4e:	b25b      	sxtb	r3, r3
   83d50:	2b00      	cmp	r3, #0
   83d52:	db09      	blt.n	83d68 <udi_vendor_setup+0x40>
		if (Udd_setup_type() == USB_REQ_TYPE_VENDOR) {
   83d54:	4b06      	ldr	r3, [pc, #24]	; (83d70 <udi_vendor_setup+0x48>)
   83d56:	781b      	ldrb	r3, [r3, #0]
   83d58:	f003 0360 	and.w	r3, r3, #96	; 0x60
   83d5c:	2b40      	cmp	r3, #64	; 0x40
   83d5e:	d103      	bne.n	83d68 <udi_vendor_setup+0x40>
			return UDI_VENDOR_SETUP_OUT_RECEIVED();
   83d60:	4b05      	ldr	r3, [pc, #20]	; (83d78 <udi_vendor_setup+0x50>)
   83d62:	4798      	blx	r3
   83d64:	4603      	mov	r3, r0
   83d66:	e000      	b.n	83d6a <udi_vendor_setup+0x42>
		}
	}
	return false; // Not supported request
   83d68:	2300      	movs	r3, #0
}
   83d6a:	4618      	mov	r0, r3
   83d6c:	bd80      	pop	{r7, pc}
   83d6e:	bf00      	nop
   83d70:	20000d58 	.word	0x20000d58
   83d74:	00080fed 	.word	0x00080fed
   83d78:	00080ebd 	.word	0x00080ebd

00083d7c <udi_vendor_getsetting>:

uint8_t udi_vendor_getsetting(void)
{
   83d7c:	b480      	push	{r7}
   83d7e:	af00      	add	r7, sp, #0
	return udi_vendor_alternate_setting;
   83d80:	4b02      	ldr	r3, [pc, #8]	; (83d8c <udi_vendor_getsetting+0x10>)
   83d82:	781b      	ldrb	r3, [r3, #0]
}
   83d84:	4618      	mov	r0, r3
   83d86:	46bd      	mov	sp, r7
   83d88:	bc80      	pop	{r7}
   83d8a:	4770      	bx	lr
   83d8c:	20000d39 	.word	0x20000d39

00083d90 <udi_vendor_bulk_in_run>:
 *
 * \return \c 1 if function was successfully done, otherwise \c 0.
 */
bool udi_vendor_bulk_in_run(uint8_t * buf, iram_size_t buf_size,
		udd_callback_trans_t callback)
{
   83d90:	b590      	push	{r4, r7, lr}
   83d92:	b087      	sub	sp, #28
   83d94:	af02      	add	r7, sp, #8
   83d96:	60f8      	str	r0, [r7, #12]
   83d98:	60b9      	str	r1, [r7, #8]
   83d9a:	607a      	str	r2, [r7, #4]
	return udd_ep_run(UDI_VENDOR_EP_BULK_IN,
   83d9c:	687b      	ldr	r3, [r7, #4]
   83d9e:	9300      	str	r3, [sp, #0]
   83da0:	68bb      	ldr	r3, [r7, #8]
   83da2:	68fa      	ldr	r2, [r7, #12]
   83da4:	2100      	movs	r1, #0
   83da6:	2081      	movs	r0, #129	; 0x81
   83da8:	4c03      	ldr	r4, [pc, #12]	; (83db8 <udi_vendor_bulk_in_run+0x28>)
   83daa:	47a0      	blx	r4
   83dac:	4603      	mov	r3, r0
			false,
			buf,
			buf_size,
			callback);
}
   83dae:	4618      	mov	r0, r3
   83db0:	3714      	adds	r7, #20
   83db2:	46bd      	mov	sp, r7
   83db4:	bd90      	pop	{r4, r7, pc}
   83db6:	bf00      	nop
   83db8:	000824a9 	.word	0x000824a9

00083dbc <udi_vendor_bulk_out_run>:
 *
 * \return \c 1 if function was successfully done, otherwise \c 0.
 */
bool udi_vendor_bulk_out_run(uint8_t * buf, iram_size_t buf_size,
		udd_callback_trans_t callback)
{
   83dbc:	b590      	push	{r4, r7, lr}
   83dbe:	b087      	sub	sp, #28
   83dc0:	af02      	add	r7, sp, #8
   83dc2:	60f8      	str	r0, [r7, #12]
   83dc4:	60b9      	str	r1, [r7, #8]
   83dc6:	607a      	str	r2, [r7, #4]
	return udd_ep_run(UDI_VENDOR_EP_BULK_OUT,
   83dc8:	687b      	ldr	r3, [r7, #4]
   83dca:	9300      	str	r3, [sp, #0]
   83dcc:	68bb      	ldr	r3, [r7, #8]
   83dce:	68fa      	ldr	r2, [r7, #12]
   83dd0:	2100      	movs	r1, #0
   83dd2:	2002      	movs	r0, #2
   83dd4:	4c03      	ldr	r4, [pc, #12]	; (83de4 <udi_vendor_bulk_out_run+0x28>)
   83dd6:	47a0      	blx	r4
   83dd8:	4603      	mov	r3, r0
			false,
			buf,
			buf_size,
			callback);
}
   83dda:	4618      	mov	r0, r3
   83ddc:	3714      	adds	r7, #20
   83dde:	46bd      	mov	sp, r7
   83de0:	bd90      	pop	{r4, r7, pc}
   83de2:	bf00      	nop
   83de4:	000824a9 	.word	0x000824a9

00083de8 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
   83de8:	b480      	push	{r7}
   83dea:	b085      	sub	sp, #20
   83dec:	af00      	add	r7, sp, #0
   83dee:	60f8      	str	r0, [r7, #12]
   83df0:	60b9      	str	r1, [r7, #8]
   83df2:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   83df4:	687b      	ldr	r3, [r7, #4]
   83df6:	2b00      	cmp	r3, #0
   83df8:	d003      	beq.n	83e02 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
   83dfa:	68fb      	ldr	r3, [r7, #12]
   83dfc:	68ba      	ldr	r2, [r7, #8]
   83dfe:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
   83e00:	e002      	b.n	83e08 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
   83e02:	68fb      	ldr	r3, [r7, #12]
   83e04:	68ba      	ldr	r2, [r7, #8]
   83e06:	661a      	str	r2, [r3, #96]	; 0x60
}
   83e08:	bf00      	nop
   83e0a:	3714      	adds	r7, #20
   83e0c:	46bd      	mov	sp, r7
   83e0e:	bc80      	pop	{r7}
   83e10:	4770      	bx	lr

00083e12 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
   83e12:	b480      	push	{r7}
   83e14:	b087      	sub	sp, #28
   83e16:	af00      	add	r7, sp, #0
   83e18:	60f8      	str	r0, [r7, #12]
   83e1a:	60b9      	str	r1, [r7, #8]
   83e1c:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   83e1e:	68fb      	ldr	r3, [r7, #12]
   83e20:	687a      	ldr	r2, [r7, #4]
   83e22:	645a      	str	r2, [r3, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   83e24:	68bb      	ldr	r3, [r7, #8]
   83e26:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   83e2a:	d01f      	beq.n	83e6c <pio_set_peripheral+0x5a>
   83e2c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   83e30:	d805      	bhi.n	83e3e <pio_set_peripheral+0x2c>
   83e32:	2b00      	cmp	r3, #0
   83e34:	d027      	beq.n	83e86 <pio_set_peripheral+0x74>
   83e36:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   83e3a:	d00a      	beq.n	83e52 <pio_set_peripheral+0x40>
   83e3c:	e01f      	b.n	83e7e <pio_set_peripheral+0x6c>
   83e3e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   83e42:	d020      	beq.n	83e86 <pio_set_peripheral+0x74>
   83e44:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   83e48:	d01d      	beq.n	83e86 <pio_set_peripheral+0x74>
   83e4a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   83e4e:	d01a      	beq.n	83e86 <pio_set_peripheral+0x74>
   83e50:	e015      	b.n	83e7e <pio_set_peripheral+0x6c>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   83e52:	68fb      	ldr	r3, [r7, #12]
   83e54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
   83e56:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   83e58:	68fb      	ldr	r3, [r7, #12]
   83e5a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   83e5c:	687b      	ldr	r3, [r7, #4]
   83e5e:	43d9      	mvns	r1, r3
   83e60:	697b      	ldr	r3, [r7, #20]
   83e62:	400b      	ands	r3, r1
   83e64:	401a      	ands	r2, r3
   83e66:	68fb      	ldr	r3, [r7, #12]
   83e68:	671a      	str	r2, [r3, #112]	; 0x70
		break;
   83e6a:	e008      	b.n	83e7e <pio_set_peripheral+0x6c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   83e6c:	68fb      	ldr	r3, [r7, #12]
   83e6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
   83e70:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   83e72:	687a      	ldr	r2, [r7, #4]
   83e74:	697b      	ldr	r3, [r7, #20]
   83e76:	431a      	orrs	r2, r3
   83e78:	68fb      	ldr	r3, [r7, #12]
   83e7a:	671a      	str	r2, [r3, #112]	; 0x70
		break;
   83e7c:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   83e7e:	68fb      	ldr	r3, [r7, #12]
   83e80:	687a      	ldr	r2, [r7, #4]
   83e82:	605a      	str	r2, [r3, #4]
   83e84:	e000      	b.n	83e88 <pio_set_peripheral+0x76>
		return;
   83e86:	bf00      	nop
}
   83e88:	371c      	adds	r7, #28
   83e8a:	46bd      	mov	sp, r7
   83e8c:	bc80      	pop	{r7}
   83e8e:	4770      	bx	lr

00083e90 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
   83e90:	b580      	push	{r7, lr}
   83e92:	b084      	sub	sp, #16
   83e94:	af00      	add	r7, sp, #0
   83e96:	60f8      	str	r0, [r7, #12]
   83e98:	60b9      	str	r1, [r7, #8]
   83e9a:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
   83e9c:	68b9      	ldr	r1, [r7, #8]
   83e9e:	68f8      	ldr	r0, [r7, #12]
   83ea0:	4b19      	ldr	r3, [pc, #100]	; (83f08 <pio_set_input+0x78>)
   83ea2:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
   83ea4:	687b      	ldr	r3, [r7, #4]
   83ea6:	f003 0301 	and.w	r3, r3, #1
   83eaa:	461a      	mov	r2, r3
   83eac:	68b9      	ldr	r1, [r7, #8]
   83eae:	68f8      	ldr	r0, [r7, #12]
   83eb0:	4b16      	ldr	r3, [pc, #88]	; (83f0c <pio_set_input+0x7c>)
   83eb2:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   83eb4:	687b      	ldr	r3, [r7, #4]
   83eb6:	f003 030a 	and.w	r3, r3, #10
   83eba:	2b00      	cmp	r3, #0
   83ebc:	d003      	beq.n	83ec6 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
   83ebe:	68fb      	ldr	r3, [r7, #12]
   83ec0:	68ba      	ldr	r2, [r7, #8]
   83ec2:	621a      	str	r2, [r3, #32]
   83ec4:	e002      	b.n	83ecc <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
   83ec6:	68fb      	ldr	r3, [r7, #12]
   83ec8:	68ba      	ldr	r2, [r7, #8]
   83eca:	625a      	str	r2, [r3, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   83ecc:	687b      	ldr	r3, [r7, #4]
   83ece:	f003 0302 	and.w	r3, r3, #2
   83ed2:	2b00      	cmp	r3, #0
   83ed4:	d004      	beq.n	83ee0 <pio_set_input+0x50>
		p_pio->PIO_SCIFSR = ul_mask;
   83ed6:	68fb      	ldr	r3, [r7, #12]
   83ed8:	68ba      	ldr	r2, [r7, #8]
   83eda:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
   83ede:	e008      	b.n	83ef2 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   83ee0:	687b      	ldr	r3, [r7, #4]
   83ee2:	f003 0308 	and.w	r3, r3, #8
   83ee6:	2b00      	cmp	r3, #0
   83ee8:	d003      	beq.n	83ef2 <pio_set_input+0x62>
			p_pio->PIO_DIFSR = ul_mask;
   83eea:	68fb      	ldr	r3, [r7, #12]
   83eec:	68ba      	ldr	r2, [r7, #8]
   83eee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   83ef2:	68fb      	ldr	r3, [r7, #12]
   83ef4:	68ba      	ldr	r2, [r7, #8]
   83ef6:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
   83ef8:	68fb      	ldr	r3, [r7, #12]
   83efa:	68ba      	ldr	r2, [r7, #8]
   83efc:	601a      	str	r2, [r3, #0]
}
   83efe:	bf00      	nop
   83f00:	3710      	adds	r7, #16
   83f02:	46bd      	mov	sp, r7
   83f04:	bd80      	pop	{r7, pc}
   83f06:	bf00      	nop
   83f08:	00083f8f 	.word	0x00083f8f
   83f0c:	00083de9 	.word	0x00083de9

00083f10 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   83f10:	b580      	push	{r7, lr}
   83f12:	b084      	sub	sp, #16
   83f14:	af00      	add	r7, sp, #0
   83f16:	60f8      	str	r0, [r7, #12]
   83f18:	60b9      	str	r1, [r7, #8]
   83f1a:	607a      	str	r2, [r7, #4]
   83f1c:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
   83f1e:	68b9      	ldr	r1, [r7, #8]
   83f20:	68f8      	ldr	r0, [r7, #12]
   83f22:	4b12      	ldr	r3, [pc, #72]	; (83f6c <pio_set_output+0x5c>)
   83f24:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
   83f26:	69ba      	ldr	r2, [r7, #24]
   83f28:	68b9      	ldr	r1, [r7, #8]
   83f2a:	68f8      	ldr	r0, [r7, #12]
   83f2c:	4b10      	ldr	r3, [pc, #64]	; (83f70 <pio_set_output+0x60>)
   83f2e:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   83f30:	683b      	ldr	r3, [r7, #0]
   83f32:	2b00      	cmp	r3, #0
   83f34:	d003      	beq.n	83f3e <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
   83f36:	68fb      	ldr	r3, [r7, #12]
   83f38:	68ba      	ldr	r2, [r7, #8]
   83f3a:	651a      	str	r2, [r3, #80]	; 0x50
   83f3c:	e002      	b.n	83f44 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   83f3e:	68fb      	ldr	r3, [r7, #12]
   83f40:	68ba      	ldr	r2, [r7, #8]
   83f42:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   83f44:	687b      	ldr	r3, [r7, #4]
   83f46:	2b00      	cmp	r3, #0
   83f48:	d003      	beq.n	83f52 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
   83f4a:	68fb      	ldr	r3, [r7, #12]
   83f4c:	68ba      	ldr	r2, [r7, #8]
   83f4e:	631a      	str	r2, [r3, #48]	; 0x30
   83f50:	e002      	b.n	83f58 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
   83f52:	68fb      	ldr	r3, [r7, #12]
   83f54:	68ba      	ldr	r2, [r7, #8]
   83f56:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   83f58:	68fb      	ldr	r3, [r7, #12]
   83f5a:	68ba      	ldr	r2, [r7, #8]
   83f5c:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
   83f5e:	68fb      	ldr	r3, [r7, #12]
   83f60:	68ba      	ldr	r2, [r7, #8]
   83f62:	601a      	str	r2, [r3, #0]
}
   83f64:	bf00      	nop
   83f66:	3710      	adds	r7, #16
   83f68:	46bd      	mov	sp, r7
   83f6a:	bd80      	pop	{r7, pc}
   83f6c:	00083f8f 	.word	0x00083f8f
   83f70:	00083de9 	.word	0x00083de9

00083f74 <pio_sync_output_write>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_sync_output_write(Pio *p_pio, const uint32_t ul_mask)
{
   83f74:	b480      	push	{r7}
   83f76:	b083      	sub	sp, #12
   83f78:	af00      	add	r7, sp, #0
   83f7a:	6078      	str	r0, [r7, #4]
   83f7c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_ODSR = ul_mask;
   83f7e:	687b      	ldr	r3, [r7, #4]
   83f80:	683a      	ldr	r2, [r7, #0]
   83f82:	639a      	str	r2, [r3, #56]	; 0x38
}
   83f84:	bf00      	nop
   83f86:	370c      	adds	r7, #12
   83f88:	46bd      	mov	sp, r7
   83f8a:	bc80      	pop	{r7}
   83f8c:	4770      	bx	lr

00083f8e <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
   83f8e:	b480      	push	{r7}
   83f90:	b083      	sub	sp, #12
   83f92:	af00      	add	r7, sp, #0
   83f94:	6078      	str	r0, [r7, #4]
   83f96:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
   83f98:	687b      	ldr	r3, [r7, #4]
   83f9a:	683a      	ldr	r2, [r7, #0]
   83f9c:	645a      	str	r2, [r3, #68]	; 0x44
}
   83f9e:	bf00      	nop
   83fa0:	370c      	adds	r7, #12
   83fa2:	46bd      	mov	sp, r7
   83fa4:	bc80      	pop	{r7}
   83fa6:	4770      	bx	lr

00083fa8 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
   83fa8:	b480      	push	{r7}
   83faa:	b083      	sub	sp, #12
   83fac:	af00      	add	r7, sp, #0
   83fae:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
   83fb0:	687b      	ldr	r3, [r7, #4]
   83fb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
   83fb4:	4618      	mov	r0, r3
   83fb6:	370c      	adds	r7, #12
   83fb8:	46bd      	mov	sp, r7
   83fba:	bc80      	pop	{r7}
   83fbc:	4770      	bx	lr

00083fbe <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
   83fbe:	b480      	push	{r7}
   83fc0:	b083      	sub	sp, #12
   83fc2:	af00      	add	r7, sp, #0
   83fc4:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
   83fc6:	687b      	ldr	r3, [r7, #4]
   83fc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
   83fca:	4618      	mov	r0, r3
   83fcc:	370c      	adds	r7, #12
   83fce:	46bd      	mov	sp, r7
   83fd0:	bc80      	pop	{r7}
   83fd2:	4770      	bx	lr

00083fd4 <pio_get_pin_value>:
 *       level.
 * \note If pin is input: PIOx must be clocked to sample the signal.
 *       See PMC driver.
 */
uint32_t pio_get_pin_value(uint32_t ul_pin)
{
   83fd4:	b580      	push	{r7, lr}
   83fd6:	b084      	sub	sp, #16
   83fd8:	af00      	add	r7, sp, #0
   83fda:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
   83fdc:	6878      	ldr	r0, [r7, #4]
   83fde:	4b08      	ldr	r3, [pc, #32]	; (84000 <pio_get_pin_value+0x2c>)
   83fe0:	4798      	blx	r3
   83fe2:	60f8      	str	r0, [r7, #12]

	return (p_pio->PIO_PDSR >> (ul_pin & 0x1F)) & 1;
   83fe4:	68fb      	ldr	r3, [r7, #12]
   83fe6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
   83fe8:	687b      	ldr	r3, [r7, #4]
   83fea:	f003 031f 	and.w	r3, r3, #31
   83fee:	fa22 f303 	lsr.w	r3, r2, r3
   83ff2:	f003 0301 	and.w	r3, r3, #1
}
   83ff6:	4618      	mov	r0, r3
   83ff8:	3710      	adds	r7, #16
   83ffa:	46bd      	mov	sp, r7
   83ffc:	bd80      	pop	{r7, pc}
   83ffe:	bf00      	nop
   84000:	00084281 	.word	0x00084281

00084004 <pio_set_pin_high>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called beforehand.
 */
void pio_set_pin_high(uint32_t ul_pin)
{
   84004:	b580      	push	{r7, lr}
   84006:	b084      	sub	sp, #16
   84008:	af00      	add	r7, sp, #0
   8400a:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
   8400c:	6878      	ldr	r0, [r7, #4]
   8400e:	4b08      	ldr	r3, [pc, #32]	; (84030 <pio_set_pin_high+0x2c>)
   84010:	4798      	blx	r3
   84012:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
   84014:	687b      	ldr	r3, [r7, #4]
   84016:	f003 031f 	and.w	r3, r3, #31
   8401a:	2201      	movs	r2, #1
   8401c:	fa02 f303 	lsl.w	r3, r2, r3
   84020:	461a      	mov	r2, r3
   84022:	68fb      	ldr	r3, [r7, #12]
   84024:	631a      	str	r2, [r3, #48]	; 0x30
}
   84026:	bf00      	nop
   84028:	3710      	adds	r7, #16
   8402a:	46bd      	mov	sp, r7
   8402c:	bd80      	pop	{r7, pc}
   8402e:	bf00      	nop
   84030:	00084281 	.word	0x00084281

00084034 <pio_set_pin_low>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_set_pin_low(uint32_t ul_pin)
{
   84034:	b580      	push	{r7, lr}
   84036:	b084      	sub	sp, #16
   84038:	af00      	add	r7, sp, #0
   8403a:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
   8403c:	6878      	ldr	r0, [r7, #4]
   8403e:	4b08      	ldr	r3, [pc, #32]	; (84060 <pio_set_pin_low+0x2c>)
   84040:	4798      	blx	r3
   84042:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
   84044:	687b      	ldr	r3, [r7, #4]
   84046:	f003 031f 	and.w	r3, r3, #31
   8404a:	2201      	movs	r2, #1
   8404c:	fa02 f303 	lsl.w	r3, r2, r3
   84050:	461a      	mov	r2, r3
   84052:	68fb      	ldr	r3, [r7, #12]
   84054:	635a      	str	r2, [r3, #52]	; 0x34
}
   84056:	bf00      	nop
   84058:	3710      	adds	r7, #16
   8405a:	46bd      	mov	sp, r7
   8405c:	bd80      	pop	{r7, pc}
   8405e:	bf00      	nop
   84060:	00084281 	.word	0x00084281

00084064 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   84064:	b590      	push	{r4, r7, lr}
   84066:	b087      	sub	sp, #28
   84068:	af02      	add	r7, sp, #8
   8406a:	6078      	str	r0, [r7, #4]
   8406c:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
   8406e:	6878      	ldr	r0, [r7, #4]
   84070:	4b45      	ldr	r3, [pc, #276]	; (84188 <pio_configure_pin+0x124>)
   84072:	4798      	blx	r3
   84074:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   84076:	683b      	ldr	r3, [r7, #0]
   84078:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
   8407c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   84080:	d046      	beq.n	84110 <pio_configure_pin+0xac>
   84082:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   84086:	d806      	bhi.n	84096 <pio_configure_pin+0x32>
   84088:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   8408c:	d00a      	beq.n	840a4 <pio_configure_pin+0x40>
   8408e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   84092:	d022      	beq.n	840da <pio_configure_pin+0x76>
   84094:	e070      	b.n	84178 <pio_configure_pin+0x114>
   84096:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   8409a:	d045      	beq.n	84128 <pio_configure_pin+0xc4>
   8409c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   840a0:	d042      	beq.n	84128 <pio_configure_pin+0xc4>
   840a2:	e069      	b.n	84178 <pio_configure_pin+0x114>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   840a4:	687b      	ldr	r3, [r7, #4]
   840a6:	f003 031f 	and.w	r3, r3, #31
   840aa:	2201      	movs	r2, #1
   840ac:	fa02 f303 	lsl.w	r3, r2, r3
   840b0:	461a      	mov	r2, r3
   840b2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   840b6:	68f8      	ldr	r0, [r7, #12]
   840b8:	4b34      	ldr	r3, [pc, #208]	; (8418c <pio_configure_pin+0x128>)
   840ba:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   840bc:	687b      	ldr	r3, [r7, #4]
   840be:	f003 031f 	and.w	r3, r3, #31
   840c2:	2201      	movs	r2, #1
   840c4:	fa02 f303 	lsl.w	r3, r2, r3
   840c8:	4619      	mov	r1, r3
   840ca:	683b      	ldr	r3, [r7, #0]
   840cc:	f003 0301 	and.w	r3, r3, #1
   840d0:	461a      	mov	r2, r3
   840d2:	68f8      	ldr	r0, [r7, #12]
   840d4:	4b2e      	ldr	r3, [pc, #184]	; (84190 <pio_configure_pin+0x12c>)
   840d6:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
   840d8:	e050      	b.n	8417c <pio_configure_pin+0x118>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   840da:	687b      	ldr	r3, [r7, #4]
   840dc:	f003 031f 	and.w	r3, r3, #31
   840e0:	2201      	movs	r2, #1
   840e2:	fa02 f303 	lsl.w	r3, r2, r3
   840e6:	461a      	mov	r2, r3
   840e8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   840ec:	68f8      	ldr	r0, [r7, #12]
   840ee:	4b27      	ldr	r3, [pc, #156]	; (8418c <pio_configure_pin+0x128>)
   840f0:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   840f2:	687b      	ldr	r3, [r7, #4]
   840f4:	f003 031f 	and.w	r3, r3, #31
   840f8:	2201      	movs	r2, #1
   840fa:	fa02 f303 	lsl.w	r3, r2, r3
   840fe:	4619      	mov	r1, r3
   84100:	683b      	ldr	r3, [r7, #0]
   84102:	f003 0301 	and.w	r3, r3, #1
   84106:	461a      	mov	r2, r3
   84108:	68f8      	ldr	r0, [r7, #12]
   8410a:	4b21      	ldr	r3, [pc, #132]	; (84190 <pio_configure_pin+0x12c>)
   8410c:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
   8410e:	e035      	b.n	8417c <pio_configure_pin+0x118>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   84110:	687b      	ldr	r3, [r7, #4]
   84112:	f003 031f 	and.w	r3, r3, #31
   84116:	2201      	movs	r2, #1
   84118:	fa02 f303 	lsl.w	r3, r2, r3
   8411c:	683a      	ldr	r2, [r7, #0]
   8411e:	4619      	mov	r1, r3
   84120:	68f8      	ldr	r0, [r7, #12]
   84122:	4b1c      	ldr	r3, [pc, #112]	; (84194 <pio_configure_pin+0x130>)
   84124:	4798      	blx	r3
		break;
   84126:	e029      	b.n	8417c <pio_configure_pin+0x118>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   84128:	687b      	ldr	r3, [r7, #4]
   8412a:	f003 031f 	and.w	r3, r3, #31
   8412e:	2201      	movs	r2, #1
   84130:	fa02 f303 	lsl.w	r3, r2, r3
   84134:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   84136:	683b      	ldr	r3, [r7, #0]
   84138:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   8413c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   84140:	bf0c      	ite	eq
   84142:	2301      	moveq	r3, #1
   84144:	2300      	movne	r3, #0
   84146:	b2db      	uxtb	r3, r3
   84148:	461a      	mov	r2, r3
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
   8414a:	683b      	ldr	r3, [r7, #0]
   8414c:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   84150:	2b00      	cmp	r3, #0
   84152:	bf14      	ite	ne
   84154:	2301      	movne	r3, #1
   84156:	2300      	moveq	r3, #0
   84158:	b2db      	uxtb	r3, r3
   8415a:	4618      	mov	r0, r3
				(ul_flags & PIO_PULLUP) ? 1 : 0);
   8415c:	683b      	ldr	r3, [r7, #0]
   8415e:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   84162:	2b00      	cmp	r3, #0
   84164:	bf14      	ite	ne
   84166:	2301      	movne	r3, #1
   84168:	2300      	moveq	r3, #0
   8416a:	b2db      	uxtb	r3, r3
   8416c:	9300      	str	r3, [sp, #0]
   8416e:	4603      	mov	r3, r0
   84170:	68f8      	ldr	r0, [r7, #12]
   84172:	4c09      	ldr	r4, [pc, #36]	; (84198 <pio_configure_pin+0x134>)
   84174:	47a0      	blx	r4
		break;
   84176:	e001      	b.n	8417c <pio_configure_pin+0x118>

	default:
		return 0;
   84178:	2300      	movs	r3, #0
   8417a:	e000      	b.n	8417e <pio_configure_pin+0x11a>
	}

	return 1;
   8417c:	2301      	movs	r3, #1
}
   8417e:	4618      	mov	r0, r3
   84180:	3714      	adds	r7, #20
   84182:	46bd      	mov	sp, r7
   84184:	bd90      	pop	{r4, r7, pc}
   84186:	bf00      	nop
   84188:	00084281 	.word	0x00084281
   8418c:	00083e13 	.word	0x00083e13
   84190:	00083de9 	.word	0x00083de9
   84194:	00083e91 	.word	0x00083e91
   84198:	00083f11 	.word	0x00083f11

0008419c <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   8419c:	b590      	push	{r4, r7, lr}
   8419e:	b087      	sub	sp, #28
   841a0:	af02      	add	r7, sp, #8
   841a2:	60f8      	str	r0, [r7, #12]
   841a4:	60b9      	str	r1, [r7, #8]
   841a6:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   841a8:	687b      	ldr	r3, [r7, #4]
   841aa:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
   841ae:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   841b2:	d02e      	beq.n	84212 <pio_configure_pin_group+0x76>
   841b4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   841b8:	d806      	bhi.n	841c8 <pio_configure_pin_group+0x2c>
   841ba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   841be:	d00a      	beq.n	841d6 <pio_configure_pin_group+0x3a>
   841c0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   841c4:	d016      	beq.n	841f4 <pio_configure_pin_group+0x58>
   841c6:	e04c      	b.n	84262 <pio_configure_pin_group+0xc6>
   841c8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   841cc:	d027      	beq.n	8421e <pio_configure_pin_group+0x82>
   841ce:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   841d2:	d024      	beq.n	8421e <pio_configure_pin_group+0x82>
   841d4:	e045      	b.n	84262 <pio_configure_pin_group+0xc6>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   841d6:	68ba      	ldr	r2, [r7, #8]
   841d8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   841dc:	68f8      	ldr	r0, [r7, #12]
   841de:	4b24      	ldr	r3, [pc, #144]	; (84270 <pio_configure_pin_group+0xd4>)
   841e0:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
   841e2:	687b      	ldr	r3, [r7, #4]
   841e4:	f003 0301 	and.w	r3, r3, #1
   841e8:	461a      	mov	r2, r3
   841ea:	68b9      	ldr	r1, [r7, #8]
   841ec:	68f8      	ldr	r0, [r7, #12]
   841ee:	4b21      	ldr	r3, [pc, #132]	; (84274 <pio_configure_pin_group+0xd8>)
   841f0:	4798      	blx	r3
		break;
   841f2:	e038      	b.n	84266 <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   841f4:	68ba      	ldr	r2, [r7, #8]
   841f6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   841fa:	68f8      	ldr	r0, [r7, #12]
   841fc:	4b1c      	ldr	r3, [pc, #112]	; (84270 <pio_configure_pin_group+0xd4>)
   841fe:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
   84200:	687b      	ldr	r3, [r7, #4]
   84202:	f003 0301 	and.w	r3, r3, #1
   84206:	461a      	mov	r2, r3
   84208:	68b9      	ldr	r1, [r7, #8]
   8420a:	68f8      	ldr	r0, [r7, #12]
   8420c:	4b19      	ldr	r3, [pc, #100]	; (84274 <pio_configure_pin_group+0xd8>)
   8420e:	4798      	blx	r3
		break;
   84210:	e029      	b.n	84266 <pio_configure_pin_group+0xca>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   84212:	687a      	ldr	r2, [r7, #4]
   84214:	68b9      	ldr	r1, [r7, #8]
   84216:	68f8      	ldr	r0, [r7, #12]
   84218:	4b17      	ldr	r3, [pc, #92]	; (84278 <pio_configure_pin_group+0xdc>)
   8421a:	4798      	blx	r3
		break;
   8421c:	e023      	b.n	84266 <pio_configure_pin_group+0xca>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8421e:	687b      	ldr	r3, [r7, #4]
   84220:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
   84224:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   84228:	bf0c      	ite	eq
   8422a:	2301      	moveq	r3, #1
   8422c:	2300      	movne	r3, #0
   8422e:	b2db      	uxtb	r3, r3
   84230:	461a      	mov	r2, r3
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
   84232:	687b      	ldr	r3, [r7, #4]
   84234:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, ul_mask,
   84238:	2b00      	cmp	r3, #0
   8423a:	bf14      	ite	ne
   8423c:	2301      	movne	r3, #1
   8423e:	2300      	moveq	r3, #0
   84240:	b2db      	uxtb	r3, r3
   84242:	4619      	mov	r1, r3
				(ul_flags & PIO_PULLUP) ? 1 : 0);
   84244:	687b      	ldr	r3, [r7, #4]
   84246:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, ul_mask,
   8424a:	2b00      	cmp	r3, #0
   8424c:	bf14      	ite	ne
   8424e:	2301      	movne	r3, #1
   84250:	2300      	moveq	r3, #0
   84252:	b2db      	uxtb	r3, r3
   84254:	9300      	str	r3, [sp, #0]
   84256:	460b      	mov	r3, r1
   84258:	68b9      	ldr	r1, [r7, #8]
   8425a:	68f8      	ldr	r0, [r7, #12]
   8425c:	4c07      	ldr	r4, [pc, #28]	; (8427c <pio_configure_pin_group+0xe0>)
   8425e:	47a0      	blx	r4
		break;
   84260:	e001      	b.n	84266 <pio_configure_pin_group+0xca>

	default:
		return 0;
   84262:	2300      	movs	r3, #0
   84264:	e000      	b.n	84268 <pio_configure_pin_group+0xcc>
	}

	return 1;
   84266:	2301      	movs	r3, #1
}
   84268:	4618      	mov	r0, r3
   8426a:	3714      	adds	r7, #20
   8426c:	46bd      	mov	sp, r7
   8426e:	bd90      	pop	{r4, r7, pc}
   84270:	00083e13 	.word	0x00083e13
   84274:	00083de9 	.word	0x00083de9
   84278:	00083e91 	.word	0x00083e91
   8427c:	00083f11 	.word	0x00083f11

00084280 <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
   84280:	b480      	push	{r7}
   84282:	b085      	sub	sp, #20
   84284:	af00      	add	r7, sp, #0
   84286:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   84288:	687b      	ldr	r3, [r7, #4]
   8428a:	095b      	lsrs	r3, r3, #5
   8428c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   84290:	f203 7306 	addw	r3, r3, #1798	; 0x706
   84294:	025b      	lsls	r3, r3, #9
   84296:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
   84298:	68fb      	ldr	r3, [r7, #12]
}
   8429a:	4618      	mov	r0, r3
   8429c:	3714      	adds	r7, #20
   8429e:	46bd      	mov	sp, r7
   842a0:	bc80      	pop	{r7}
   842a2:	4770      	bx	lr

000842a4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   842a4:	b480      	push	{r7}
   842a6:	af00      	add	r7, sp, #0
	while (1) {
   842a8:	e7fe      	b.n	842a8 <Dummy_Handler+0x4>
   842aa:	0000      	movs	r0, r0

000842ac <udc_get_string_serial_name>:
 * to a suitable pointer. This will also require the serial number length
 * define USB_DEVICE_GET_SERIAL_NAME_LENGTH.
 */
#if defined USB_DEVICE_GET_SERIAL_NAME_POINTER
	static const uint8_t *udc_get_string_serial_name(void)
	{
   842ac:	b480      	push	{r7}
   842ae:	af00      	add	r7, sp, #0
		return (const uint8_t *)USB_DEVICE_GET_SERIAL_NAME_POINTER;
   842b0:	4b02      	ldr	r3, [pc, #8]	; (842bc <udc_get_string_serial_name+0x10>)
	}
   842b2:	4618      	mov	r0, r3
   842b4:	46bd      	mov	sp, r7
   842b6:	bc80      	pop	{r7}
   842b8:	4770      	bx	lr
   842ba:	bf00      	nop
   842bc:	2000025c 	.word	0x2000025c

000842c0 <udc_get_interface_desc>:
	.header.bDescriptorType = USB_DT_STRING
};
//! @}

usb_iface_desc_t UDC_DESC_STORAGE *udc_get_interface_desc(void)
{
   842c0:	b480      	push	{r7}
   842c2:	af00      	add	r7, sp, #0
	return udc_ptr_iface;
   842c4:	4b02      	ldr	r3, [pc, #8]	; (842d0 <udc_get_interface_desc+0x10>)
   842c6:	681b      	ldr	r3, [r3, #0]
}
   842c8:	4618      	mov	r0, r3
   842ca:	46bd      	mov	sp, r7
   842cc:	bc80      	pop	{r7}
   842ce:	4770      	bx	lr
   842d0:	20000d44 	.word	0x20000d44

000842d4 <udc_get_eof_conf>:
 * \brief Returns a value to check the end of USB Configuration descriptor
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
   842d4:	b480      	push	{r7}
   842d6:	af00      	add	r7, sp, #0
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
   842d8:	4b06      	ldr	r3, [pc, #24]	; (842f4 <udc_get_eof_conf+0x20>)
   842da:	681b      	ldr	r3, [r3, #0]
   842dc:	681b      	ldr	r3, [r3, #0]
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
   842de:	4a05      	ldr	r2, [pc, #20]	; (842f4 <udc_get_eof_conf+0x20>)
   842e0:	6812      	ldr	r2, [r2, #0]
   842e2:	6812      	ldr	r2, [r2, #0]
   842e4:	8852      	ldrh	r2, [r2, #2]
   842e6:	b292      	uxth	r2, r2
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
   842e8:	4413      	add	r3, r2
}
   842ea:	4618      	mov	r0, r3
   842ec:	46bd      	mov	sp, r7
   842ee:	bc80      	pop	{r7}
   842f0:	4770      	bx	lr
   842f2:	bf00      	nop
   842f4:	20000d40 	.word	0x20000d40

000842f8 <udc_next_desc_in_iface>:
 * \return address of specific descriptor found
 * \return NULL if it is the end of global interface descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_next_desc_in_iface(usb_conf_desc_t
		UDC_DESC_STORAGE * desc, uint8_t desc_id)
{
   842f8:	b580      	push	{r7, lr}
   842fa:	b084      	sub	sp, #16
   842fc:	af00      	add	r7, sp, #0
   842fe:	6078      	str	r0, [r7, #4]
   84300:	460b      	mov	r3, r1
   84302:	70fb      	strb	r3, [r7, #3]
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
   84304:	4b12      	ldr	r3, [pc, #72]	; (84350 <udc_next_desc_in_iface+0x58>)
   84306:	4798      	blx	r3
   84308:	60f8      	str	r0, [r7, #12]
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
   8430a:	687b      	ldr	r3, [r7, #4]
   8430c:	781b      	ldrb	r3, [r3, #0]
   8430e:	461a      	mov	r2, r3
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
   84310:	687b      	ldr	r3, [r7, #4]
   84312:	4413      	add	r3, r2
   84314:	607b      	str	r3, [r7, #4]
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
   84316:	e010      	b.n	8433a <udc_next_desc_in_iface+0x42>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
   84318:	687b      	ldr	r3, [r7, #4]
   8431a:	785b      	ldrb	r3, [r3, #1]
   8431c:	2b04      	cmp	r3, #4
   8431e:	d011      	beq.n	84344 <udc_next_desc_in_iface+0x4c>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
   84320:	687b      	ldr	r3, [r7, #4]
   84322:	785b      	ldrb	r3, [r3, #1]
   84324:	78fa      	ldrb	r2, [r7, #3]
   84326:	429a      	cmp	r2, r3
   84328:	d101      	bne.n	8432e <udc_next_desc_in_iface+0x36>
			return desc; // Specific descriptor found
   8432a:	687b      	ldr	r3, [r7, #4]
   8432c:	e00c      	b.n	84348 <udc_next_desc_in_iface+0x50>
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
   8432e:	687b      	ldr	r3, [r7, #4]
   84330:	781b      	ldrb	r3, [r3, #0]
   84332:	461a      	mov	r2, r3
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
   84334:	687b      	ldr	r3, [r7, #4]
   84336:	4413      	add	r3, r2
   84338:	607b      	str	r3, [r7, #4]
	while (ptr_eof_desc > desc) {
   8433a:	68fa      	ldr	r2, [r7, #12]
   8433c:	687b      	ldr	r3, [r7, #4]
   8433e:	429a      	cmp	r2, r3
   84340:	d8ea      	bhi.n	84318 <udc_next_desc_in_iface+0x20>
   84342:	e000      	b.n	84346 <udc_next_desc_in_iface+0x4e>
			break; // End of global interface descriptor
   84344:	bf00      	nop
	}
	return NULL; // No specific descriptor found
   84346:	2300      	movs	r3, #0
}
   84348:	4618      	mov	r0, r3
   8434a:	3710      	adds	r7, #16
   8434c:	46bd      	mov	sp, r7
   8434e:	bd80      	pop	{r7, pc}
   84350:	000842d5 	.word	0x000842d5

00084354 <udc_update_iface_desc>:
 * \param setting_num   Setting number of interface to find
 *
 * \return 1 if found or 0 if not found
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
   84354:	b580      	push	{r7, lr}
   84356:	b084      	sub	sp, #16
   84358:	af00      	add	r7, sp, #0
   8435a:	4603      	mov	r3, r0
   8435c:	460a      	mov	r2, r1
   8435e:	71fb      	strb	r3, [r7, #7]
   84360:	4613      	mov	r3, r2
   84362:	71bb      	strb	r3, [r7, #6]
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
   84364:	4b1e      	ldr	r3, [pc, #120]	; (843e0 <udc_update_iface_desc+0x8c>)
   84366:	781b      	ldrb	r3, [r3, #0]
   84368:	2b00      	cmp	r3, #0
   8436a:	d101      	bne.n	84370 <udc_update_iface_desc+0x1c>
		return false;
   8436c:	2300      	movs	r3, #0
   8436e:	e032      	b.n	843d6 <udc_update_iface_desc+0x82>
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   84370:	4b1c      	ldr	r3, [pc, #112]	; (843e4 <udc_update_iface_desc+0x90>)
   84372:	681b      	ldr	r3, [r3, #0]
   84374:	681b      	ldr	r3, [r3, #0]
   84376:	791b      	ldrb	r3, [r3, #4]
   84378:	79fa      	ldrb	r2, [r7, #7]
   8437a:	429a      	cmp	r2, r3
   8437c:	d301      	bcc.n	84382 <udc_update_iface_desc+0x2e>
		return false;
   8437e:	2300      	movs	r3, #0
   84380:	e029      	b.n	843d6 <udc_update_iface_desc+0x82>
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;
   84382:	4b18      	ldr	r3, [pc, #96]	; (843e4 <udc_update_iface_desc+0x90>)
   84384:	681b      	ldr	r3, [r3, #0]
   84386:	681b      	ldr	r3, [r3, #0]
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
   84388:	4a17      	ldr	r2, [pc, #92]	; (843e8 <udc_update_iface_desc+0x94>)
   8438a:	6013      	str	r3, [r2, #0]

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
   8438c:	4b17      	ldr	r3, [pc, #92]	; (843ec <udc_update_iface_desc+0x98>)
   8438e:	4798      	blx	r3
   84390:	60f8      	str	r0, [r7, #12]
	while (ptr_end_desc >
   84392:	e01a      	b.n	843ca <udc_update_iface_desc+0x76>
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
   84394:	4b14      	ldr	r3, [pc, #80]	; (843e8 <udc_update_iface_desc+0x94>)
   84396:	681b      	ldr	r3, [r3, #0]
   84398:	785b      	ldrb	r3, [r3, #1]
   8439a:	2b04      	cmp	r3, #4
   8439c:	d10d      	bne.n	843ba <udc_update_iface_desc+0x66>
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
   8439e:	4b12      	ldr	r3, [pc, #72]	; (843e8 <udc_update_iface_desc+0x94>)
   843a0:	681b      	ldr	r3, [r3, #0]
   843a2:	789b      	ldrb	r3, [r3, #2]
   843a4:	79fa      	ldrb	r2, [r7, #7]
   843a6:	429a      	cmp	r2, r3
   843a8:	d107      	bne.n	843ba <udc_update_iface_desc+0x66>
					(setting_num ==
					udc_ptr_iface->bAlternateSetting)) {
   843aa:	4b0f      	ldr	r3, [pc, #60]	; (843e8 <udc_update_iface_desc+0x94>)
   843ac:	681b      	ldr	r3, [r3, #0]
   843ae:	78db      	ldrb	r3, [r3, #3]
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
   843b0:	79ba      	ldrb	r2, [r7, #6]
   843b2:	429a      	cmp	r2, r3
   843b4:	d101      	bne.n	843ba <udc_update_iface_desc+0x66>
				return true; // Interface found
   843b6:	2301      	movs	r3, #1
   843b8:	e00d      	b.n	843d6 <udc_update_iface_desc+0x82>
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
   843ba:	4b0b      	ldr	r3, [pc, #44]	; (843e8 <udc_update_iface_desc+0x94>)
   843bc:	681b      	ldr	r3, [r3, #0]
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
   843be:	4a0a      	ldr	r2, [pc, #40]	; (843e8 <udc_update_iface_desc+0x94>)
   843c0:	6812      	ldr	r2, [r2, #0]
   843c2:	7812      	ldrb	r2, [r2, #0]
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
   843c4:	4413      	add	r3, r2
   843c6:	4a08      	ldr	r2, [pc, #32]	; (843e8 <udc_update_iface_desc+0x94>)
   843c8:	6013      	str	r3, [r2, #0]
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
   843ca:	4b07      	ldr	r3, [pc, #28]	; (843e8 <udc_update_iface_desc+0x94>)
   843cc:	681b      	ldr	r3, [r3, #0]
	while (ptr_end_desc >
   843ce:	68fa      	ldr	r2, [r7, #12]
   843d0:	429a      	cmp	r2, r3
   843d2:	d8df      	bhi.n	84394 <udc_update_iface_desc+0x40>
	}
	return false; // Interface not found
   843d4:	2300      	movs	r3, #0
}
   843d6:	4618      	mov	r0, r3
   843d8:	3710      	adds	r7, #16
   843da:	46bd      	mov	sp, r7
   843dc:	bd80      	pop	{r7, pc}
   843de:	bf00      	nop
   843e0:	20000d3c 	.word	0x20000d3c
   843e4:	20000d40 	.word	0x20000d40
   843e8:	20000d44 	.word	0x20000d44
   843ec:	000842d5 	.word	0x000842d5

000843f0 <udc_iface_disable>:
 * \param iface_num     Interface number to disable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_disable(uint8_t iface_num)
{
   843f0:	b580      	push	{r7, lr}
   843f2:	b084      	sub	sp, #16
   843f4:	af00      	add	r7, sp, #0
   843f6:	4603      	mov	r3, r0
   843f8:	71fb      	strb	r3, [r7, #7]
	udi_api_t UDC_DESC_STORAGE *udi_api;

	// Select first alternate setting of the interface
	// to update udc_ptr_iface before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   843fa:	79fb      	ldrb	r3, [r7, #7]
   843fc:	2100      	movs	r1, #0
   843fe:	4618      	mov	r0, r3
   84400:	4b1e      	ldr	r3, [pc, #120]	; (8447c <udc_iface_disable+0x8c>)
   84402:	4798      	blx	r3
   84404:	4603      	mov	r3, r0
   84406:	f083 0301 	eor.w	r3, r3, #1
   8440a:	b2db      	uxtb	r3, r3
   8440c:	2b00      	cmp	r3, #0
   8440e:	d001      	beq.n	84414 <udc_iface_disable+0x24>
		return false;
   84410:	2300      	movs	r3, #0
   84412:	e02f      	b.n	84474 <udc_iface_disable+0x84>
	}

	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   84414:	4b1a      	ldr	r3, [pc, #104]	; (84480 <udc_iface_disable+0x90>)
   84416:	681b      	ldr	r3, [r3, #0]
   84418:	685a      	ldr	r2, [r3, #4]
   8441a:	79fb      	ldrb	r3, [r7, #7]
   8441c:	009b      	lsls	r3, r3, #2
   8441e:	4413      	add	r3, r2
   84420:	681b      	ldr	r3, [r3, #0]
   84422:	60bb      	str	r3, [r7, #8]

#if (0!=USB_DEVICE_MAX_EP)
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   84424:	68bb      	ldr	r3, [r7, #8]
   84426:	68db      	ldr	r3, [r3, #12]
   84428:	4798      	blx	r3
   8442a:	4603      	mov	r3, r0
   8442c:	461a      	mov	r2, r3
   8442e:	79fb      	ldrb	r3, [r7, #7]
   84430:	4611      	mov	r1, r2
   84432:	4618      	mov	r0, r3
   84434:	4b11      	ldr	r3, [pc, #68]	; (8447c <udc_iface_disable+0x8c>)
   84436:	4798      	blx	r3
   84438:	4603      	mov	r3, r0
   8443a:	f083 0301 	eor.w	r3, r3, #1
   8443e:	b2db      	uxtb	r3, r3
   84440:	2b00      	cmp	r3, #0
   84442:	d001      	beq.n	84448 <udc_iface_disable+0x58>
		return false;
   84444:	2300      	movs	r3, #0
   84446:	e015      	b.n	84474 <udc_iface_disable+0x84>
	}

	// Start at the beginning of interface descriptor
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
   84448:	4b0e      	ldr	r3, [pc, #56]	; (84484 <udc_iface_disable+0x94>)
   8444a:	681b      	ldr	r3, [r3, #0]
   8444c:	60fb      	str	r3, [r7, #12]
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   8444e:	2105      	movs	r1, #5
   84450:	68f8      	ldr	r0, [r7, #12]
   84452:	4b0d      	ldr	r3, [pc, #52]	; (84488 <udc_iface_disable+0x98>)
   84454:	4798      	blx	r3
   84456:	60f8      	str	r0, [r7, #12]
					udc_next_desc_in_iface((UDC_DESC_STORAGE
					usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
   84458:	68fb      	ldr	r3, [r7, #12]
   8445a:	2b00      	cmp	r3, #0
   8445c:	d005      	beq.n	8446a <udc_iface_disable+0x7a>
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
   8445e:	68fb      	ldr	r3, [r7, #12]
   84460:	789b      	ldrb	r3, [r3, #2]
   84462:	4618      	mov	r0, r3
   84464:	4b09      	ldr	r3, [pc, #36]	; (8448c <udc_iface_disable+0x9c>)
   84466:	4798      	blx	r3
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   84468:	e7f1      	b.n	8444e <udc_iface_disable+0x5e>
				break;
   8446a:	bf00      	nop
		}
	}
#endif

	// Disable interface
	udi_api->disable();
   8446c:	68bb      	ldr	r3, [r7, #8]
   8446e:	685b      	ldr	r3, [r3, #4]
   84470:	4798      	blx	r3
	return true;
   84472:	2301      	movs	r3, #1
}
   84474:	4618      	mov	r0, r3
   84476:	3710      	adds	r7, #16
   84478:	46bd      	mov	sp, r7
   8447a:	bd80      	pop	{r7, pc}
   8447c:	00084355 	.word	0x00084355
   84480:	20000d40 	.word	0x20000d40
   84484:	20000d44 	.word	0x20000d44
   84488:	000842f9 	.word	0x000842f9
   8448c:	0008217d 	.word	0x0008217d

00084490 <udc_iface_enable>:
 * \param setting_num   Setting number to enable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_enable(uint8_t iface_num, uint8_t setting_num)
{
   84490:	b580      	push	{r7, lr}
   84492:	b084      	sub	sp, #16
   84494:	af00      	add	r7, sp, #0
   84496:	4603      	mov	r3, r0
   84498:	460a      	mov	r2, r1
   8449a:	71fb      	strb	r3, [r7, #7]
   8449c:	4613      	mov	r3, r2
   8449e:	71bb      	strb	r3, [r7, #6]
	// Select the interface descriptor
	if (!udc_update_iface_desc(iface_num, setting_num)) {
   844a0:	79ba      	ldrb	r2, [r7, #6]
   844a2:	79fb      	ldrb	r3, [r7, #7]
   844a4:	4611      	mov	r1, r2
   844a6:	4618      	mov	r0, r3
   844a8:	4b1a      	ldr	r3, [pc, #104]	; (84514 <udc_iface_enable+0x84>)
   844aa:	4798      	blx	r3
   844ac:	4603      	mov	r3, r0
   844ae:	f083 0301 	eor.w	r3, r3, #1
   844b2:	b2db      	uxtb	r3, r3
   844b4:	2b00      	cmp	r3, #0
   844b6:	d001      	beq.n	844bc <udc_iface_enable+0x2c>
		return false;
   844b8:	2300      	movs	r3, #0
   844ba:	e027      	b.n	8450c <udc_iface_enable+0x7c>

#if (0!=USB_DEVICE_MAX_EP)
	usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
   844bc:	4b16      	ldr	r3, [pc, #88]	; (84518 <udc_iface_enable+0x88>)
   844be:	681b      	ldr	r3, [r3, #0]
   844c0:	60fb      	str	r3, [r7, #12]
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   844c2:	2105      	movs	r1, #5
   844c4:	68f8      	ldr	r0, [r7, #12]
   844c6:	4b15      	ldr	r3, [pc, #84]	; (8451c <udc_iface_enable+0x8c>)
   844c8:	4798      	blx	r3
   844ca:	60f8      	str	r0, [r7, #12]
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
   844cc:	68fb      	ldr	r3, [r7, #12]
   844ce:	2b00      	cmp	r3, #0
   844d0:	d011      	beq.n	844f6 <udc_iface_enable+0x66>
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
   844d2:	68fb      	ldr	r3, [r7, #12]
   844d4:	7898      	ldrb	r0, [r3, #2]
   844d6:	68fb      	ldr	r3, [r7, #12]
   844d8:	78d9      	ldrb	r1, [r3, #3]
   844da:	68fb      	ldr	r3, [r7, #12]
   844dc:	889b      	ldrh	r3, [r3, #4]
   844de:	b29b      	uxth	r3, r3
   844e0:	461a      	mov	r2, r3
   844e2:	4b0f      	ldr	r3, [pc, #60]	; (84520 <udc_iface_enable+0x90>)
   844e4:	4798      	blx	r3
   844e6:	4603      	mov	r3, r0
   844e8:	f083 0301 	eor.w	r3, r3, #1
   844ec:	b2db      	uxtb	r3, r3
   844ee:	2b00      	cmp	r3, #0
   844f0:	d0e7      	beq.n	844c2 <udc_iface_enable+0x32>
				ep_desc->bmAttributes,
				le16_to_cpu
				(ep_desc->wMaxPacketSize))) {
			return false;
   844f2:	2300      	movs	r3, #0
   844f4:	e00a      	b.n	8450c <udc_iface_enable+0x7c>
			break;
   844f6:	bf00      	nop
		}
	}
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
   844f8:	4b0a      	ldr	r3, [pc, #40]	; (84524 <udc_iface_enable+0x94>)
   844fa:	681b      	ldr	r3, [r3, #0]
   844fc:	685a      	ldr	r2, [r3, #4]
   844fe:	79fb      	ldrb	r3, [r7, #7]
   84500:	009b      	lsls	r3, r3, #2
   84502:	4413      	add	r3, r2
   84504:	681b      	ldr	r3, [r3, #0]
   84506:	681b      	ldr	r3, [r3, #0]
   84508:	4798      	blx	r3
   8450a:	4603      	mov	r3, r0
}
   8450c:	4618      	mov	r0, r3
   8450e:	3710      	adds	r7, #16
   84510:	46bd      	mov	sp, r7
   84512:	bd80      	pop	{r7, pc}
   84514:	00084355 	.word	0x00084355
   84518:	20000d44 	.word	0x20000d44
   8451c:	000842f9 	.word	0x000842f9
   84520:	00081dc9 	.word	0x00081dc9
   84524:	20000d40 	.word	0x20000d40

00084528 <udc_start>:

/*! \brief Start the USB Device stack
 */
void udc_start(void)
{
   84528:	b580      	push	{r7, lr}
   8452a:	af00      	add	r7, sp, #0
	udd_enable();
   8452c:	4b01      	ldr	r3, [pc, #4]	; (84534 <udc_start+0xc>)
   8452e:	4798      	blx	r3
}
   84530:	bf00      	nop
   84532:	bd80      	pop	{r7, pc}
   84534:	00081bc9 	.word	0x00081bc9

00084538 <udc_reset>:
/**
 * \brief Reset the current configuration of the USB device,
 * This routines can be called by UDD when a RESET on the USB line occurs.
 */
void udc_reset(void)
{
   84538:	b580      	push	{r7, lr}
   8453a:	b082      	sub	sp, #8
   8453c:	af00      	add	r7, sp, #0
	uint8_t iface_num;

	if (udc_num_configuration) {
   8453e:	4b0f      	ldr	r3, [pc, #60]	; (8457c <udc_reset+0x44>)
   84540:	781b      	ldrb	r3, [r3, #0]
   84542:	2b00      	cmp	r3, #0
   84544:	d010      	beq.n	84568 <udc_reset+0x30>
		for (iface_num = 0;
   84546:	2300      	movs	r3, #0
   84548:	71fb      	strb	r3, [r7, #7]
   8454a:	e006      	b.n	8455a <udc_reset+0x22>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
   8454c:	79fb      	ldrb	r3, [r7, #7]
   8454e:	4618      	mov	r0, r3
   84550:	4b0b      	ldr	r3, [pc, #44]	; (84580 <udc_reset+0x48>)
   84552:	4798      	blx	r3
				iface_num++) {
   84554:	79fb      	ldrb	r3, [r7, #7]
   84556:	3301      	adds	r3, #1
   84558:	71fb      	strb	r3, [r7, #7]
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   8455a:	4b0a      	ldr	r3, [pc, #40]	; (84584 <udc_reset+0x4c>)
   8455c:	681b      	ldr	r3, [r3, #0]
   8455e:	681b      	ldr	r3, [r3, #0]
   84560:	791b      	ldrb	r3, [r3, #4]
		for (iface_num = 0;
   84562:	79fa      	ldrb	r2, [r7, #7]
   84564:	429a      	cmp	r2, r3
   84566:	d3f1      	bcc.n	8454c <udc_reset+0x14>
		}
	}
	udc_num_configuration = 0;
   84568:	4b04      	ldr	r3, [pc, #16]	; (8457c <udc_reset+0x44>)
   8456a:	2200      	movs	r2, #0
   8456c:	701a      	strb	r2, [r3, #0]
	if (CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP) & udc_device_status) {
		// Remote wakeup is enabled then disable it
		UDC_REMOTEWAKEUP_DISABLE();
	}
#endif
	udc_device_status =
   8456e:	4b06      	ldr	r3, [pc, #24]	; (84588 <udc_reset+0x50>)
   84570:	2200      	movs	r2, #0
   84572:	801a      	strh	r2, [r3, #0]
#if (USB_DEVICE_ATTR & USB_CONFIG_ATTR_SELF_POWERED)
			CPU_TO_LE16(USB_DEV_STATUS_SELF_POWERED);
#else
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}
   84574:	bf00      	nop
   84576:	3708      	adds	r7, #8
   84578:	46bd      	mov	sp, r7
   8457a:	bd80      	pop	{r7, pc}
   8457c:	20000d3c 	.word	0x20000d3c
   84580:	000843f1 	.word	0x000843f1
   84584:	20000d40 	.word	0x20000d40
   84588:	20000d3a 	.word	0x20000d3a

0008458c <udc_sof_notify>:

void udc_sof_notify(void)
{
   8458c:	b580      	push	{r7, lr}
   8458e:	b082      	sub	sp, #8
   84590:	af00      	add	r7, sp, #0
	uint8_t iface_num;

	if (udc_num_configuration) {
   84592:	4b14      	ldr	r3, [pc, #80]	; (845e4 <udc_sof_notify+0x58>)
   84594:	781b      	ldrb	r3, [r3, #0]
   84596:	2b00      	cmp	r3, #0
   84598:	d01f      	beq.n	845da <udc_sof_notify+0x4e>
		for (iface_num = 0;
   8459a:	2300      	movs	r3, #0
   8459c:	71fb      	strb	r3, [r7, #7]
   8459e:	e015      	b.n	845cc <udc_sof_notify+0x40>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
   845a0:	4b11      	ldr	r3, [pc, #68]	; (845e8 <udc_sof_notify+0x5c>)
   845a2:	681b      	ldr	r3, [r3, #0]
   845a4:	685a      	ldr	r2, [r3, #4]
   845a6:	79fb      	ldrb	r3, [r7, #7]
   845a8:	009b      	lsls	r3, r3, #2
   845aa:	4413      	add	r3, r2
   845ac:	681b      	ldr	r3, [r3, #0]
   845ae:	691b      	ldr	r3, [r3, #16]
   845b0:	2b00      	cmp	r3, #0
   845b2:	d008      	beq.n	845c6 <udc_sof_notify+0x3a>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
   845b4:	4b0c      	ldr	r3, [pc, #48]	; (845e8 <udc_sof_notify+0x5c>)
   845b6:	681b      	ldr	r3, [r3, #0]
   845b8:	685a      	ldr	r2, [r3, #4]
   845ba:	79fb      	ldrb	r3, [r7, #7]
   845bc:	009b      	lsls	r3, r3, #2
   845be:	4413      	add	r3, r2
   845c0:	681b      	ldr	r3, [r3, #0]
   845c2:	691b      	ldr	r3, [r3, #16]
   845c4:	4798      	blx	r3
				iface_num++) {
   845c6:	79fb      	ldrb	r3, [r7, #7]
   845c8:	3301      	adds	r3, #1
   845ca:	71fb      	strb	r3, [r7, #7]
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   845cc:	4b06      	ldr	r3, [pc, #24]	; (845e8 <udc_sof_notify+0x5c>)
   845ce:	681b      	ldr	r3, [r3, #0]
   845d0:	681b      	ldr	r3, [r3, #0]
   845d2:	791b      	ldrb	r3, [r3, #4]
		for (iface_num = 0;
   845d4:	79fa      	ldrb	r2, [r7, #7]
   845d6:	429a      	cmp	r2, r3
   845d8:	d3e2      	bcc.n	845a0 <udc_sof_notify+0x14>
			}
		}
	}
}
   845da:	bf00      	nop
   845dc:	3708      	adds	r7, #8
   845de:	46bd      	mov	sp, r7
   845e0:	bd80      	pop	{r7, pc}
   845e2:	bf00      	nop
   845e4:	20000d3c 	.word	0x20000d3c
   845e8:	20000d40 	.word	0x20000d40

000845ec <udc_req_std_dev_get_status>:
 * \brief Standard device request to get device status
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
   845ec:	b580      	push	{r7, lr}
   845ee:	af00      	add	r7, sp, #0
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
   845f0:	4b06      	ldr	r3, [pc, #24]	; (8460c <udc_req_std_dev_get_status+0x20>)
   845f2:	88db      	ldrh	r3, [r3, #6]
   845f4:	2b02      	cmp	r3, #2
   845f6:	d001      	beq.n	845fc <udc_req_std_dev_get_status+0x10>
		return false;
   845f8:	2300      	movs	r3, #0
   845fa:	e004      	b.n	84606 <udc_req_std_dev_get_status+0x1a>
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
   845fc:	2102      	movs	r1, #2
   845fe:	4804      	ldr	r0, [pc, #16]	; (84610 <udc_req_std_dev_get_status+0x24>)
   84600:	4b04      	ldr	r3, [pc, #16]	; (84614 <udc_req_std_dev_get_status+0x28>)
   84602:	4798      	blx	r3
			sizeof(udc_device_status));
	return true;
   84604:	2301      	movs	r3, #1
}
   84606:	4618      	mov	r0, r3
   84608:	bd80      	pop	{r7, pc}
   8460a:	bf00      	nop
   8460c:	20000d58 	.word	0x20000d58
   84610:	20000d3a 	.word	0x20000d3a
   84614:	00081da1 	.word	0x00081da1

00084618 <udc_req_std_ep_get_status>:
 * \brief Standard endpoint request to get endpoint status
 *
 * \return true if success
 */
static bool udc_req_std_ep_get_status(void)
{
   84618:	b580      	push	{r7, lr}
   8461a:	af00      	add	r7, sp, #0
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
   8461c:	4b0b      	ldr	r3, [pc, #44]	; (8464c <udc_req_std_ep_get_status+0x34>)
   8461e:	88db      	ldrh	r3, [r3, #6]
   84620:	2b02      	cmp	r3, #2
   84622:	d001      	beq.n	84628 <udc_req_std_ep_get_status+0x10>
		return false;
   84624:	2300      	movs	r3, #0
   84626:	e00e      	b.n	84646 <udc_req_std_ep_get_status+0x2e>
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
   84628:	4b08      	ldr	r3, [pc, #32]	; (8464c <udc_req_std_ep_get_status+0x34>)
   8462a:	889b      	ldrh	r3, [r3, #4]
   8462c:	b2db      	uxtb	r3, r3
   8462e:	4618      	mov	r0, r3
   84630:	4b07      	ldr	r3, [pc, #28]	; (84650 <udc_req_std_ep_get_status+0x38>)
   84632:	4798      	blx	r3
   84634:	4603      	mov	r3, r0
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;
   84636:	b29a      	uxth	r2, r3
	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
   84638:	4b06      	ldr	r3, [pc, #24]	; (84654 <udc_req_std_ep_get_status+0x3c>)
   8463a:	801a      	strh	r2, [r3, #0]

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
   8463c:	2102      	movs	r1, #2
   8463e:	4805      	ldr	r0, [pc, #20]	; (84654 <udc_req_std_ep_get_status+0x3c>)
   84640:	4b05      	ldr	r3, [pc, #20]	; (84658 <udc_req_std_ep_get_status+0x40>)
   84642:	4798      	blx	r3
			sizeof(udc_ep_status));
	return true;
   84644:	2301      	movs	r3, #1
}
   84646:	4618      	mov	r0, r3
   84648:	bd80      	pop	{r7, pc}
   8464a:	bf00      	nop
   8464c:	20000d58 	.word	0x20000d58
   84650:	000821fd 	.word	0x000821fd
   84654:	20000d48 	.word	0x20000d48
   84658:	00081da1 	.word	0x00081da1

0008465c <udc_req_std_dev_clear_feature>:
 * \brief Standard device request to change device status
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
   8465c:	b480      	push	{r7}
   8465e:	af00      	add	r7, sp, #0
	if (udd_g_ctrlreq.req.wLength) {
   84660:	4b0b      	ldr	r3, [pc, #44]	; (84690 <udc_req_std_dev_clear_feature+0x34>)
   84662:	88db      	ldrh	r3, [r3, #6]
   84664:	2b00      	cmp	r3, #0
   84666:	d001      	beq.n	8466c <udc_req_std_dev_clear_feature+0x10>
		return false;
   84668:	2300      	movs	r3, #0
   8466a:	e00d      	b.n	84688 <udc_req_std_dev_clear_feature+0x2c>
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
   8466c:	4b08      	ldr	r3, [pc, #32]	; (84690 <udc_req_std_dev_clear_feature+0x34>)
   8466e:	885b      	ldrh	r3, [r3, #2]
   84670:	2b01      	cmp	r3, #1
   84672:	d108      	bne.n	84686 <udc_req_std_dev_clear_feature+0x2a>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
   84674:	4b07      	ldr	r3, [pc, #28]	; (84694 <udc_req_std_dev_clear_feature+0x38>)
   84676:	881b      	ldrh	r3, [r3, #0]
   84678:	f023 0302 	bic.w	r3, r3, #2
   8467c:	b29a      	uxth	r2, r3
   8467e:	4b05      	ldr	r3, [pc, #20]	; (84694 <udc_req_std_dev_clear_feature+0x38>)
   84680:	801a      	strh	r2, [r3, #0]
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
#endif
		return true;
   84682:	2301      	movs	r3, #1
   84684:	e000      	b.n	84688 <udc_req_std_dev_clear_feature+0x2c>
	}
	return false;
   84686:	2300      	movs	r3, #0
}
   84688:	4618      	mov	r0, r3
   8468a:	46bd      	mov	sp, r7
   8468c:	bc80      	pop	{r7}
   8468e:	4770      	bx	lr
   84690:	20000d58 	.word	0x20000d58
   84694:	20000d3a 	.word	0x20000d3a

00084698 <udc_req_std_ep_clear_feature>:
 * \brief Standard endpoint request to clear endpoint feature
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
   84698:	b580      	push	{r7, lr}
   8469a:	af00      	add	r7, sp, #0
	if (udd_g_ctrlreq.req.wLength) {
   8469c:	4b0a      	ldr	r3, [pc, #40]	; (846c8 <udc_req_std_ep_clear_feature+0x30>)
   8469e:	88db      	ldrh	r3, [r3, #6]
   846a0:	2b00      	cmp	r3, #0
   846a2:	d001      	beq.n	846a8 <udc_req_std_ep_clear_feature+0x10>
		return false;
   846a4:	2300      	movs	r3, #0
   846a6:	e00c      	b.n	846c2 <udc_req_std_ep_clear_feature+0x2a>
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
   846a8:	4b07      	ldr	r3, [pc, #28]	; (846c8 <udc_req_std_ep_clear_feature+0x30>)
   846aa:	885b      	ldrh	r3, [r3, #2]
   846ac:	2b00      	cmp	r3, #0
   846ae:	d107      	bne.n	846c0 <udc_req_std_ep_clear_feature+0x28>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
   846b0:	4b05      	ldr	r3, [pc, #20]	; (846c8 <udc_req_std_ep_clear_feature+0x30>)
   846b2:	889b      	ldrh	r3, [r3, #4]
   846b4:	b2db      	uxtb	r3, r3
   846b6:	4618      	mov	r0, r3
   846b8:	4b04      	ldr	r3, [pc, #16]	; (846cc <udc_req_std_ep_clear_feature+0x34>)
   846ba:	4798      	blx	r3
   846bc:	4603      	mov	r3, r0
   846be:	e000      	b.n	846c2 <udc_req_std_ep_clear_feature+0x2a>
	}
	return false;
   846c0:	2300      	movs	r3, #0
}
   846c2:	4618      	mov	r0, r3
   846c4:	bd80      	pop	{r7, pc}
   846c6:	bf00      	nop
   846c8:	20000d58 	.word	0x20000d58
   846cc:	00082379 	.word	0x00082379

000846d0 <udc_req_std_dev_set_feature>:
 * \brief Standard device request to set a feature
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_feature(void)
{
   846d0:	b580      	push	{r7, lr}
   846d2:	af00      	add	r7, sp, #0
	if (udd_g_ctrlreq.req.wLength) {
   846d4:	4b26      	ldr	r3, [pc, #152]	; (84770 <udc_req_std_dev_set_feature+0xa0>)
   846d6:	88db      	ldrh	r3, [r3, #6]
   846d8:	2b00      	cmp	r3, #0
   846da:	d001      	beq.n	846e0 <udc_req_std_dev_set_feature+0x10>
		return false;
   846dc:	2300      	movs	r3, #0
   846de:	e045      	b.n	8476c <udc_req_std_dev_set_feature+0x9c>
	}

	switch (udd_g_ctrlreq.req.wValue) {
   846e0:	4b23      	ldr	r3, [pc, #140]	; (84770 <udc_req_std_dev_set_feature+0xa0>)
   846e2:	885b      	ldrh	r3, [r3, #2]
   846e4:	2b01      	cmp	r3, #1
   846e6:	d002      	beq.n	846ee <udc_req_std_dev_set_feature+0x1e>
   846e8:	2b02      	cmp	r3, #2
   846ea:	d002      	beq.n	846f2 <udc_req_std_dev_set_feature+0x22>
			break;
		}
		break;
#endif
	default:
		break;
   846ec:	e03d      	b.n	8476a <udc_req_std_dev_set_feature+0x9a>
		return false;
   846ee:	2300      	movs	r3, #0
   846f0:	e03c      	b.n	8476c <udc_req_std_dev_set_feature+0x9c>
		if (!udd_is_high_speed()) {
   846f2:	4b20      	ldr	r3, [pc, #128]	; (84774 <udc_req_std_dev_set_feature+0xa4>)
   846f4:	4798      	blx	r3
   846f6:	4603      	mov	r3, r0
   846f8:	f083 0301 	eor.w	r3, r3, #1
   846fc:	b2db      	uxtb	r3, r3
   846fe:	2b00      	cmp	r3, #0
   84700:	d130      	bne.n	84764 <udc_req_std_dev_set_feature+0x94>
		if (udd_g_ctrlreq.req.wIndex & 0xff) {
   84702:	4b1b      	ldr	r3, [pc, #108]	; (84770 <udc_req_std_dev_set_feature+0xa0>)
   84704:	889b      	ldrh	r3, [r3, #4]
   84706:	b2db      	uxtb	r3, r3
   84708:	2b00      	cmp	r3, #0
   8470a:	d12d      	bne.n	84768 <udc_req_std_dev_set_feature+0x98>
		udc_reset();
   8470c:	4b1a      	ldr	r3, [pc, #104]	; (84778 <udc_req_std_dev_set_feature+0xa8>)
   8470e:	4798      	blx	r3
		switch ((udd_g_ctrlreq.req.wIndex >> 8) & 0xFF) {
   84710:	4b17      	ldr	r3, [pc, #92]	; (84770 <udc_req_std_dev_set_feature+0xa0>)
   84712:	889b      	ldrh	r3, [r3, #4]
   84714:	0a1b      	lsrs	r3, r3, #8
   84716:	b29b      	uxth	r3, r3
   84718:	b2db      	uxtb	r3, r3
   8471a:	3b01      	subs	r3, #1
   8471c:	2b03      	cmp	r3, #3
   8471e:	d81f      	bhi.n	84760 <udc_req_std_dev_set_feature+0x90>
   84720:	a201      	add	r2, pc, #4	; (adr r2, 84728 <udc_req_std_dev_set_feature+0x58>)
   84722:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   84726:	bf00      	nop
   84728:	00084739 	.word	0x00084739
   8472c:	00084743 	.word	0x00084743
   84730:	0008474d 	.word	0x0008474d
   84734:	00084757 	.word	0x00084757
			udd_g_ctrlreq.callback = udd_test_mode_j;
   84738:	4b0d      	ldr	r3, [pc, #52]	; (84770 <udc_req_std_dev_set_feature+0xa0>)
   8473a:	4a10      	ldr	r2, [pc, #64]	; (8477c <udc_req_std_dev_set_feature+0xac>)
   8473c:	611a      	str	r2, [r3, #16]
			return true;
   8473e:	2301      	movs	r3, #1
   84740:	e014      	b.n	8476c <udc_req_std_dev_set_feature+0x9c>
			udd_g_ctrlreq.callback = udd_test_mode_k;
   84742:	4b0b      	ldr	r3, [pc, #44]	; (84770 <udc_req_std_dev_set_feature+0xa0>)
   84744:	4a0e      	ldr	r2, [pc, #56]	; (84780 <udc_req_std_dev_set_feature+0xb0>)
   84746:	611a      	str	r2, [r3, #16]
			return true;
   84748:	2301      	movs	r3, #1
   8474a:	e00f      	b.n	8476c <udc_req_std_dev_set_feature+0x9c>
			udd_g_ctrlreq.callback = udd_test_mode_se0_nak;
   8474c:	4b08      	ldr	r3, [pc, #32]	; (84770 <udc_req_std_dev_set_feature+0xa0>)
   8474e:	4a0d      	ldr	r2, [pc, #52]	; (84784 <udc_req_std_dev_set_feature+0xb4>)
   84750:	611a      	str	r2, [r3, #16]
			return true;
   84752:	2301      	movs	r3, #1
   84754:	e00a      	b.n	8476c <udc_req_std_dev_set_feature+0x9c>
			udd_g_ctrlreq.callback = udd_test_mode_packet;
   84756:	4b06      	ldr	r3, [pc, #24]	; (84770 <udc_req_std_dev_set_feature+0xa0>)
   84758:	4a0b      	ldr	r2, [pc, #44]	; (84788 <udc_req_std_dev_set_feature+0xb8>)
   8475a:	611a      	str	r2, [r3, #16]
			return true;
   8475c:	2301      	movs	r3, #1
   8475e:	e005      	b.n	8476c <udc_req_std_dev_set_feature+0x9c>
			break;
   84760:	bf00      	nop
		break;
   84762:	e002      	b.n	8476a <udc_req_std_dev_set_feature+0x9a>
			break;
   84764:	bf00      	nop
   84766:	e000      	b.n	8476a <udc_req_std_dev_set_feature+0x9a>
			break;
   84768:	bf00      	nop
	}
	return false;
   8476a:	2300      	movs	r3, #0
}
   8476c:	4618      	mov	r0, r3
   8476e:	bd80      	pop	{r7, pc}
   84770:	20000d58 	.word	0x20000d58
   84774:	00081d1d 	.word	0x00081d1d
   84778:	00084539 	.word	0x00084539
   8477c:	0008263d 	.word	0x0008263d
   84780:	00082671 	.word	0x00082671
   84784:	000826a5 	.word	0x000826a5
   84788:	000826c9 	.word	0x000826c9

0008478c <udc_req_std_ep_set_feature>:
 *
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
   8478c:	b580      	push	{r7, lr}
   8478e:	af00      	add	r7, sp, #0
	if (udd_g_ctrlreq.req.wLength) {
   84790:	4b0d      	ldr	r3, [pc, #52]	; (847c8 <udc_req_std_ep_set_feature+0x3c>)
   84792:	88db      	ldrh	r3, [r3, #6]
   84794:	2b00      	cmp	r3, #0
   84796:	d001      	beq.n	8479c <udc_req_std_ep_set_feature+0x10>
		return false;
   84798:	2300      	movs	r3, #0
   8479a:	e012      	b.n	847c2 <udc_req_std_ep_set_feature+0x36>
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
   8479c:	4b0a      	ldr	r3, [pc, #40]	; (847c8 <udc_req_std_ep_set_feature+0x3c>)
   8479e:	885b      	ldrh	r3, [r3, #2]
   847a0:	2b00      	cmp	r3, #0
   847a2:	d10d      	bne.n	847c0 <udc_req_std_ep_set_feature+0x34>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
   847a4:	4b08      	ldr	r3, [pc, #32]	; (847c8 <udc_req_std_ep_set_feature+0x3c>)
   847a6:	889b      	ldrh	r3, [r3, #4]
   847a8:	b2db      	uxtb	r3, r3
   847aa:	4618      	mov	r0, r3
   847ac:	4b07      	ldr	r3, [pc, #28]	; (847cc <udc_req_std_ep_set_feature+0x40>)
   847ae:	4798      	blx	r3
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
   847b0:	4b05      	ldr	r3, [pc, #20]	; (847c8 <udc_req_std_ep_set_feature+0x3c>)
   847b2:	889b      	ldrh	r3, [r3, #4]
   847b4:	b2db      	uxtb	r3, r3
   847b6:	4618      	mov	r0, r3
   847b8:	4b05      	ldr	r3, [pc, #20]	; (847d0 <udc_req_std_ep_set_feature+0x44>)
   847ba:	4798      	blx	r3
   847bc:	4603      	mov	r3, r0
   847be:	e000      	b.n	847c2 <udc_req_std_ep_set_feature+0x36>
	}
	return false;
   847c0:	2300      	movs	r3, #0
}
   847c2:	4618      	mov	r0, r3
   847c4:	bd80      	pop	{r7, pc}
   847c6:	bf00      	nop
   847c8:	20000d58 	.word	0x20000d58
   847cc:	000825b5 	.word	0x000825b5
   847d0:	00082265 	.word	0x00082265

000847d4 <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
   847d4:	b580      	push	{r7, lr}
   847d6:	af00      	add	r7, sp, #0
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
   847d8:	4b05      	ldr	r3, [pc, #20]	; (847f0 <udc_valid_address+0x1c>)
   847da:	885b      	ldrh	r3, [r3, #2]
   847dc:	b2db      	uxtb	r3, r3
   847de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   847e2:	b2db      	uxtb	r3, r3
   847e4:	4618      	mov	r0, r3
   847e6:	4b03      	ldr	r3, [pc, #12]	; (847f4 <udc_valid_address+0x20>)
   847e8:	4798      	blx	r3
}
   847ea:	bf00      	nop
   847ec:	bd80      	pop	{r7, pc}
   847ee:	bf00      	nop
   847f0:	20000d58 	.word	0x20000d58
   847f4:	00081d41 	.word	0x00081d41

000847f8 <udc_req_std_dev_set_address>:
 * \brief Standard device request to set device address
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
   847f8:	b480      	push	{r7}
   847fa:	af00      	add	r7, sp, #0
	if (udd_g_ctrlreq.req.wLength) {
   847fc:	4b06      	ldr	r3, [pc, #24]	; (84818 <udc_req_std_dev_set_address+0x20>)
   847fe:	88db      	ldrh	r3, [r3, #6]
   84800:	2b00      	cmp	r3, #0
   84802:	d001      	beq.n	84808 <udc_req_std_dev_set_address+0x10>
		return false;
   84804:	2300      	movs	r3, #0
   84806:	e003      	b.n	84810 <udc_req_std_dev_set_address+0x18>
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
   84808:	4b03      	ldr	r3, [pc, #12]	; (84818 <udc_req_std_dev_set_address+0x20>)
   8480a:	4a04      	ldr	r2, [pc, #16]	; (8481c <udc_req_std_dev_set_address+0x24>)
   8480c:	611a      	str	r2, [r3, #16]
	return true;
   8480e:	2301      	movs	r3, #1
}
   84810:	4618      	mov	r0, r3
   84812:	46bd      	mov	sp, r7
   84814:	bc80      	pop	{r7}
   84816:	4770      	bx	lr
   84818:	20000d58 	.word	0x20000d58
   8481c:	000847d5 	.word	0x000847d5

00084820 <udc_req_std_dev_get_str_desc>:
 * \brief Standard device request to get device string descriptor
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_str_desc(void)
{
   84820:	b580      	push	{r7, lr}
   84822:	b084      	sub	sp, #16
   84824:	af00      	add	r7, sp, #0
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;
   84826:	2300      	movs	r3, #0
   84828:	71fb      	strb	r3, [r7, #7]

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
   8482a:	4b29      	ldr	r3, [pc, #164]	; (848d0 <udc_req_std_dev_get_str_desc+0xb0>)
   8482c:	885b      	ldrh	r3, [r3, #2]
   8482e:	b2db      	uxtb	r3, r3
   84830:	2b03      	cmp	r3, #3
   84832:	d820      	bhi.n	84876 <udc_req_std_dev_get_str_desc+0x56>
   84834:	a201      	add	r2, pc, #4	; (adr r2, 8483c <udc_req_std_dev_get_str_desc+0x1c>)
   84836:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   8483a:	bf00      	nop
   8483c:	0008484d 	.word	0x0008484d
   84840:	00084857 	.word	0x00084857
   84844:	00084861 	.word	0x00084861
   84848:	0008486b 	.word	0x0008486b
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
   8484c:	2104      	movs	r1, #4
   8484e:	4821      	ldr	r0, [pc, #132]	; (848d4 <udc_req_std_dev_get_str_desc+0xb4>)
   84850:	4b21      	ldr	r3, [pc, #132]	; (848d8 <udc_req_std_dev_get_str_desc+0xb8>)
   84852:	4798      	blx	r3
				sizeof(udc_string_desc_languageid));
		break;
   84854:	e011      	b.n	8487a <udc_req_std_dev_get_str_desc+0x5a>

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
   84856:	2315      	movs	r3, #21
   84858:	71fb      	strb	r3, [r7, #7]
		str = udc_string_manufacturer_name;
   8485a:	4b20      	ldr	r3, [pc, #128]	; (848dc <udc_req_std_dev_get_str_desc+0xbc>)
   8485c:	60bb      	str	r3, [r7, #8]
		break;
   8485e:	e00c      	b.n	8487a <udc_req_std_dev_get_str_desc+0x5a>
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
   84860:	2313      	movs	r3, #19
   84862:	71fb      	strb	r3, [r7, #7]
		str = udc_string_product_name;
   84864:	4b1e      	ldr	r3, [pc, #120]	; (848e0 <udc_req_std_dev_get_str_desc+0xc0>)
   84866:	60bb      	str	r3, [r7, #8]
		break;
   84868:	e007      	b.n	8487a <udc_req_std_dev_get_str_desc+0x5a>
#endif
#if defined USB_DEVICE_SERIAL_NAME || defined USB_DEVICE_GET_SERIAL_NAME_POINTER
	case 3:
		str_length = USB_DEVICE_SERIAL_NAME_SIZE;
   8486a:	2320      	movs	r3, #32
   8486c:	71fb      	strb	r3, [r7, #7]
		str = udc_get_string_serial_name();
   8486e:	4b1d      	ldr	r3, [pc, #116]	; (848e4 <udc_req_std_dev_get_str_desc+0xc4>)
   84870:	4798      	blx	r3
   84872:	60b8      	str	r0, [r7, #8]
		break;
   84874:	e001      	b.n	8487a <udc_req_std_dev_get_str_desc+0x5a>
#ifdef UDC_GET_EXTRA_STRING
		if (UDC_GET_EXTRA_STRING()) {
			break;
		}
#endif
		return false;
   84876:	2300      	movs	r3, #0
   84878:	e026      	b.n	848c8 <udc_req_std_dev_get_str_desc+0xa8>
	}

	if (str_length) {
   8487a:	79fb      	ldrb	r3, [r7, #7]
   8487c:	2b00      	cmp	r3, #0
   8487e:	d022      	beq.n	848c6 <udc_req_std_dev_get_str_desc+0xa6>
		for(i = 0; i < str_length; i++) {
   84880:	2300      	movs	r3, #0
   84882:	73fb      	strb	r3, [r7, #15]
   84884:	e00d      	b.n	848a2 <udc_req_std_dev_get_str_desc+0x82>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
   84886:	7bfb      	ldrb	r3, [r7, #15]
   84888:	7bfa      	ldrb	r2, [r7, #15]
   8488a:	68b9      	ldr	r1, [r7, #8]
   8488c:	440a      	add	r2, r1
   8488e:	7812      	ldrb	r2, [r2, #0]
   84890:	b291      	uxth	r1, r2
   84892:	4a15      	ldr	r2, [pc, #84]	; (848e8 <udc_req_std_dev_get_str_desc+0xc8>)
   84894:	005b      	lsls	r3, r3, #1
   84896:	4413      	add	r3, r2
   84898:	460a      	mov	r2, r1
   8489a:	805a      	strh	r2, [r3, #2]
		for(i = 0; i < str_length; i++) {
   8489c:	7bfb      	ldrb	r3, [r7, #15]
   8489e:	3301      	adds	r3, #1
   848a0:	73fb      	strb	r3, [r7, #15]
   848a2:	7bfa      	ldrb	r2, [r7, #15]
   848a4:	79fb      	ldrb	r3, [r7, #7]
   848a6:	429a      	cmp	r2, r3
   848a8:	d3ed      	bcc.n	84886 <udc_req_std_dev_get_str_desc+0x66>
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
   848aa:	79fb      	ldrb	r3, [r7, #7]
   848ac:	3301      	adds	r3, #1
   848ae:	b2db      	uxtb	r3, r3
   848b0:	005b      	lsls	r3, r3, #1
   848b2:	b2da      	uxtb	r2, r3
   848b4:	4b0c      	ldr	r3, [pc, #48]	; (848e8 <udc_req_std_dev_get_str_desc+0xc8>)
   848b6:	701a      	strb	r2, [r3, #0]
		udd_set_setup_payload(
			(uint8_t *) &udc_string_desc,
			udc_string_desc.header.bLength);
   848b8:	4b0b      	ldr	r3, [pc, #44]	; (848e8 <udc_req_std_dev_get_str_desc+0xc8>)
   848ba:	781b      	ldrb	r3, [r3, #0]
		udd_set_setup_payload(
   848bc:	b29b      	uxth	r3, r3
   848be:	4619      	mov	r1, r3
   848c0:	4809      	ldr	r0, [pc, #36]	; (848e8 <udc_req_std_dev_get_str_desc+0xc8>)
   848c2:	4b05      	ldr	r3, [pc, #20]	; (848d8 <udc_req_std_dev_get_str_desc+0xb8>)
   848c4:	4798      	blx	r3
	}

	return true;
   848c6:	2301      	movs	r3, #1
}
   848c8:	4618      	mov	r0, r3
   848ca:	3710      	adds	r7, #16
   848cc:	46bd      	mov	sp, r7
   848ce:	bd80      	pop	{r7, pc}
   848d0:	20000d58 	.word	0x20000d58
   848d4:	200002a8 	.word	0x200002a8
   848d8:	00081da1 	.word	0x00081da1
   848dc:	200002ac 	.word	0x200002ac
   848e0:	200002c4 	.word	0x200002c4
   848e4:	000842ad 	.word	0x000842ad
   848e8:	200002d8 	.word	0x200002d8

000848ec <udc_req_std_dev_get_descriptor>:
 * \brief Standard device request to get descriptors about USB device
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_descriptor(void)
{
   848ec:	b580      	push	{r7, lr}
   848ee:	b082      	sub	sp, #8
   848f0:	af00      	add	r7, sp, #0
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
   848f2:	4b80      	ldr	r3, [pc, #512]	; (84af4 <udc_req_std_dev_get_descriptor+0x208>)
   848f4:	885b      	ldrh	r3, [r3, #2]
   848f6:	71fb      	strb	r3, [r7, #7]

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
   848f8:	4b7e      	ldr	r3, [pc, #504]	; (84af4 <udc_req_std_dev_get_descriptor+0x208>)
   848fa:	885b      	ldrh	r3, [r3, #2]
   848fc:	0a1b      	lsrs	r3, r3, #8
   848fe:	b29b      	uxth	r3, r3
   84900:	b2db      	uxtb	r3, r3
   84902:	3b01      	subs	r3, #1
   84904:	2b0e      	cmp	r3, #14
   84906:	f200 80e2 	bhi.w	84ace <udc_req_std_dev_get_descriptor+0x1e2>
   8490a:	a201      	add	r2, pc, #4	; (adr r2, 84910 <udc_req_std_dev_get_descriptor+0x24>)
   8490c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   84910:	0008494d 	.word	0x0008494d
   84914:	00084989 	.word	0x00084989
   84918:	00084abb 	.word	0x00084abb
   8491c:	00084acf 	.word	0x00084acf
   84920:	00084acf 	.word	0x00084acf
   84924:	00084a03 	.word	0x00084a03
   84928:	00084a19 	.word	0x00084a19
   8492c:	00084acf 	.word	0x00084acf
   84930:	00084acf 	.word	0x00084acf
   84934:	00084acf 	.word	0x00084acf
   84938:	00084acf 	.word	0x00084acf
   8493c:	00084acf 	.word	0x00084acf
   84940:	00084acf 	.word	0x00084acf
   84944:	00084acf 	.word	0x00084acf
   84948:	00084a99 	.word	0x00084a99
	case USB_DT_DEVICE:
		// Device descriptor requested
#ifdef USB_DEVICE_HS_SUPPORT
		if (!udd_is_high_speed()) {
   8494c:	4b6a      	ldr	r3, [pc, #424]	; (84af8 <udc_req_std_dev_get_descriptor+0x20c>)
   8494e:	4798      	blx	r3
   84950:	4603      	mov	r3, r0
   84952:	f083 0301 	eor.w	r3, r3, #1
   84956:	b2db      	uxtb	r3, r3
   84958:	2b00      	cmp	r3, #0
   8495a:	d00a      	beq.n	84972 <udc_req_std_dev_get_descriptor+0x86>
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_hs,
   8495c:	4b67      	ldr	r3, [pc, #412]	; (84afc <udc_req_std_dev_get_descriptor+0x210>)
   8495e:	689a      	ldr	r2, [r3, #8]
				udc_config.confdev_hs->bLength);
   84960:	4b66      	ldr	r3, [pc, #408]	; (84afc <udc_req_std_dev_get_descriptor+0x210>)
   84962:	689b      	ldr	r3, [r3, #8]
   84964:	781b      	ldrb	r3, [r3, #0]
			udd_set_setup_payload(
   84966:	b29b      	uxth	r3, r3
   84968:	4619      	mov	r1, r3
   8496a:	4610      	mov	r0, r2
   8496c:	4b64      	ldr	r3, [pc, #400]	; (84b00 <udc_req_std_dev_get_descriptor+0x214>)
   8496e:	4798      	blx	r3
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
		}
		break;
   84970:	e0b0      	b.n	84ad4 <udc_req_std_dev_get_descriptor+0x1e8>
				(uint8_t *) udc_config.confdev_lsfs,
   84972:	4b62      	ldr	r3, [pc, #392]	; (84afc <udc_req_std_dev_get_descriptor+0x210>)
   84974:	681a      	ldr	r2, [r3, #0]
				udc_config.confdev_lsfs->bLength);
   84976:	4b61      	ldr	r3, [pc, #388]	; (84afc <udc_req_std_dev_get_descriptor+0x210>)
   84978:	681b      	ldr	r3, [r3, #0]
   8497a:	781b      	ldrb	r3, [r3, #0]
			udd_set_setup_payload(
   8497c:	b29b      	uxth	r3, r3
   8497e:	4619      	mov	r1, r3
   84980:	4610      	mov	r0, r2
   84982:	4b5f      	ldr	r3, [pc, #380]	; (84b00 <udc_req_std_dev_get_descriptor+0x214>)
   84984:	4798      	blx	r3
		break;
   84986:	e0a5      	b.n	84ad4 <udc_req_std_dev_get_descriptor+0x1e8>

	case USB_DT_CONFIGURATION:
		// Configuration descriptor requested
#ifdef USB_DEVICE_HS_SUPPORT
		if (udd_is_high_speed()) {
   84988:	4b5b      	ldr	r3, [pc, #364]	; (84af8 <udc_req_std_dev_get_descriptor+0x20c>)
   8498a:	4798      	blx	r3
   8498c:	4603      	mov	r3, r0
   8498e:	2b00      	cmp	r3, #0
   84990:	d019      	beq.n	849c6 <udc_req_std_dev_get_descriptor+0xda>
			// HS descriptor
			if (conf_num >= udc_config.confdev_hs->
   84992:	4b5a      	ldr	r3, [pc, #360]	; (84afc <udc_req_std_dev_get_descriptor+0x210>)
   84994:	689b      	ldr	r3, [r3, #8]
   84996:	7c5b      	ldrb	r3, [r3, #17]
   84998:	79fa      	ldrb	r2, [r7, #7]
   8499a:	429a      	cmp	r2, r3
   8499c:	d301      	bcc.n	849a2 <udc_req_std_dev_get_descriptor+0xb6>
					bNumConfigurations) {
				return false;
   8499e:	2300      	movs	r3, #0
   849a0:	e0a3      	b.n	84aea <udc_req_std_dev_get_descriptor+0x1fe>
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_hs[conf_num].desc,
   849a2:	4b56      	ldr	r3, [pc, #344]	; (84afc <udc_req_std_dev_get_descriptor+0x210>)
   849a4:	691a      	ldr	r2, [r3, #16]
   849a6:	79fb      	ldrb	r3, [r7, #7]
   849a8:	00db      	lsls	r3, r3, #3
   849aa:	4413      	add	r3, r2
   849ac:	6818      	ldr	r0, [r3, #0]
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
   849ae:	4b53      	ldr	r3, [pc, #332]	; (84afc <udc_req_std_dev_get_descriptor+0x210>)
   849b0:	691a      	ldr	r2, [r3, #16]
   849b2:	79fb      	ldrb	r3, [r7, #7]
   849b4:	00db      	lsls	r3, r3, #3
   849b6:	4413      	add	r3, r2
   849b8:	681b      	ldr	r3, [r3, #0]
			udd_set_setup_payload(
   849ba:	885b      	ldrh	r3, [r3, #2]
   849bc:	b29b      	uxth	r3, r3
   849be:	4619      	mov	r1, r3
   849c0:	4b4f      	ldr	r3, [pc, #316]	; (84b00 <udc_req_std_dev_get_descriptor+0x214>)
   849c2:	4798      	blx	r3
   849c4:	e018      	b.n	849f8 <udc_req_std_dev_get_descriptor+0x10c>
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
   849c6:	4b4d      	ldr	r3, [pc, #308]	; (84afc <udc_req_std_dev_get_descriptor+0x210>)
   849c8:	681b      	ldr	r3, [r3, #0]
   849ca:	7c5b      	ldrb	r3, [r3, #17]
   849cc:	79fa      	ldrb	r2, [r7, #7]
   849ce:	429a      	cmp	r2, r3
   849d0:	d301      	bcc.n	849d6 <udc_req_std_dev_get_descriptor+0xea>
					bNumConfigurations) {
				return false;
   849d2:	2300      	movs	r3, #0
   849d4:	e089      	b.n	84aea <udc_req_std_dev_get_descriptor+0x1fe>
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
   849d6:	4b49      	ldr	r3, [pc, #292]	; (84afc <udc_req_std_dev_get_descriptor+0x210>)
   849d8:	685a      	ldr	r2, [r3, #4]
   849da:	79fb      	ldrb	r3, [r7, #7]
   849dc:	00db      	lsls	r3, r3, #3
   849de:	4413      	add	r3, r2
   849e0:	6818      	ldr	r0, [r3, #0]
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
   849e2:	4b46      	ldr	r3, [pc, #280]	; (84afc <udc_req_std_dev_get_descriptor+0x210>)
   849e4:	685a      	ldr	r2, [r3, #4]
   849e6:	79fb      	ldrb	r3, [r7, #7]
   849e8:	00db      	lsls	r3, r3, #3
   849ea:	4413      	add	r3, r2
   849ec:	681b      	ldr	r3, [r3, #0]
			udd_set_setup_payload(
   849ee:	885b      	ldrh	r3, [r3, #2]
   849f0:	b29b      	uxth	r3, r3
   849f2:	4619      	mov	r1, r3
   849f4:	4b42      	ldr	r3, [pc, #264]	; (84b00 <udc_req_std_dev_get_descriptor+0x214>)
   849f6:	4798      	blx	r3
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
   849f8:	4b3e      	ldr	r3, [pc, #248]	; (84af4 <udc_req_std_dev_get_descriptor+0x208>)
   849fa:	689b      	ldr	r3, [r3, #8]
   849fc:	2202      	movs	r2, #2
   849fe:	705a      	strb	r2, [r3, #1]
				USB_DT_CONFIGURATION;
		break;
   84a00:	e068      	b.n	84ad4 <udc_req_std_dev_get_descriptor+0x1e8>

#ifdef USB_DEVICE_HS_SUPPORT
	case USB_DT_DEVICE_QUALIFIER:
		// Device qualifier descriptor requested
		udd_set_setup_payload( (uint8_t *) udc_config.qualifier,
   84a02:	4b3e      	ldr	r3, [pc, #248]	; (84afc <udc_req_std_dev_get_descriptor+0x210>)
   84a04:	68da      	ldr	r2, [r3, #12]
				udc_config.qualifier->bLength);
   84a06:	4b3d      	ldr	r3, [pc, #244]	; (84afc <udc_req_std_dev_get_descriptor+0x210>)
   84a08:	68db      	ldr	r3, [r3, #12]
   84a0a:	781b      	ldrb	r3, [r3, #0]
		udd_set_setup_payload( (uint8_t *) udc_config.qualifier,
   84a0c:	b29b      	uxth	r3, r3
   84a0e:	4619      	mov	r1, r3
   84a10:	4610      	mov	r0, r2
   84a12:	4b3b      	ldr	r3, [pc, #236]	; (84b00 <udc_req_std_dev_get_descriptor+0x214>)
   84a14:	4798      	blx	r3
		break;
   84a16:	e05d      	b.n	84ad4 <udc_req_std_dev_get_descriptor+0x1e8>

	case USB_DT_OTHER_SPEED_CONFIGURATION:
		// Other configuration descriptor requested
		if (!udd_is_high_speed()) {
   84a18:	4b37      	ldr	r3, [pc, #220]	; (84af8 <udc_req_std_dev_get_descriptor+0x20c>)
   84a1a:	4798      	blx	r3
   84a1c:	4603      	mov	r3, r0
   84a1e:	f083 0301 	eor.w	r3, r3, #1
   84a22:	b2db      	uxtb	r3, r3
   84a24:	2b00      	cmp	r3, #0
   84a26:	d019      	beq.n	84a5c <udc_req_std_dev_get_descriptor+0x170>
			// HS descriptor
			if (conf_num >= udc_config.confdev_hs->
   84a28:	4b34      	ldr	r3, [pc, #208]	; (84afc <udc_req_std_dev_get_descriptor+0x210>)
   84a2a:	689b      	ldr	r3, [r3, #8]
   84a2c:	7c5b      	ldrb	r3, [r3, #17]
   84a2e:	79fa      	ldrb	r2, [r7, #7]
   84a30:	429a      	cmp	r2, r3
   84a32:	d301      	bcc.n	84a38 <udc_req_std_dev_get_descriptor+0x14c>
					bNumConfigurations) {
				return false;
   84a34:	2300      	movs	r3, #0
   84a36:	e058      	b.n	84aea <udc_req_std_dev_get_descriptor+0x1fe>
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_hs[conf_num].desc,
   84a38:	4b30      	ldr	r3, [pc, #192]	; (84afc <udc_req_std_dev_get_descriptor+0x210>)
   84a3a:	691a      	ldr	r2, [r3, #16]
   84a3c:	79fb      	ldrb	r3, [r7, #7]
   84a3e:	00db      	lsls	r3, r3, #3
   84a40:	4413      	add	r3, r2
   84a42:	6818      	ldr	r0, [r3, #0]
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
   84a44:	4b2d      	ldr	r3, [pc, #180]	; (84afc <udc_req_std_dev_get_descriptor+0x210>)
   84a46:	691a      	ldr	r2, [r3, #16]
   84a48:	79fb      	ldrb	r3, [r7, #7]
   84a4a:	00db      	lsls	r3, r3, #3
   84a4c:	4413      	add	r3, r2
   84a4e:	681b      	ldr	r3, [r3, #0]
			udd_set_setup_payload(
   84a50:	885b      	ldrh	r3, [r3, #2]
   84a52:	b29b      	uxth	r3, r3
   84a54:	4619      	mov	r1, r3
   84a56:	4b2a      	ldr	r3, [pc, #168]	; (84b00 <udc_req_std_dev_get_descriptor+0x214>)
   84a58:	4798      	blx	r3
   84a5a:	e018      	b.n	84a8e <udc_req_std_dev_get_descriptor+0x1a2>
		} else {
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
   84a5c:	4b27      	ldr	r3, [pc, #156]	; (84afc <udc_req_std_dev_get_descriptor+0x210>)
   84a5e:	681b      	ldr	r3, [r3, #0]
   84a60:	7c5b      	ldrb	r3, [r3, #17]
   84a62:	79fa      	ldrb	r2, [r7, #7]
   84a64:	429a      	cmp	r2, r3
   84a66:	d301      	bcc.n	84a6c <udc_req_std_dev_get_descriptor+0x180>
					bNumConfigurations) {
				return false;
   84a68:	2300      	movs	r3, #0
   84a6a:	e03e      	b.n	84aea <udc_req_std_dev_get_descriptor+0x1fe>
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
   84a6c:	4b23      	ldr	r3, [pc, #140]	; (84afc <udc_req_std_dev_get_descriptor+0x210>)
   84a6e:	685a      	ldr	r2, [r3, #4]
   84a70:	79fb      	ldrb	r3, [r7, #7]
   84a72:	00db      	lsls	r3, r3, #3
   84a74:	4413      	add	r3, r2
   84a76:	6818      	ldr	r0, [r3, #0]
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
   84a78:	4b20      	ldr	r3, [pc, #128]	; (84afc <udc_req_std_dev_get_descriptor+0x210>)
   84a7a:	685a      	ldr	r2, [r3, #4]
   84a7c:	79fb      	ldrb	r3, [r7, #7]
   84a7e:	00db      	lsls	r3, r3, #3
   84a80:	4413      	add	r3, r2
   84a82:	681b      	ldr	r3, [r3, #0]
			udd_set_setup_payload(
   84a84:	885b      	ldrh	r3, [r3, #2]
   84a86:	b29b      	uxth	r3, r3
   84a88:	4619      	mov	r1, r3
   84a8a:	4b1d      	ldr	r3, [pc, #116]	; (84b00 <udc_req_std_dev_get_descriptor+0x214>)
   84a8c:	4798      	blx	r3
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
   84a8e:	4b19      	ldr	r3, [pc, #100]	; (84af4 <udc_req_std_dev_get_descriptor+0x208>)
   84a90:	689b      	ldr	r3, [r3, #8]
   84a92:	2207      	movs	r2, #7
   84a94:	705a      	strb	r2, [r3, #1]
				USB_DT_OTHER_SPEED_CONFIGURATION;
		break;
   84a96:	e01d      	b.n	84ad4 <udc_req_std_dev_get_descriptor+0x1e8>
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
   84a98:	4b18      	ldr	r3, [pc, #96]	; (84afc <udc_req_std_dev_get_descriptor+0x210>)
   84a9a:	695b      	ldr	r3, [r3, #20]
   84a9c:	2b00      	cmp	r3, #0
   84a9e:	d101      	bne.n	84aa4 <udc_req_std_dev_get_descriptor+0x1b8>
			return false;
   84aa0:	2300      	movs	r3, #0
   84aa2:	e022      	b.n	84aea <udc_req_std_dev_get_descriptor+0x1fe>
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
   84aa4:	4b15      	ldr	r3, [pc, #84]	; (84afc <udc_req_std_dev_get_descriptor+0x210>)
   84aa6:	695a      	ldr	r2, [r3, #20]
				udc_config.conf_bos->wTotalLength);
   84aa8:	4b14      	ldr	r3, [pc, #80]	; (84afc <udc_req_std_dev_get_descriptor+0x210>)
   84aaa:	695b      	ldr	r3, [r3, #20]
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
   84aac:	885b      	ldrh	r3, [r3, #2]
   84aae:	b29b      	uxth	r3, r3
   84ab0:	4619      	mov	r1, r3
   84ab2:	4610      	mov	r0, r2
   84ab4:	4b12      	ldr	r3, [pc, #72]	; (84b00 <udc_req_std_dev_get_descriptor+0x214>)
   84ab6:	4798      	blx	r3
		break;
   84ab8:	e00c      	b.n	84ad4 <udc_req_std_dev_get_descriptor+0x1e8>

	case USB_DT_STRING:
		// String descriptor requested
		if (!udc_req_std_dev_get_str_desc()) {
   84aba:	4b12      	ldr	r3, [pc, #72]	; (84b04 <udc_req_std_dev_get_descriptor+0x218>)
   84abc:	4798      	blx	r3
   84abe:	4603      	mov	r3, r0
   84ac0:	f083 0301 	eor.w	r3, r3, #1
   84ac4:	b2db      	uxtb	r3, r3
   84ac6:	2b00      	cmp	r3, #0
   84ac8:	d003      	beq.n	84ad2 <udc_req_std_dev_get_descriptor+0x1e6>
			return false;
   84aca:	2300      	movs	r3, #0
   84acc:	e00d      	b.n	84aea <udc_req_std_dev_get_descriptor+0x1fe>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
   84ace:	2300      	movs	r3, #0
   84ad0:	e00b      	b.n	84aea <udc_req_std_dev_get_descriptor+0x1fe>
		break;
   84ad2:	bf00      	nop
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
   84ad4:	4b07      	ldr	r3, [pc, #28]	; (84af4 <udc_req_std_dev_get_descriptor+0x208>)
   84ad6:	88da      	ldrh	r2, [r3, #6]
   84ad8:	4b06      	ldr	r3, [pc, #24]	; (84af4 <udc_req_std_dev_get_descriptor+0x208>)
   84ada:	899b      	ldrh	r3, [r3, #12]
   84adc:	429a      	cmp	r2, r3
   84ade:	d203      	bcs.n	84ae8 <udc_req_std_dev_get_descriptor+0x1fc>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
   84ae0:	4b04      	ldr	r3, [pc, #16]	; (84af4 <udc_req_std_dev_get_descriptor+0x208>)
   84ae2:	88da      	ldrh	r2, [r3, #6]
   84ae4:	4b03      	ldr	r3, [pc, #12]	; (84af4 <udc_req_std_dev_get_descriptor+0x208>)
   84ae6:	819a      	strh	r2, [r3, #12]
	}
	return true;
   84ae8:	2301      	movs	r3, #1
}
   84aea:	4618      	mov	r0, r3
   84aec:	3708      	adds	r7, #8
   84aee:	46bd      	mov	sp, r7
   84af0:	bd80      	pop	{r7, pc}
   84af2:	bf00      	nop
   84af4:	20000d58 	.word	0x20000d58
   84af8:	00081d1d 	.word	0x00081d1d
   84afc:	20000390 	.word	0x20000390
   84b00:	00081da1 	.word	0x00081da1
   84b04:	00084821 	.word	0x00084821

00084b08 <udc_req_std_dev_get_configuration>:
 * \brief Standard device request to get configuration number
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
   84b08:	b580      	push	{r7, lr}
   84b0a:	af00      	add	r7, sp, #0
	if (udd_g_ctrlreq.req.wLength != 1) {
   84b0c:	4b06      	ldr	r3, [pc, #24]	; (84b28 <udc_req_std_dev_get_configuration+0x20>)
   84b0e:	88db      	ldrh	r3, [r3, #6]
   84b10:	2b01      	cmp	r3, #1
   84b12:	d001      	beq.n	84b18 <udc_req_std_dev_get_configuration+0x10>
		return false;
   84b14:	2300      	movs	r3, #0
   84b16:	e004      	b.n	84b22 <udc_req_std_dev_get_configuration+0x1a>
	}

	udd_set_setup_payload(&udc_num_configuration,1);
   84b18:	2101      	movs	r1, #1
   84b1a:	4804      	ldr	r0, [pc, #16]	; (84b2c <udc_req_std_dev_get_configuration+0x24>)
   84b1c:	4b04      	ldr	r3, [pc, #16]	; (84b30 <udc_req_std_dev_get_configuration+0x28>)
   84b1e:	4798      	blx	r3
	return true;
   84b20:	2301      	movs	r3, #1
}
   84b22:	4618      	mov	r0, r3
   84b24:	bd80      	pop	{r7, pc}
   84b26:	bf00      	nop
   84b28:	20000d58 	.word	0x20000d58
   84b2c:	20000d3c 	.word	0x20000d3c
   84b30:	00081da1 	.word	0x00081da1

00084b34 <udc_req_std_dev_set_configuration>:
 * \brief Standard device request to enable a configuration
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_configuration(void)
{
   84b34:	b580      	push	{r7, lr}
   84b36:	b082      	sub	sp, #8
   84b38:	af00      	add	r7, sp, #0
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
   84b3a:	4b37      	ldr	r3, [pc, #220]	; (84c18 <udc_req_std_dev_set_configuration+0xe4>)
   84b3c:	88db      	ldrh	r3, [r3, #6]
   84b3e:	2b00      	cmp	r3, #0
   84b40:	d001      	beq.n	84b46 <udc_req_std_dev_set_configuration+0x12>
		return false;
   84b42:	2300      	movs	r3, #0
   84b44:	e063      	b.n	84c0e <udc_req_std_dev_set_configuration+0xda>
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
   84b46:	4b35      	ldr	r3, [pc, #212]	; (84c1c <udc_req_std_dev_set_configuration+0xe8>)
   84b48:	4798      	blx	r3
   84b4a:	4603      	mov	r3, r0
   84b4c:	2b00      	cmp	r3, #0
   84b4e:	d101      	bne.n	84b54 <udc_req_std_dev_set_configuration+0x20>
		return false;
   84b50:	2300      	movs	r3, #0
   84b52:	e05c      	b.n	84c0e <udc_req_std_dev_set_configuration+0xda>
	}
	// Check the configuration number requested
#ifdef USB_DEVICE_HS_SUPPORT
	if (udd_is_high_speed()) {
   84b54:	4b32      	ldr	r3, [pc, #200]	; (84c20 <udc_req_std_dev_set_configuration+0xec>)
   84b56:	4798      	blx	r3
   84b58:	4603      	mov	r3, r0
   84b5a:	2b00      	cmp	r3, #0
   84b5c:	d009      	beq.n	84b72 <udc_req_std_dev_set_configuration+0x3e>
		// HS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   84b5e:	4b2e      	ldr	r3, [pc, #184]	; (84c18 <udc_req_std_dev_set_configuration+0xe4>)
   84b60:	885b      	ldrh	r3, [r3, #2]
   84b62:	b2db      	uxtb	r3, r3
				udc_config.confdev_hs->bNumConfigurations) {
   84b64:	4a2f      	ldr	r2, [pc, #188]	; (84c24 <udc_req_std_dev_set_configuration+0xf0>)
   84b66:	6892      	ldr	r2, [r2, #8]
   84b68:	7c52      	ldrb	r2, [r2, #17]
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   84b6a:	4293      	cmp	r3, r2
   84b6c:	dd0b      	ble.n	84b86 <udc_req_std_dev_set_configuration+0x52>
			return false;
   84b6e:	2300      	movs	r3, #0
   84b70:	e04d      	b.n	84c0e <udc_req_std_dev_set_configuration+0xda>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   84b72:	4b29      	ldr	r3, [pc, #164]	; (84c18 <udc_req_std_dev_set_configuration+0xe4>)
   84b74:	885b      	ldrh	r3, [r3, #2]
   84b76:	b2db      	uxtb	r3, r3
				udc_config.confdev_lsfs->bNumConfigurations) {
   84b78:	4a2a      	ldr	r2, [pc, #168]	; (84c24 <udc_req_std_dev_set_configuration+0xf0>)
   84b7a:	6812      	ldr	r2, [r2, #0]
   84b7c:	7c52      	ldrb	r2, [r2, #17]
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   84b7e:	4293      	cmp	r3, r2
   84b80:	dd01      	ble.n	84b86 <udc_req_std_dev_set_configuration+0x52>
			return false;
   84b82:	2300      	movs	r3, #0
   84b84:	e043      	b.n	84c0e <udc_req_std_dev_set_configuration+0xda>
		}
	}

	// Reset current configuration
	udc_reset();
   84b86:	4b28      	ldr	r3, [pc, #160]	; (84c28 <udc_req_std_dev_set_configuration+0xf4>)
   84b88:	4798      	blx	r3

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
   84b8a:	4b23      	ldr	r3, [pc, #140]	; (84c18 <udc_req_std_dev_set_configuration+0xe4>)
   84b8c:	885b      	ldrh	r3, [r3, #2]
   84b8e:	b2da      	uxtb	r2, r3
   84b90:	4b26      	ldr	r3, [pc, #152]	; (84c2c <udc_req_std_dev_set_configuration+0xf8>)
   84b92:	701a      	strb	r2, [r3, #0]
	if (udc_num_configuration == 0) {
   84b94:	4b25      	ldr	r3, [pc, #148]	; (84c2c <udc_req_std_dev_set_configuration+0xf8>)
   84b96:	781b      	ldrb	r3, [r3, #0]
   84b98:	2b00      	cmp	r3, #0
   84b9a:	d101      	bne.n	84ba0 <udc_req_std_dev_set_configuration+0x6c>
		return true; // Default empty configuration requested
   84b9c:	2301      	movs	r3, #1
   84b9e:	e036      	b.n	84c0e <udc_req_std_dev_set_configuration+0xda>
	}
	// Update pointer of the configuration descriptor
#ifdef USB_DEVICE_HS_SUPPORT
	if (udd_is_high_speed()) {
   84ba0:	4b1f      	ldr	r3, [pc, #124]	; (84c20 <udc_req_std_dev_set_configuration+0xec>)
   84ba2:	4798      	blx	r3
   84ba4:	4603      	mov	r3, r0
   84ba6:	2b00      	cmp	r3, #0
   84ba8:	d00b      	beq.n	84bc2 <udc_req_std_dev_set_configuration+0x8e>
		// HS descriptor
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
   84baa:	4b1e      	ldr	r3, [pc, #120]	; (84c24 <udc_req_std_dev_set_configuration+0xf0>)
   84bac:	691a      	ldr	r2, [r3, #16]
   84bae:	4b1f      	ldr	r3, [pc, #124]	; (84c2c <udc_req_std_dev_set_configuration+0xf8>)
   84bb0:	781b      	ldrb	r3, [r3, #0]
   84bb2:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
   84bb6:	3b01      	subs	r3, #1
   84bb8:	00db      	lsls	r3, r3, #3
   84bba:	4413      	add	r3, r2
   84bbc:	4a1c      	ldr	r2, [pc, #112]	; (84c30 <udc_req_std_dev_set_configuration+0xfc>)
   84bbe:	6013      	str	r3, [r2, #0]
   84bc0:	e00a      	b.n	84bd8 <udc_req_std_dev_set_configuration+0xa4>
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
   84bc2:	4b18      	ldr	r3, [pc, #96]	; (84c24 <udc_req_std_dev_set_configuration+0xf0>)
   84bc4:	685a      	ldr	r2, [r3, #4]
   84bc6:	4b19      	ldr	r3, [pc, #100]	; (84c2c <udc_req_std_dev_set_configuration+0xf8>)
   84bc8:	781b      	ldrb	r3, [r3, #0]
   84bca:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
   84bce:	3b01      	subs	r3, #1
   84bd0:	00db      	lsls	r3, r3, #3
   84bd2:	4413      	add	r3, r2
   84bd4:	4a16      	ldr	r2, [pc, #88]	; (84c30 <udc_req_std_dev_set_configuration+0xfc>)
   84bd6:	6013      	str	r3, [r2, #0]
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   84bd8:	2300      	movs	r3, #0
   84bda:	71fb      	strb	r3, [r7, #7]
   84bdc:	e00f      	b.n	84bfe <udc_req_std_dev_set_configuration+0xca>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
   84bde:	79fb      	ldrb	r3, [r7, #7]
   84be0:	2100      	movs	r1, #0
   84be2:	4618      	mov	r0, r3
   84be4:	4b13      	ldr	r3, [pc, #76]	; (84c34 <udc_req_std_dev_set_configuration+0x100>)
   84be6:	4798      	blx	r3
   84be8:	4603      	mov	r3, r0
   84bea:	f083 0301 	eor.w	r3, r3, #1
   84bee:	b2db      	uxtb	r3, r3
   84bf0:	2b00      	cmp	r3, #0
   84bf2:	d001      	beq.n	84bf8 <udc_req_std_dev_set_configuration+0xc4>
			return false;
   84bf4:	2300      	movs	r3, #0
   84bf6:	e00a      	b.n	84c0e <udc_req_std_dev_set_configuration+0xda>
			iface_num++) {
   84bf8:	79fb      	ldrb	r3, [r7, #7]
   84bfa:	3301      	adds	r3, #1
   84bfc:	71fb      	strb	r3, [r7, #7]
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   84bfe:	4b0c      	ldr	r3, [pc, #48]	; (84c30 <udc_req_std_dev_set_configuration+0xfc>)
   84c00:	681b      	ldr	r3, [r3, #0]
   84c02:	681b      	ldr	r3, [r3, #0]
   84c04:	791b      	ldrb	r3, [r3, #4]
   84c06:	79fa      	ldrb	r2, [r7, #7]
   84c08:	429a      	cmp	r2, r3
   84c0a:	d3e8      	bcc.n	84bde <udc_req_std_dev_set_configuration+0xaa>
		}
	}
	return true;
   84c0c:	2301      	movs	r3, #1
}
   84c0e:	4618      	mov	r0, r3
   84c10:	3708      	adds	r7, #8
   84c12:	46bd      	mov	sp, r7
   84c14:	bd80      	pop	{r7, pc}
   84c16:	bf00      	nop
   84c18:	20000d58 	.word	0x20000d58
   84c1c:	00081d85 	.word	0x00081d85
   84c20:	00081d1d 	.word	0x00081d1d
   84c24:	20000390 	.word	0x20000390
   84c28:	00084539 	.word	0x00084539
   84c2c:	20000d3c 	.word	0x20000d3c
   84c30:	20000d40 	.word	0x20000d40
   84c34:	00084491 	.word	0x00084491

00084c38 <udc_req_std_iface_get_setting>:
 * to get the alternate setting number of an interface
 *
 * \return true if success
 */
static bool udc_req_std_iface_get_setting(void)
{
   84c38:	b580      	push	{r7, lr}
   84c3a:	b082      	sub	sp, #8
   84c3c:	af00      	add	r7, sp, #0
	static uint8_t udc_iface_setting;
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
   84c3e:	4b1e      	ldr	r3, [pc, #120]	; (84cb8 <udc_req_std_iface_get_setting+0x80>)
   84c40:	88db      	ldrh	r3, [r3, #6]
   84c42:	2b01      	cmp	r3, #1
   84c44:	d001      	beq.n	84c4a <udc_req_std_iface_get_setting+0x12>
		return false; // Error in request
   84c46:	2300      	movs	r3, #0
   84c48:	e032      	b.n	84cb0 <udc_req_std_iface_get_setting+0x78>
	}
	if (!udc_num_configuration) {
   84c4a:	4b1c      	ldr	r3, [pc, #112]	; (84cbc <udc_req_std_iface_get_setting+0x84>)
   84c4c:	781b      	ldrb	r3, [r3, #0]
   84c4e:	2b00      	cmp	r3, #0
   84c50:	d101      	bne.n	84c56 <udc_req_std_iface_get_setting+0x1e>
		return false; // The device is not is configured state yet
   84c52:	2300      	movs	r3, #0
   84c54:	e02c      	b.n	84cb0 <udc_req_std_iface_get_setting+0x78>
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   84c56:	4b18      	ldr	r3, [pc, #96]	; (84cb8 <udc_req_std_iface_get_setting+0x80>)
   84c58:	889b      	ldrh	r3, [r3, #4]
   84c5a:	71fb      	strb	r3, [r7, #7]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   84c5c:	4b18      	ldr	r3, [pc, #96]	; (84cc0 <udc_req_std_iface_get_setting+0x88>)
   84c5e:	681b      	ldr	r3, [r3, #0]
   84c60:	681b      	ldr	r3, [r3, #0]
   84c62:	791b      	ldrb	r3, [r3, #4]
   84c64:	79fa      	ldrb	r2, [r7, #7]
   84c66:	429a      	cmp	r2, r3
   84c68:	d301      	bcc.n	84c6e <udc_req_std_iface_get_setting+0x36>
		return false;
   84c6a:	2300      	movs	r3, #0
   84c6c:	e020      	b.n	84cb0 <udc_req_std_iface_get_setting+0x78>
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   84c6e:	79fb      	ldrb	r3, [r7, #7]
   84c70:	2100      	movs	r1, #0
   84c72:	4618      	mov	r0, r3
   84c74:	4b13      	ldr	r3, [pc, #76]	; (84cc4 <udc_req_std_iface_get_setting+0x8c>)
   84c76:	4798      	blx	r3
   84c78:	4603      	mov	r3, r0
   84c7a:	f083 0301 	eor.w	r3, r3, #1
   84c7e:	b2db      	uxtb	r3, r3
   84c80:	2b00      	cmp	r3, #0
   84c82:	d001      	beq.n	84c88 <udc_req_std_iface_get_setting+0x50>
		return false;
   84c84:	2300      	movs	r3, #0
   84c86:	e013      	b.n	84cb0 <udc_req_std_iface_get_setting+0x78>
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   84c88:	4b0d      	ldr	r3, [pc, #52]	; (84cc0 <udc_req_std_iface_get_setting+0x88>)
   84c8a:	681b      	ldr	r3, [r3, #0]
   84c8c:	685a      	ldr	r2, [r3, #4]
   84c8e:	79fb      	ldrb	r3, [r7, #7]
   84c90:	009b      	lsls	r3, r3, #2
   84c92:	4413      	add	r3, r2
   84c94:	681b      	ldr	r3, [r3, #0]
   84c96:	603b      	str	r3, [r7, #0]
	udc_iface_setting = udi_api->getsetting();
   84c98:	683b      	ldr	r3, [r7, #0]
   84c9a:	68db      	ldr	r3, [r3, #12]
   84c9c:	4798      	blx	r3
   84c9e:	4603      	mov	r3, r0
   84ca0:	461a      	mov	r2, r3
   84ca2:	4b09      	ldr	r3, [pc, #36]	; (84cc8 <udc_req_std_iface_get_setting+0x90>)
   84ca4:	701a      	strb	r2, [r3, #0]

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
   84ca6:	2101      	movs	r1, #1
   84ca8:	4807      	ldr	r0, [pc, #28]	; (84cc8 <udc_req_std_iface_get_setting+0x90>)
   84caa:	4b08      	ldr	r3, [pc, #32]	; (84ccc <udc_req_std_iface_get_setting+0x94>)
   84cac:	4798      	blx	r3
	return true;
   84cae:	2301      	movs	r3, #1
}
   84cb0:	4618      	mov	r0, r3
   84cb2:	3708      	adds	r7, #8
   84cb4:	46bd      	mov	sp, r7
   84cb6:	bd80      	pop	{r7, pc}
   84cb8:	20000d58 	.word	0x20000d58
   84cbc:	20000d3c 	.word	0x20000d3c
   84cc0:	20000d40 	.word	0x20000d40
   84cc4:	00084355 	.word	0x00084355
   84cc8:	20000d4a 	.word	0x20000d4a
   84ccc:	00081da1 	.word	0x00081da1

00084cd0 <udc_req_std_iface_set_setting>:
 * to set an alternate setting of an interface
 *
 * \return true if success
 */
static bool udc_req_std_iface_set_setting(void)
{
   84cd0:	b580      	push	{r7, lr}
   84cd2:	b082      	sub	sp, #8
   84cd4:	af00      	add	r7, sp, #0
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
   84cd6:	4b14      	ldr	r3, [pc, #80]	; (84d28 <udc_req_std_iface_set_setting+0x58>)
   84cd8:	88db      	ldrh	r3, [r3, #6]
   84cda:	2b00      	cmp	r3, #0
   84cdc:	d001      	beq.n	84ce2 <udc_req_std_iface_set_setting+0x12>
		return false; // Error in request
   84cde:	2300      	movs	r3, #0
   84ce0:	e01e      	b.n	84d20 <udc_req_std_iface_set_setting+0x50>
	}
	if (!udc_num_configuration) {
   84ce2:	4b12      	ldr	r3, [pc, #72]	; (84d2c <udc_req_std_iface_set_setting+0x5c>)
   84ce4:	781b      	ldrb	r3, [r3, #0]
   84ce6:	2b00      	cmp	r3, #0
   84ce8:	d101      	bne.n	84cee <udc_req_std_iface_set_setting+0x1e>
		return false; // The device is not is configured state yet
   84cea:	2300      	movs	r3, #0
   84cec:	e018      	b.n	84d20 <udc_req_std_iface_set_setting+0x50>
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   84cee:	4b0e      	ldr	r3, [pc, #56]	; (84d28 <udc_req_std_iface_set_setting+0x58>)
   84cf0:	889b      	ldrh	r3, [r3, #4]
   84cf2:	71fb      	strb	r3, [r7, #7]
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
   84cf4:	4b0c      	ldr	r3, [pc, #48]	; (84d28 <udc_req_std_iface_set_setting+0x58>)
   84cf6:	885b      	ldrh	r3, [r3, #2]
   84cf8:	71bb      	strb	r3, [r7, #6]

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
   84cfa:	79fb      	ldrb	r3, [r7, #7]
   84cfc:	4618      	mov	r0, r3
   84cfe:	4b0c      	ldr	r3, [pc, #48]	; (84d30 <udc_req_std_iface_set_setting+0x60>)
   84d00:	4798      	blx	r3
   84d02:	4603      	mov	r3, r0
   84d04:	f083 0301 	eor.w	r3, r3, #1
   84d08:	b2db      	uxtb	r3, r3
   84d0a:	2b00      	cmp	r3, #0
   84d0c:	d001      	beq.n	84d12 <udc_req_std_iface_set_setting+0x42>
		return false;
   84d0e:	2300      	movs	r3, #0
   84d10:	e006      	b.n	84d20 <udc_req_std_iface_set_setting+0x50>
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
   84d12:	79ba      	ldrb	r2, [r7, #6]
   84d14:	79fb      	ldrb	r3, [r7, #7]
   84d16:	4611      	mov	r1, r2
   84d18:	4618      	mov	r0, r3
   84d1a:	4b06      	ldr	r3, [pc, #24]	; (84d34 <udc_req_std_iface_set_setting+0x64>)
   84d1c:	4798      	blx	r3
   84d1e:	4603      	mov	r3, r0
}
   84d20:	4618      	mov	r0, r3
   84d22:	3708      	adds	r7, #8
   84d24:	46bd      	mov	sp, r7
   84d26:	bd80      	pop	{r7, pc}
   84d28:	20000d58 	.word	0x20000d58
   84d2c:	20000d3c 	.word	0x20000d3c
   84d30:	000843f1 	.word	0x000843f1
   84d34:	00084491 	.word	0x00084491

00084d38 <udc_reqstd>:
 * \brief Main routine to manage the standard USB SETUP request
 *
 * \return true if the request is supported
 */
static bool udc_reqstd(void)
{
   84d38:	b580      	push	{r7, lr}
   84d3a:	af00      	add	r7, sp, #0
	if (Udd_setup_is_in()) {
   84d3c:	4b4d      	ldr	r3, [pc, #308]	; (84e74 <udc_reqstd+0x13c>)
   84d3e:	781b      	ldrb	r3, [r3, #0]
   84d40:	b25b      	sxtb	r3, r3
   84d42:	2b00      	cmp	r3, #0
   84d44:	da3e      	bge.n	84dc4 <udc_reqstd+0x8c>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
   84d46:	4b4b      	ldr	r3, [pc, #300]	; (84e74 <udc_reqstd+0x13c>)
   84d48:	88db      	ldrh	r3, [r3, #6]
   84d4a:	2b00      	cmp	r3, #0
   84d4c:	d101      	bne.n	84d52 <udc_reqstd+0x1a>
			return false; // Error for USB host
   84d4e:	2300      	movs	r3, #0
   84d50:	e08e      	b.n	84e70 <udc_reqstd+0x138>
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
   84d52:	4b48      	ldr	r3, [pc, #288]	; (84e74 <udc_reqstd+0x13c>)
   84d54:	781b      	ldrb	r3, [r3, #0]
   84d56:	f003 031f 	and.w	r3, r3, #31
   84d5a:	2b00      	cmp	r3, #0
   84d5c:	d114      	bne.n	84d88 <udc_reqstd+0x50>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
   84d5e:	4b45      	ldr	r3, [pc, #276]	; (84e74 <udc_reqstd+0x13c>)
   84d60:	785b      	ldrb	r3, [r3, #1]
   84d62:	2b06      	cmp	r3, #6
   84d64:	d008      	beq.n	84d78 <udc_reqstd+0x40>
   84d66:	2b08      	cmp	r3, #8
   84d68:	d00a      	beq.n	84d80 <udc_reqstd+0x48>
   84d6a:	2b00      	cmp	r3, #0
   84d6c:	d000      	beq.n	84d70 <udc_reqstd+0x38>
			case USB_REQ_GET_DESCRIPTOR:
				return udc_req_std_dev_get_descriptor();
			case USB_REQ_GET_CONFIGURATION:
				return udc_req_std_dev_get_configuration();
			default:
				break;
   84d6e:	e00b      	b.n	84d88 <udc_reqstd+0x50>
				return udc_req_std_dev_get_status();
   84d70:	4b41      	ldr	r3, [pc, #260]	; (84e78 <udc_reqstd+0x140>)
   84d72:	4798      	blx	r3
   84d74:	4603      	mov	r3, r0
   84d76:	e07b      	b.n	84e70 <udc_reqstd+0x138>
				return udc_req_std_dev_get_descriptor();
   84d78:	4b40      	ldr	r3, [pc, #256]	; (84e7c <udc_reqstd+0x144>)
   84d7a:	4798      	blx	r3
   84d7c:	4603      	mov	r3, r0
   84d7e:	e077      	b.n	84e70 <udc_reqstd+0x138>
				return udc_req_std_dev_get_configuration();
   84d80:	4b3f      	ldr	r3, [pc, #252]	; (84e80 <udc_reqstd+0x148>)
   84d82:	4798      	blx	r3
   84d84:	4603      	mov	r3, r0
   84d86:	e073      	b.n	84e70 <udc_reqstd+0x138>
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
   84d88:	4b3a      	ldr	r3, [pc, #232]	; (84e74 <udc_reqstd+0x13c>)
   84d8a:	781b      	ldrb	r3, [r3, #0]
   84d8c:	f003 031f 	and.w	r3, r3, #31
   84d90:	2b01      	cmp	r3, #1
   84d92:	d108      	bne.n	84da6 <udc_reqstd+0x6e>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
   84d94:	4b37      	ldr	r3, [pc, #220]	; (84e74 <udc_reqstd+0x13c>)
   84d96:	785b      	ldrb	r3, [r3, #1]
   84d98:	2b0a      	cmp	r3, #10
   84d9a:	d000      	beq.n	84d9e <udc_reqstd+0x66>
			case USB_REQ_GET_INTERFACE:
				return udc_req_std_iface_get_setting();
			default:
				break;
   84d9c:	e003      	b.n	84da6 <udc_reqstd+0x6e>
				return udc_req_std_iface_get_setting();
   84d9e:	4b39      	ldr	r3, [pc, #228]	; (84e84 <udc_reqstd+0x14c>)
   84da0:	4798      	blx	r3
   84da2:	4603      	mov	r3, r0
   84da4:	e064      	b.n	84e70 <udc_reqstd+0x138>
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
   84da6:	4b33      	ldr	r3, [pc, #204]	; (84e74 <udc_reqstd+0x13c>)
   84da8:	781b      	ldrb	r3, [r3, #0]
   84daa:	f003 031f 	and.w	r3, r3, #31
   84dae:	2b02      	cmp	r3, #2
   84db0:	d15d      	bne.n	84e6e <udc_reqstd+0x136>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
   84db2:	4b30      	ldr	r3, [pc, #192]	; (84e74 <udc_reqstd+0x13c>)
   84db4:	785b      	ldrb	r3, [r3, #1]
   84db6:	2b00      	cmp	r3, #0
   84db8:	d000      	beq.n	84dbc <udc_reqstd+0x84>
			case USB_REQ_GET_STATUS:
				return udc_req_std_ep_get_status();
			default:
				break;
   84dba:	e058      	b.n	84e6e <udc_reqstd+0x136>
				return udc_req_std_ep_get_status();
   84dbc:	4b32      	ldr	r3, [pc, #200]	; (84e88 <udc_reqstd+0x150>)
   84dbe:	4798      	blx	r3
   84dc0:	4603      	mov	r3, r0
   84dc2:	e055      	b.n	84e70 <udc_reqstd+0x138>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
   84dc4:	4b2b      	ldr	r3, [pc, #172]	; (84e74 <udc_reqstd+0x13c>)
   84dc6:	781b      	ldrb	r3, [r3, #0]
   84dc8:	f003 031f 	and.w	r3, r3, #31
   84dcc:	2b00      	cmp	r3, #0
   84dce:	d12a      	bne.n	84e26 <udc_reqstd+0xee>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
   84dd0:	4b28      	ldr	r3, [pc, #160]	; (84e74 <udc_reqstd+0x13c>)
   84dd2:	785b      	ldrb	r3, [r3, #1]
   84dd4:	3b01      	subs	r3, #1
   84dd6:	2b08      	cmp	r3, #8
   84dd8:	d824      	bhi.n	84e24 <udc_reqstd+0xec>
   84dda:	a201      	add	r2, pc, #4	; (adr r2, 84de0 <udc_reqstd+0xa8>)
   84ddc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   84de0:	00084e0d 	.word	0x00084e0d
   84de4:	00084e25 	.word	0x00084e25
   84de8:	00084e15 	.word	0x00084e15
   84dec:	00084e25 	.word	0x00084e25
   84df0:	00084e05 	.word	0x00084e05
   84df4:	00084e25 	.word	0x00084e25
   84df8:	00084e25 	.word	0x00084e25
   84dfc:	00084e25 	.word	0x00084e25
   84e00:	00084e1d 	.word	0x00084e1d
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
   84e04:	4b21      	ldr	r3, [pc, #132]	; (84e8c <udc_reqstd+0x154>)
   84e06:	4798      	blx	r3
   84e08:	4603      	mov	r3, r0
   84e0a:	e031      	b.n	84e70 <udc_reqstd+0x138>
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
   84e0c:	4b20      	ldr	r3, [pc, #128]	; (84e90 <udc_reqstd+0x158>)
   84e0e:	4798      	blx	r3
   84e10:	4603      	mov	r3, r0
   84e12:	e02d      	b.n	84e70 <udc_reqstd+0x138>
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
   84e14:	4b1f      	ldr	r3, [pc, #124]	; (84e94 <udc_reqstd+0x15c>)
   84e16:	4798      	blx	r3
   84e18:	4603      	mov	r3, r0
   84e1a:	e029      	b.n	84e70 <udc_reqstd+0x138>
			case USB_REQ_SET_CONFIGURATION:
				return udc_req_std_dev_set_configuration();
   84e1c:	4b1e      	ldr	r3, [pc, #120]	; (84e98 <udc_reqstd+0x160>)
   84e1e:	4798      	blx	r3
   84e20:	4603      	mov	r3, r0
   84e22:	e025      	b.n	84e70 <udc_reqstd+0x138>
			case USB_REQ_SET_DESCRIPTOR:
				/* Not supported (defined as optional by the USB 2.0 spec) */
				break;
			default:
				break;
   84e24:	bf00      	nop
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
   84e26:	4b13      	ldr	r3, [pc, #76]	; (84e74 <udc_reqstd+0x13c>)
   84e28:	781b      	ldrb	r3, [r3, #0]
   84e2a:	f003 031f 	and.w	r3, r3, #31
   84e2e:	2b01      	cmp	r3, #1
   84e30:	d108      	bne.n	84e44 <udc_reqstd+0x10c>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
   84e32:	4b10      	ldr	r3, [pc, #64]	; (84e74 <udc_reqstd+0x13c>)
   84e34:	785b      	ldrb	r3, [r3, #1]
   84e36:	2b0b      	cmp	r3, #11
   84e38:	d000      	beq.n	84e3c <udc_reqstd+0x104>
			case USB_REQ_SET_INTERFACE:
				return udc_req_std_iface_set_setting();
			default:
				break;
   84e3a:	e003      	b.n	84e44 <udc_reqstd+0x10c>
				return udc_req_std_iface_set_setting();
   84e3c:	4b17      	ldr	r3, [pc, #92]	; (84e9c <udc_reqstd+0x164>)
   84e3e:	4798      	blx	r3
   84e40:	4603      	mov	r3, r0
   84e42:	e015      	b.n	84e70 <udc_reqstd+0x138>
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
   84e44:	4b0b      	ldr	r3, [pc, #44]	; (84e74 <udc_reqstd+0x13c>)
   84e46:	781b      	ldrb	r3, [r3, #0]
   84e48:	f003 031f 	and.w	r3, r3, #31
   84e4c:	2b02      	cmp	r3, #2
   84e4e:	d10e      	bne.n	84e6e <udc_reqstd+0x136>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
   84e50:	4b08      	ldr	r3, [pc, #32]	; (84e74 <udc_reqstd+0x13c>)
   84e52:	785b      	ldrb	r3, [r3, #1]
   84e54:	2b01      	cmp	r3, #1
   84e56:	d002      	beq.n	84e5e <udc_reqstd+0x126>
   84e58:	2b03      	cmp	r3, #3
   84e5a:	d004      	beq.n	84e66 <udc_reqstd+0x12e>
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_ep_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_ep_set_feature();
			default:
				break;
   84e5c:	e007      	b.n	84e6e <udc_reqstd+0x136>
				return udc_req_std_ep_clear_feature();
   84e5e:	4b10      	ldr	r3, [pc, #64]	; (84ea0 <udc_reqstd+0x168>)
   84e60:	4798      	blx	r3
   84e62:	4603      	mov	r3, r0
   84e64:	e004      	b.n	84e70 <udc_reqstd+0x138>
				return udc_req_std_ep_set_feature();
   84e66:	4b0f      	ldr	r3, [pc, #60]	; (84ea4 <udc_reqstd+0x16c>)
   84e68:	4798      	blx	r3
   84e6a:	4603      	mov	r3, r0
   84e6c:	e000      	b.n	84e70 <udc_reqstd+0x138>
			}
		}
#endif
	}
	return false;
   84e6e:	2300      	movs	r3, #0
}
   84e70:	4618      	mov	r0, r3
   84e72:	bd80      	pop	{r7, pc}
   84e74:	20000d58 	.word	0x20000d58
   84e78:	000845ed 	.word	0x000845ed
   84e7c:	000848ed 	.word	0x000848ed
   84e80:	00084b09 	.word	0x00084b09
   84e84:	00084c39 	.word	0x00084c39
   84e88:	00084619 	.word	0x00084619
   84e8c:	000847f9 	.word	0x000847f9
   84e90:	0008465d 	.word	0x0008465d
   84e94:	000846d1 	.word	0x000846d1
   84e98:	00084b35 	.word	0x00084b35
   84e9c:	00084cd1 	.word	0x00084cd1
   84ea0:	00084699 	.word	0x00084699
   84ea4:	0008478d 	.word	0x0008478d

00084ea8 <udc_req_iface>:
 * \brief Send the SETUP interface request to UDI
 *
 * \return true if the request is supported
 */
static bool udc_req_iface(void)
{
   84ea8:	b580      	push	{r7, lr}
   84eaa:	b082      	sub	sp, #8
   84eac:	af00      	add	r7, sp, #0
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
   84eae:	4b20      	ldr	r3, [pc, #128]	; (84f30 <udc_req_iface+0x88>)
   84eb0:	781b      	ldrb	r3, [r3, #0]
   84eb2:	2b00      	cmp	r3, #0
   84eb4:	d101      	bne.n	84eba <udc_req_iface+0x12>
		return false; // The device is not is configured state yet
   84eb6:	2300      	movs	r3, #0
   84eb8:	e036      	b.n	84f28 <udc_req_iface+0x80>
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   84eba:	4b1e      	ldr	r3, [pc, #120]	; (84f34 <udc_req_iface+0x8c>)
   84ebc:	889b      	ldrh	r3, [r3, #4]
   84ebe:	71fb      	strb	r3, [r7, #7]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   84ec0:	4b1d      	ldr	r3, [pc, #116]	; (84f38 <udc_req_iface+0x90>)
   84ec2:	681b      	ldr	r3, [r3, #0]
   84ec4:	681b      	ldr	r3, [r3, #0]
   84ec6:	791b      	ldrb	r3, [r3, #4]
   84ec8:	79fa      	ldrb	r2, [r7, #7]
   84eca:	429a      	cmp	r2, r3
   84ecc:	d301      	bcc.n	84ed2 <udc_req_iface+0x2a>
		return false;
   84ece:	2300      	movs	r3, #0
   84ed0:	e02a      	b.n	84f28 <udc_req_iface+0x80>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   84ed2:	79fb      	ldrb	r3, [r7, #7]
   84ed4:	2100      	movs	r1, #0
   84ed6:	4618      	mov	r0, r3
   84ed8:	4b18      	ldr	r3, [pc, #96]	; (84f3c <udc_req_iface+0x94>)
   84eda:	4798      	blx	r3
   84edc:	4603      	mov	r3, r0
   84ede:	f083 0301 	eor.w	r3, r3, #1
   84ee2:	b2db      	uxtb	r3, r3
   84ee4:	2b00      	cmp	r3, #0
   84ee6:	d001      	beq.n	84eec <udc_req_iface+0x44>
		return false;
   84ee8:	2300      	movs	r3, #0
   84eea:	e01d      	b.n	84f28 <udc_req_iface+0x80>
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   84eec:	4b12      	ldr	r3, [pc, #72]	; (84f38 <udc_req_iface+0x90>)
   84eee:	681b      	ldr	r3, [r3, #0]
   84ef0:	685a      	ldr	r2, [r3, #4]
   84ef2:	79fb      	ldrb	r3, [r7, #7]
   84ef4:	009b      	lsls	r3, r3, #2
   84ef6:	4413      	add	r3, r2
   84ef8:	681b      	ldr	r3, [r3, #0]
   84efa:	603b      	str	r3, [r7, #0]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   84efc:	683b      	ldr	r3, [r7, #0]
   84efe:	68db      	ldr	r3, [r3, #12]
   84f00:	4798      	blx	r3
   84f02:	4603      	mov	r3, r0
   84f04:	461a      	mov	r2, r3
   84f06:	79fb      	ldrb	r3, [r7, #7]
   84f08:	4611      	mov	r1, r2
   84f0a:	4618      	mov	r0, r3
   84f0c:	4b0b      	ldr	r3, [pc, #44]	; (84f3c <udc_req_iface+0x94>)
   84f0e:	4798      	blx	r3
   84f10:	4603      	mov	r3, r0
   84f12:	f083 0301 	eor.w	r3, r3, #1
   84f16:	b2db      	uxtb	r3, r3
   84f18:	2b00      	cmp	r3, #0
   84f1a:	d001      	beq.n	84f20 <udc_req_iface+0x78>
		return false;
   84f1c:	2300      	movs	r3, #0
   84f1e:	e003      	b.n	84f28 <udc_req_iface+0x80>
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
   84f20:	683b      	ldr	r3, [r7, #0]
   84f22:	689b      	ldr	r3, [r3, #8]
   84f24:	4798      	blx	r3
   84f26:	4603      	mov	r3, r0
}
   84f28:	4618      	mov	r0, r3
   84f2a:	3708      	adds	r7, #8
   84f2c:	46bd      	mov	sp, r7
   84f2e:	bd80      	pop	{r7, pc}
   84f30:	20000d3c 	.word	0x20000d3c
   84f34:	20000d58 	.word	0x20000d58
   84f38:	20000d40 	.word	0x20000d40
   84f3c:	00084355 	.word	0x00084355

00084f40 <udc_req_ep>:
 * \brief Send the SETUP interface request to UDI
 *
 * \return true if the request is supported
 */
static bool udc_req_ep(void)
{
   84f40:	b580      	push	{r7, lr}
   84f42:	b082      	sub	sp, #8
   84f44:	af00      	add	r7, sp, #0
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
   84f46:	4b1e      	ldr	r3, [pc, #120]	; (84fc0 <udc_req_ep+0x80>)
   84f48:	781b      	ldrb	r3, [r3, #0]
   84f4a:	2b00      	cmp	r3, #0
   84f4c:	d101      	bne.n	84f52 <udc_req_ep+0x12>
		return false; // The device is not is configured state yet
   84f4e:	2300      	movs	r3, #0
   84f50:	e032      	b.n	84fb8 <udc_req_ep+0x78>
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   84f52:	4b1c      	ldr	r3, [pc, #112]	; (84fc4 <udc_req_ep+0x84>)
   84f54:	889b      	ldrh	r3, [r3, #4]
   84f56:	71fb      	strb	r3, [r7, #7]
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   84f58:	2300      	movs	r3, #0
   84f5a:	71fb      	strb	r3, [r7, #7]
   84f5c:	e024      	b.n	84fa8 <udc_req_ep+0x68>
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
   84f5e:	4b1a      	ldr	r3, [pc, #104]	; (84fc8 <udc_req_ep+0x88>)
   84f60:	681b      	ldr	r3, [r3, #0]
   84f62:	685a      	ldr	r2, [r3, #4]
   84f64:	79fb      	ldrb	r3, [r7, #7]
   84f66:	009b      	lsls	r3, r3, #2
   84f68:	4413      	add	r3, r2
   84f6a:	681b      	ldr	r3, [r3, #0]
   84f6c:	603b      	str	r3, [r7, #0]
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   84f6e:	683b      	ldr	r3, [r7, #0]
   84f70:	68db      	ldr	r3, [r3, #12]
   84f72:	4798      	blx	r3
   84f74:	4603      	mov	r3, r0
   84f76:	461a      	mov	r2, r3
   84f78:	79fb      	ldrb	r3, [r7, #7]
   84f7a:	4611      	mov	r1, r2
   84f7c:	4618      	mov	r0, r3
   84f7e:	4b13      	ldr	r3, [pc, #76]	; (84fcc <udc_req_ep+0x8c>)
   84f80:	4798      	blx	r3
   84f82:	4603      	mov	r3, r0
   84f84:	f083 0301 	eor.w	r3, r3, #1
   84f88:	b2db      	uxtb	r3, r3
   84f8a:	2b00      	cmp	r3, #0
   84f8c:	d001      	beq.n	84f92 <udc_req_ep+0x52>
			return false;
   84f8e:	2300      	movs	r3, #0
   84f90:	e012      	b.n	84fb8 <udc_req_ep+0x78>
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
   84f92:	683b      	ldr	r3, [r7, #0]
   84f94:	689b      	ldr	r3, [r3, #8]
   84f96:	4798      	blx	r3
   84f98:	4603      	mov	r3, r0
   84f9a:	2b00      	cmp	r3, #0
   84f9c:	d001      	beq.n	84fa2 <udc_req_ep+0x62>
			return true;
   84f9e:	2301      	movs	r3, #1
   84fa0:	e00a      	b.n	84fb8 <udc_req_ep+0x78>
			iface_num++) {
   84fa2:	79fb      	ldrb	r3, [r7, #7]
   84fa4:	3301      	adds	r3, #1
   84fa6:	71fb      	strb	r3, [r7, #7]
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   84fa8:	4b07      	ldr	r3, [pc, #28]	; (84fc8 <udc_req_ep+0x88>)
   84faa:	681b      	ldr	r3, [r3, #0]
   84fac:	681b      	ldr	r3, [r3, #0]
   84fae:	791b      	ldrb	r3, [r3, #4]
   84fb0:	79fa      	ldrb	r2, [r7, #7]
   84fb2:	429a      	cmp	r2, r3
   84fb4:	d3d3      	bcc.n	84f5e <udc_req_ep+0x1e>
		}
	}
	return false;
   84fb6:	2300      	movs	r3, #0
}
   84fb8:	4618      	mov	r0, r3
   84fba:	3708      	adds	r7, #8
   84fbc:	46bd      	mov	sp, r7
   84fbe:	bd80      	pop	{r7, pc}
   84fc0:	20000d3c 	.word	0x20000d3c
   84fc4:	20000d58 	.word	0x20000d58
   84fc8:	20000d40 	.word	0x20000d40
   84fcc:	00084355 	.word	0x00084355

00084fd0 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
   84fd0:	b580      	push	{r7, lr}
   84fd2:	af00      	add	r7, sp, #0
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
   84fd4:	4b1e      	ldr	r3, [pc, #120]	; (85050 <udc_process_setup+0x80>)
   84fd6:	2200      	movs	r2, #0
   84fd8:	819a      	strh	r2, [r3, #12]
	udd_g_ctrlreq.callback = NULL;
   84fda:	4b1d      	ldr	r3, [pc, #116]	; (85050 <udc_process_setup+0x80>)
   84fdc:	2200      	movs	r2, #0
   84fde:	611a      	str	r2, [r3, #16]
	udd_g_ctrlreq.over_under_run = NULL;
   84fe0:	4b1b      	ldr	r3, [pc, #108]	; (85050 <udc_process_setup+0x80>)
   84fe2:	2200      	movs	r2, #0
   84fe4:	615a      	str	r2, [r3, #20]

	if (Udd_setup_is_in()) {
   84fe6:	4b1a      	ldr	r3, [pc, #104]	; (85050 <udc_process_setup+0x80>)
   84fe8:	781b      	ldrb	r3, [r3, #0]
   84fea:	b25b      	sxtb	r3, r3
   84fec:	2b00      	cmp	r3, #0
   84fee:	da05      	bge.n	84ffc <udc_process_setup+0x2c>
		if (udd_g_ctrlreq.req.wLength == 0) {
   84ff0:	4b17      	ldr	r3, [pc, #92]	; (85050 <udc_process_setup+0x80>)
   84ff2:	88db      	ldrh	r3, [r3, #6]
   84ff4:	2b00      	cmp	r3, #0
   84ff6:	d101      	bne.n	84ffc <udc_process_setup+0x2c>
			return false; // Error from USB host
   84ff8:	2300      	movs	r3, #0
   84ffa:	e027      	b.n	8504c <udc_process_setup+0x7c>
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
   84ffc:	4b14      	ldr	r3, [pc, #80]	; (85050 <udc_process_setup+0x80>)
   84ffe:	781b      	ldrb	r3, [r3, #0]
   85000:	f003 0360 	and.w	r3, r3, #96	; 0x60
   85004:	2b00      	cmp	r3, #0
   85006:	d106      	bne.n	85016 <udc_process_setup+0x46>
		if (udc_reqstd()) {
   85008:	4b12      	ldr	r3, [pc, #72]	; (85054 <udc_process_setup+0x84>)
   8500a:	4798      	blx	r3
   8500c:	4603      	mov	r3, r0
   8500e:	2b00      	cmp	r3, #0
   85010:	d001      	beq.n	85016 <udc_process_setup+0x46>
			return true;
   85012:	2301      	movs	r3, #1
   85014:	e01a      	b.n	8504c <udc_process_setup+0x7c>
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
   85016:	4b0e      	ldr	r3, [pc, #56]	; (85050 <udc_process_setup+0x80>)
   85018:	781b      	ldrb	r3, [r3, #0]
   8501a:	f003 031f 	and.w	r3, r3, #31
   8501e:	2b01      	cmp	r3, #1
   85020:	d106      	bne.n	85030 <udc_process_setup+0x60>
		if (udc_req_iface()) {
   85022:	4b0d      	ldr	r3, [pc, #52]	; (85058 <udc_process_setup+0x88>)
   85024:	4798      	blx	r3
   85026:	4603      	mov	r3, r0
   85028:	2b00      	cmp	r3, #0
   8502a:	d001      	beq.n	85030 <udc_process_setup+0x60>
			return true;
   8502c:	2301      	movs	r3, #1
   8502e:	e00d      	b.n	8504c <udc_process_setup+0x7c>
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
   85030:	4b07      	ldr	r3, [pc, #28]	; (85050 <udc_process_setup+0x80>)
   85032:	781b      	ldrb	r3, [r3, #0]
   85034:	f003 031f 	and.w	r3, r3, #31
   85038:	2b02      	cmp	r3, #2
   8503a:	d106      	bne.n	8504a <udc_process_setup+0x7a>
		if (udc_req_ep()) {
   8503c:	4b07      	ldr	r3, [pc, #28]	; (8505c <udc_process_setup+0x8c>)
   8503e:	4798      	blx	r3
   85040:	4603      	mov	r3, r0
   85042:	2b00      	cmp	r3, #0
   85044:	d001      	beq.n	8504a <udc_process_setup+0x7a>
			return true;
   85046:	2301      	movs	r3, #1
   85048:	e000      	b.n	8504c <udc_process_setup+0x7c>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
   8504a:	2300      	movs	r3, #0
#endif
}
   8504c:	4618      	mov	r0, r3
   8504e:	bd80      	pop	{r7, pc}
   85050:	20000d58 	.word	0x20000d58
   85054:	00084d39 	.word	0x00084d39
   85058:	00084ea9 	.word	0x00084ea9
   8505c:	00084f41 	.word	0x00084f41

00085060 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
   85060:	b5b0      	push	{r4, r5, r7, lr}
   85062:	b09c      	sub	sp, #112	; 0x70
   85064:	af00      	add	r7, sp, #0
   85066:	6078      	str	r0, [r7, #4]
	switch (sleep_mode) {
   85068:	687b      	ldr	r3, [r7, #4]
   8506a:	3b01      	subs	r3, #1
   8506c:	2b04      	cmp	r3, #4
   8506e:	f200 81d9 	bhi.w	85424 <pmc_sleep+0x3c4>
   85072:	a201      	add	r2, pc, #4	; (adr r2, 85078 <pmc_sleep+0x18>)
   85074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   85078:	0008508d 	.word	0x0008508d
   8507c:	0008508d 	.word	0x0008508d
   85080:	000850bf 	.word	0x000850bf
   85084:	000850bf 	.word	0x000850bf
   85088:	00085409 	.word	0x00085409
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
		cpu_irq_enable();
		__WFI();
		break;
#else
		PMC->PMC_FSMR &= (uint32_t)~PMC_FSMR_LPM;
   8508c:	4a80      	ldr	r2, [pc, #512]	; (85290 <pmc_sleep+0x230>)
   8508e:	4b80      	ldr	r3, [pc, #512]	; (85290 <pmc_sleep+0x230>)
   85090:	6f1b      	ldr	r3, [r3, #112]	; 0x70
   85092:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
   85096:	6713      	str	r3, [r2, #112]	; 0x70
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
   85098:	4a7e      	ldr	r2, [pc, #504]	; (85294 <pmc_sleep+0x234>)
   8509a:	4b7e      	ldr	r3, [pc, #504]	; (85294 <pmc_sleep+0x234>)
   8509c:	691b      	ldr	r3, [r3, #16]
   8509e:	f023 0304 	bic.w	r3, r3, #4
   850a2:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
   850a4:	4b7c      	ldr	r3, [pc, #496]	; (85298 <pmc_sleep+0x238>)
   850a6:	2201      	movs	r2, #1
   850a8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
   850aa:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   850ae:	b662      	cpsie	i
		if (sleep_mode == SAM_PM_SMODE_SLEEP_WFI)
   850b0:	687b      	ldr	r3, [r7, #4]
   850b2:	2b02      	cmp	r3, #2
   850b4:	d101      	bne.n	850ba <pmc_sleep+0x5a>
  __ASM volatile ("wfi");
   850b6:	bf30      	wfi
			__WFI();
		else
			__WFE();
		break;
   850b8:	e1b4      	b.n	85424 <pmc_sleep+0x3c4>
  __ASM volatile ("wfe");
   850ba:	bf20      	wfe
   850bc:	e1b2      	b.n	85424 <pmc_sleep+0x3c4>
  __ASM volatile ("cpsid i");
   850be:	b672      	cpsid	i
  __ASM volatile ("dmb");
   850c0:	f3bf 8f5f 	dmb	sy
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
#endif
		cpu_irq_disable();
   850c4:	4b74      	ldr	r3, [pc, #464]	; (85298 <pmc_sleep+0x238>)
   850c6:	2200      	movs	r2, #0
   850c8:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
   850ca:	4b74      	ldr	r3, [pc, #464]	; (8529c <pmc_sleep+0x23c>)
   850cc:	2201      	movs	r2, #1
   850ce:	701a      	strb	r2, [r3, #0]
		/* Backup the sub-system 1 status and stop sub-system 1 */
		uint32_t cpclk_backup = PMC->PMC_SCSR &
				(PMC_SCSR_CPCK | PMC_SCSR_CPBMCK);
		PMC->PMC_SCDR = cpclk_backup | PMC_SCDR_CPKEY_PASSWD;
#endif
		pmc_save_clock_settings(&mor, &pllr0, &pllr1, &mckr, &fmr,
   850d0:	687b      	ldr	r3, [r7, #4]
   850d2:	2b04      	cmp	r3, #4
   850d4:	bf0c      	ite	eq
   850d6:	2301      	moveq	r3, #1
   850d8:	2300      	movne	r3, #0
   850da:	b2da      	uxtb	r2, r3
   850dc:	f107 0320 	add.w	r3, r7, #32
   850e0:	64fb      	str	r3, [r7, #76]	; 0x4c
   850e2:	f107 031c 	add.w	r3, r7, #28
   850e6:	64bb      	str	r3, [r7, #72]	; 0x48
   850e8:	f107 0318 	add.w	r3, r7, #24
   850ec:	647b      	str	r3, [r7, #68]	; 0x44
   850ee:	f107 0314 	add.w	r3, r7, #20
   850f2:	643b      	str	r3, [r7, #64]	; 0x40
   850f4:	f107 0310 	add.w	r3, r7, #16
   850f8:	63fb      	str	r3, [r7, #60]	; 0x3c
   850fa:	f107 030c 	add.w	r3, r7, #12
   850fe:	63bb      	str	r3, [r7, #56]	; 0x38
   85100:	4613      	mov	r3, r2
   85102:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	uint32_t mor  = PMC->CKGR_MOR;
   85106:	4b62      	ldr	r3, [pc, #392]	; (85290 <pmc_sleep+0x230>)
   85108:	6a1b      	ldr	r3, [r3, #32]
   8510a:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t mckr = PMC->PMC_MCKR;
   8510c:	4b60      	ldr	r3, [pc, #384]	; (85290 <pmc_sleep+0x230>)
   8510e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   85110:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t fmr  = EFC0->EEFC_FMR;
   85112:	4b63      	ldr	r3, [pc, #396]	; (852a0 <pmc_sleep+0x240>)
   85114:	681b      	ldr	r3, [r3, #0]
   85116:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t fmr1 = EFC1->EEFC_FMR;
   85118:	4b62      	ldr	r3, [pc, #392]	; (852a4 <pmc_sleep+0x244>)
   8511a:	681b      	ldr	r3, [r3, #0]
   8511c:	627b      	str	r3, [r7, #36]	; 0x24
	if (p_osc_setting) {
   8511e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   85120:	2b00      	cmp	r3, #0
   85122:	d002      	beq.n	8512a <pmc_sleep+0xca>
		*p_osc_setting = mor;
   85124:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   85126:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   85128:	601a      	str	r2, [r3, #0]
	if (p_pll0_setting) {
   8512a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
   8512c:	2b00      	cmp	r3, #0
   8512e:	d003      	beq.n	85138 <pmc_sleep+0xd8>
		*p_pll0_setting = PMC->CKGR_PLLAR;
   85130:	4b57      	ldr	r3, [pc, #348]	; (85290 <pmc_sleep+0x230>)
   85132:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   85134:	6cbb      	ldr	r3, [r7, #72]	; 0x48
   85136:	601a      	str	r2, [r3, #0]
	if (p_pll1_setting) {
   85138:	6c7b      	ldr	r3, [r7, #68]	; 0x44
   8513a:	2b00      	cmp	r3, #0
   8513c:	d003      	beq.n	85146 <pmc_sleep+0xe6>
		*p_pll1_setting = PMC->CKGR_UCKR;
   8513e:	4b54      	ldr	r3, [pc, #336]	; (85290 <pmc_sleep+0x230>)
   85140:	69da      	ldr	r2, [r3, #28]
   85142:	6c7b      	ldr	r3, [r7, #68]	; 0x44
   85144:	601a      	str	r2, [r3, #0]
	if (p_mck_setting) {
   85146:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   85148:	2b00      	cmp	r3, #0
   8514a:	d002      	beq.n	85152 <pmc_sleep+0xf2>
		*p_mck_setting  = mckr;
   8514c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   8514e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   85150:	601a      	str	r2, [r3, #0]
	if (p_fmr_setting) {
   85152:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   85154:	2b00      	cmp	r3, #0
   85156:	d002      	beq.n	8515e <pmc_sleep+0xfe>
		*p_fmr_setting  = fmr;
   85158:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   8515a:	6aba      	ldr	r2, [r7, #40]	; 0x28
   8515c:	601a      	str	r2, [r3, #0]
	if (p_fmr_setting1) {
   8515e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   85160:	2b00      	cmp	r3, #0
   85162:	d002      	beq.n	8516a <pmc_sleep+0x10a>
		*p_fmr_setting1 = fmr1;
   85164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
   85166:	6a7a      	ldr	r2, [r7, #36]	; 0x24
   85168:	601a      	str	r2, [r3, #0]
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
   8516a:	4a49      	ldr	r2, [pc, #292]	; (85290 <pmc_sleep+0x230>)
   8516c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   8516e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   85172:	f043 0308 	orr.w	r3, r3, #8
   85176:	6213      	str	r3, [r2, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
   85178:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   8517a:	f003 0303 	and.w	r3, r3, #3
   8517e:	2b01      	cmp	r3, #1
   85180:	d90e      	bls.n	851a0 <pmc_sleep+0x140>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
   85182:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   85184:	f023 0303 	bic.w	r3, r3, #3
   85188:	f043 0301 	orr.w	r3, r3, #1
   8518c:	62fb      	str	r3, [r7, #44]	; 0x2c
		PMC->PMC_MCKR = mckr;
   8518e:	4a40      	ldr	r2, [pc, #256]	; (85290 <pmc_sleep+0x230>)
   85190:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   85192:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
   85194:	4b3e      	ldr	r3, [pc, #248]	; (85290 <pmc_sleep+0x230>)
   85196:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   85198:	f003 0308 	and.w	r3, r3, #8
   8519c:	2b00      	cmp	r3, #0
   8519e:	d0f9      	beq.n	85194 <pmc_sleep+0x134>
	if (mckr & PMC_MCKR_PRES_Msk) {
   851a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   851a2:	f003 0370 	and.w	r3, r3, #112	; 0x70
   851a6:	2b00      	cmp	r3, #0
   851a8:	d00c      	beq.n	851c4 <pmc_sleep+0x164>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
   851aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   851ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   851b0:	62fb      	str	r3, [r7, #44]	; 0x2c
		PMC->PMC_MCKR = mckr;
   851b2:	4a37      	ldr	r2, [pc, #220]	; (85290 <pmc_sleep+0x230>)
   851b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   851b6:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
   851b8:	4b35      	ldr	r3, [pc, #212]	; (85290 <pmc_sleep+0x230>)
   851ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   851bc:	f003 0308 	and.w	r3, r3, #8
   851c0:	2b00      	cmp	r3, #0
   851c2:	d0f9      	beq.n	851b8 <pmc_sleep+0x158>
	pmc_disable_pllack();
   851c4:	4b38      	ldr	r3, [pc, #224]	; (852a8 <pmc_sleep+0x248>)
   851c6:	4798      	blx	r3
	pmc_disable_upll_clock();
   851c8:	4b38      	ldr	r3, [pc, #224]	; (852ac <pmc_sleep+0x24c>)
   851ca:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   851cc:	4b30      	ldr	r3, [pc, #192]	; (85290 <pmc_sleep+0x230>)
   851ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   851d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   851d4:	2b00      	cmp	r3, #0
   851d6:	d0f9      	beq.n	851cc <pmc_sleep+0x16c>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
   851d8:	4a2d      	ldr	r2, [pc, #180]	; (85290 <pmc_sleep+0x230>)
   851da:	4b2d      	ldr	r3, [pc, #180]	; (85290 <pmc_sleep+0x230>)
   851dc:	6a1b      	ldr	r3, [r3, #32]
   851de:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
   851e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   851e6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   851ea:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
   851ec:	4b28      	ldr	r3, [pc, #160]	; (85290 <pmc_sleep+0x230>)
   851ee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   851f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
   851f4:	2b00      	cmp	r3, #0
   851f6:	d0f9      	beq.n	851ec <pmc_sleep+0x18c>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
   851f8:	4a29      	ldr	r2, [pc, #164]	; (852a0 <pmc_sleep+0x240>)
   851fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
   851fc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
   85200:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = fmr1 & (~EEFC_FMR_FWS_Msk);
   85202:	4a28      	ldr	r2, [pc, #160]	; (852a4 <pmc_sleep+0x244>)
   85204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   85206:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
   8520a:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
   8520c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
   85210:	2b00      	cmp	r3, #0
   85212:	d009      	beq.n	85228 <pmc_sleep+0x1c8>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   85214:	4a1e      	ldr	r2, [pc, #120]	; (85290 <pmc_sleep+0x230>)
   85216:	4b1e      	ldr	r3, [pc, #120]	; (85290 <pmc_sleep+0x230>)
   85218:	6a1b      	ldr	r3, [r3, #32]
   8521a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   8521e:	f023 0301 	bic.w	r3, r3, #1
   85222:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   85226:	6213      	str	r3, [r2, #32]
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
   85228:	4b1b      	ldr	r3, [pc, #108]	; (85298 <pmc_sleep+0x238>)
   8522a:	2201      	movs	r2, #1
   8522c:	701a      	strb	r2, [r3, #0]
   8522e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   85232:	b662      	cpsie	i

		pmc_enable_waitmode();
   85234:	4b1e      	ldr	r3, [pc, #120]	; (852b0 <pmc_sleep+0x250>)
   85236:	4798      	blx	r3
  __ASM volatile ("cpsid i");
   85238:	b672      	cpsid	i
   8523a:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
   8523e:	4b16      	ldr	r3, [pc, #88]	; (85298 <pmc_sleep+0x238>)
   85240:	2200      	movs	r2, #0
   85242:	701a      	strb	r2, [r3, #0]
		pmc_restore_clock_setting(mor, pllr0, pllr1, mckr, fmr
   85244:	6a3d      	ldr	r5, [r7, #32]
   85246:	69fc      	ldr	r4, [r7, #28]
   85248:	69b8      	ldr	r0, [r7, #24]
   8524a:	6979      	ldr	r1, [r7, #20]
   8524c:	693a      	ldr	r2, [r7, #16]
   8524e:	68fb      	ldr	r3, [r7, #12]
   85250:	66fd      	str	r5, [r7, #108]	; 0x6c
   85252:	66bc      	str	r4, [r7, #104]	; 0x68
   85254:	6678      	str	r0, [r7, #100]	; 0x64
   85256:	6639      	str	r1, [r7, #96]	; 0x60
   85258:	65fa      	str	r2, [r7, #92]	; 0x5c
   8525a:	65bb      	str	r3, [r7, #88]	; 0x58
	uint32_t pll_sr = 0;
   8525c:	2300      	movs	r3, #0
   8525e:	657b      	str	r3, [r7, #84]	; 0x54
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
   85260:	6efb      	ldr	r3, [r7, #108]	; 0x6c
   85262:	f003 0302 	and.w	r3, r3, #2
   85266:	2b00      	cmp	r3, #0
   85268:	d028      	beq.n	852bc <pmc_sleep+0x25c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   8526a:	4909      	ldr	r1, [pc, #36]	; (85290 <pmc_sleep+0x230>)
   8526c:	4b08      	ldr	r3, [pc, #32]	; (85290 <pmc_sleep+0x230>)
   8526e:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   85270:	4a10      	ldr	r2, [pc, #64]	; (852b4 <pmc_sleep+0x254>)
   85272:	401a      	ands	r2, r3
   85274:	4b10      	ldr	r3, [pc, #64]	; (852b8 <pmc_sleep+0x258>)
   85276:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   85278:	620b      	str	r3, [r1, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
   8527a:	4a05      	ldr	r2, [pc, #20]	; (85290 <pmc_sleep+0x230>)
   8527c:	4b04      	ldr	r3, [pc, #16]	; (85290 <pmc_sleep+0x230>)
   8527e:	6a1b      	ldr	r3, [r3, #32]
				| CKGR_MOR_KEY_PASSWD;
   85280:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   85284:	f023 0378 	bic.w	r3, r3, #120	; 0x78
   85288:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
   8528c:	6213      	str	r3, [r2, #32]
   8528e:	e050      	b.n	85332 <pmc_sleep+0x2d2>
   85290:	400e0400 	.word	0x400e0400
   85294:	e000ed00 	.word	0xe000ed00
   85298:	2000031a 	.word	0x2000031a
   8529c:	20000d4b 	.word	0x20000d4b
   852a0:	400e0800 	.word	0x400e0800
   852a4:	400e0a00 	.word	0x400e0a00
   852a8:	00083b21 	.word	0x00083b21
   852ac:	00083b51 	.word	0x00083b51
   852b0:	00083c75 	.word	0x00083c75
   852b4:	fec8fffc 	.word	0xfec8fffc
   852b8:	01370002 	.word	0x01370002
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
   852bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
   852be:	f003 0301 	and.w	r3, r3, #1
   852c2:	2b00      	cmp	r3, #0
   852c4:	d035      	beq.n	85332 <pmc_sleep+0x2d2>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
   852c6:	4b59      	ldr	r3, [pc, #356]	; (8542c <pmc_sleep+0x3cc>)
   852c8:	6a1b      	ldr	r3, [r3, #32]
   852ca:	f003 0301 	and.w	r3, r3, #1
   852ce:	2b00      	cmp	r3, #0
   852d0:	d111      	bne.n	852f6 <pmc_sleep+0x296>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   852d2:	4a56      	ldr	r2, [pc, #344]	; (8542c <pmc_sleep+0x3cc>)
   852d4:	4b55      	ldr	r3, [pc, #340]	; (8542c <pmc_sleep+0x3cc>)
   852d6:	6a1b      	ldr	r3, [r3, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
   852d8:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   852dc:	f023 0303 	bic.w	r3, r3, #3
   852e0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   852e4:	f043 0301 	orr.w	r3, r3, #1
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   852e8:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   852ea:	4b50      	ldr	r3, [pc, #320]	; (8542c <pmc_sleep+0x3cc>)
   852ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   852ee:	f003 0301 	and.w	r3, r3, #1
   852f2:	2b00      	cmp	r3, #0
   852f4:	d0f9      	beq.n	852ea <pmc_sleep+0x28a>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
   852f6:	4b4d      	ldr	r3, [pc, #308]	; (8542c <pmc_sleep+0x3cc>)
   852f8:	6a1b      	ldr	r3, [r3, #32]
   852fa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   852fe:	2b00      	cmp	r3, #0
   85300:	d10d      	bne.n	8531e <pmc_sleep+0x2be>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   85302:	4a4a      	ldr	r2, [pc, #296]	; (8542c <pmc_sleep+0x3cc>)
   85304:	4b49      	ldr	r3, [pc, #292]	; (8542c <pmc_sleep+0x3cc>)
   85306:	6a1b      	ldr	r3, [r3, #32]
   85308:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   8530c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   85310:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
   85312:	4b46      	ldr	r3, [pc, #280]	; (8542c <pmc_sleep+0x3cc>)
   85314:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   85316:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
   8531a:	2b00      	cmp	r3, #0
   8531c:	d0f9      	beq.n	85312 <pmc_sleep+0x2b2>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
   8531e:	4a43      	ldr	r2, [pc, #268]	; (8542c <pmc_sleep+0x3cc>)
   85320:	4b42      	ldr	r3, [pc, #264]	; (8542c <pmc_sleep+0x3cc>)
   85322:	6a1b      	ldr	r3, [r3, #32]
					| CKGR_MOR_KEY_PASSWD;
   85324:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   85328:	f023 0378 	bic.w	r3, r3, #120	; 0x78
   8532c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
   85330:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
   85332:	6eba      	ldr	r2, [r7, #104]	; 0x68
   85334:	4b3e      	ldr	r3, [pc, #248]	; (85430 <pmc_sleep+0x3d0>)
   85336:	4013      	ands	r3, r2
   85338:	2b00      	cmp	r3, #0
   8533a:	d008      	beq.n	8534e <pmc_sleep+0x2ee>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
   8533c:	4a3b      	ldr	r2, [pc, #236]	; (8542c <pmc_sleep+0x3cc>)
   8533e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
   85340:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   85344:	6293      	str	r3, [r2, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
   85346:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   85348:	f043 0302 	orr.w	r3, r3, #2
   8534c:	657b      	str	r3, [r7, #84]	; 0x54
	if (pll1_setting & CKGR_UCKR_UPLLEN) {
   8534e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
   85350:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
   85354:	2b00      	cmp	r3, #0
   85356:	d006      	beq.n	85366 <pmc_sleep+0x306>
		PMC->CKGR_UCKR = pll1_setting;
   85358:	4a34      	ldr	r2, [pc, #208]	; (8542c <pmc_sleep+0x3cc>)
   8535a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
   8535c:	61d3      	str	r3, [r2, #28]
		pll_sr |= PMC_SR_LOCKU;
   8535e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   85360:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   85364:	657b      	str	r3, [r7, #84]	; 0x54
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
   85366:	6e3b      	ldr	r3, [r7, #96]	; 0x60
   85368:	f003 0303 	and.w	r3, r3, #3
   8536c:	2b02      	cmp	r3, #2
   8536e:	d002      	beq.n	85376 <pmc_sleep+0x316>
   85370:	2b03      	cmp	r3, #3
   85372:	d007      	beq.n	85384 <pmc_sleep+0x324>
   85374:	e00c      	b.n	85390 <pmc_sleep+0x330>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
   85376:	4b2d      	ldr	r3, [pc, #180]	; (8542c <pmc_sleep+0x3cc>)
   85378:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8537a:	f003 0302 	and.w	r3, r3, #2
   8537e:	2b00      	cmp	r3, #0
   85380:	d0f9      	beq.n	85376 <pmc_sleep+0x316>
   85382:	e005      	b.n	85390 <pmc_sleep+0x330>
		while (!(PMC->PMC_SR & PMC_SR_LOCKU));
   85384:	4b29      	ldr	r3, [pc, #164]	; (8542c <pmc_sleep+0x3cc>)
   85386:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   85388:	f003 0340 	and.w	r3, r3, #64	; 0x40
   8538c:	2b00      	cmp	r3, #0
   8538e:	d0f9      	beq.n	85384 <pmc_sleep+0x324>
	mckr = PMC->PMC_MCKR;
   85390:	4b26      	ldr	r3, [pc, #152]	; (8542c <pmc_sleep+0x3cc>)
   85392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   85394:	653b      	str	r3, [r7, #80]	; 0x50
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
   85396:	4925      	ldr	r1, [pc, #148]	; (8542c <pmc_sleep+0x3cc>)
   85398:	6d3b      	ldr	r3, [r7, #80]	; 0x50
   8539a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
   8539e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
   853a0:	f003 0370 	and.w	r3, r3, #112	; 0x70
   853a4:	4313      	orrs	r3, r2
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
   853a6:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
   853a8:	4b20      	ldr	r3, [pc, #128]	; (8542c <pmc_sleep+0x3cc>)
   853aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   853ac:	f003 0308 	and.w	r3, r3, #8
   853b0:	2b00      	cmp	r3, #0
   853b2:	d0f9      	beq.n	853a8 <pmc_sleep+0x348>
	EFC0->EEFC_FMR = fmr_setting;
   853b4:	4a1f      	ldr	r2, [pc, #124]	; (85434 <pmc_sleep+0x3d4>)
   853b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
   853b8:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = fmr_setting1;
   853ba:	4a1f      	ldr	r2, [pc, #124]	; (85438 <pmc_sleep+0x3d8>)
   853bc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
   853be:	6013      	str	r3, [r2, #0]
	PMC->PMC_MCKR = mck_setting;
   853c0:	4a1a      	ldr	r2, [pc, #104]	; (8542c <pmc_sleep+0x3cc>)
   853c2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
   853c4:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
   853c6:	4b19      	ldr	r3, [pc, #100]	; (8542c <pmc_sleep+0x3cc>)
   853c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   853ca:	f003 0308 	and.w	r3, r3, #8
   853ce:	2b00      	cmp	r3, #0
   853d0:	d0f9      	beq.n	853c6 <pmc_sleep+0x366>
	while (!(PMC->PMC_SR & pll_sr));
   853d2:	4b16      	ldr	r3, [pc, #88]	; (8542c <pmc_sleep+0x3cc>)
   853d4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
   853d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
   853d8:	4013      	ands	r3, r2
   853da:	2b00      	cmp	r3, #0
   853dc:	d0f9      	beq.n	853d2 <pmc_sleep+0x372>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
   853de:	4b17      	ldr	r3, [pc, #92]	; (8543c <pmc_sleep+0x3dc>)
   853e0:	2200      	movs	r2, #0
   853e2:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
   853e4:	4b16      	ldr	r3, [pc, #88]	; (85440 <pmc_sleep+0x3e0>)
   853e6:	681b      	ldr	r3, [r3, #0]
   853e8:	2b00      	cmp	r3, #0
   853ea:	d005      	beq.n	853f8 <pmc_sleep+0x398>
			callback_clocks_restored();
   853ec:	4b14      	ldr	r3, [pc, #80]	; (85440 <pmc_sleep+0x3e0>)
   853ee:	681b      	ldr	r3, [r3, #0]
   853f0:	4798      	blx	r3
			callback_clocks_restored = NULL;
   853f2:	4b13      	ldr	r3, [pc, #76]	; (85440 <pmc_sleep+0x3e0>)
   853f4:	2200      	movs	r2, #0
   853f6:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
   853f8:	4b12      	ldr	r3, [pc, #72]	; (85444 <pmc_sleep+0x3e4>)
   853fa:	2201      	movs	r2, #1
   853fc:	701a      	strb	r2, [r3, #0]
   853fe:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   85402:	b662      	cpsie	i

		break;
   85404:	bf00      	nop
   85406:	e00d      	b.n	85424 <pmc_sleep+0x3c4>
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
   85408:	4a0f      	ldr	r2, [pc, #60]	; (85448 <pmc_sleep+0x3e8>)
   8540a:	4b0f      	ldr	r3, [pc, #60]	; (85448 <pmc_sleep+0x3e8>)
   8540c:	691b      	ldr	r3, [r3, #16]
   8540e:	f043 0304 	orr.w	r3, r3, #4
   85412:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
		cpu_irq_enable();
		__WFI() ;
#else
		cpu_irq_enable();
   85414:	4b0b      	ldr	r3, [pc, #44]	; (85444 <pmc_sleep+0x3e4>)
   85416:	2201      	movs	r2, #1
   85418:	701a      	strb	r2, [r3, #0]
   8541a:	f3bf 8f5f 	dmb	sy
   8541e:	b662      	cpsie	i
  __ASM volatile ("wfe");
   85420:	bf20      	wfe
		__WFE() ;
#endif
		break;
   85422:	bf00      	nop
#endif
	}
}
   85424:	bf00      	nop
   85426:	3770      	adds	r7, #112	; 0x70
   85428:	46bd      	mov	sp, r7
   8542a:	bdb0      	pop	{r4, r5, r7, pc}
   8542c:	400e0400 	.word	0x400e0400
   85430:	07ff0000 	.word	0x07ff0000
   85434:	400e0800 	.word	0x400e0800
   85438:	400e0a00 	.word	0x400e0a00
   8543c:	20000d4b 	.word	0x20000d4b
   85440:	20000d4c 	.word	0x20000d4c
   85444:	2000031a 	.word	0x2000031a
   85448:	e000ed00 	.word	0xe000ed00

0008544c <pmc_is_wakeup_clocks_restored>:

bool pmc_is_wakeup_clocks_restored(void)
{
   8544c:	b480      	push	{r7}
   8544e:	af00      	add	r7, sp, #0
	return !b_is_sleep_clock_used;
   85450:	4b08      	ldr	r3, [pc, #32]	; (85474 <pmc_is_wakeup_clocks_restored+0x28>)
   85452:	781b      	ldrb	r3, [r3, #0]
   85454:	b2db      	uxtb	r3, r3
   85456:	2b00      	cmp	r3, #0
   85458:	bf14      	ite	ne
   8545a:	2301      	movne	r3, #1
   8545c:	2300      	moveq	r3, #0
   8545e:	b2db      	uxtb	r3, r3
   85460:	f083 0301 	eor.w	r3, r3, #1
   85464:	b2db      	uxtb	r3, r3
   85466:	f003 0301 	and.w	r3, r3, #1
   8546a:	b2db      	uxtb	r3, r3
}
   8546c:	4618      	mov	r0, r3
   8546e:	46bd      	mov	sp, r7
   85470:	bc80      	pop	{r7}
   85472:	4770      	bx	lr
   85474:	20000d4b 	.word	0x20000d4b

00085478 <sysclk_enable_peripheral_clock>:
{
   85478:	b580      	push	{r7, lr}
   8547a:	b082      	sub	sp, #8
   8547c:	af00      	add	r7, sp, #0
   8547e:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
   85480:	6878      	ldr	r0, [r7, #4]
   85482:	4b03      	ldr	r3, [pc, #12]	; (85490 <sysclk_enable_peripheral_clock+0x18>)
   85484:	4798      	blx	r3
}
   85486:	bf00      	nop
   85488:	3708      	adds	r7, #8
   8548a:	46bd      	mov	sp, r7
   8548c:	bd80      	pop	{r7, pc}
   8548e:	bf00      	nop
   85490:	00083b85 	.word	0x00083b85

00085494 <ioport_init>:
{
   85494:	b580      	push	{r7, lr}
   85496:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_PIOA);
   85498:	200a      	movs	r0, #10
   8549a:	4b03      	ldr	r3, [pc, #12]	; (854a8 <ioport_init+0x14>)
   8549c:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOB);
   8549e:	200b      	movs	r0, #11
   854a0:	4b01      	ldr	r3, [pc, #4]	; (854a8 <ioport_init+0x14>)
   854a2:	4798      	blx	r3
}
   854a4:	bf00      	nop
   854a6:	bd80      	pop	{r7, pc}
   854a8:	00085479 	.word	0x00085479

000854ac <iopins_normal>:
	
	/* */
}

void iopins_normal(void)
{
   854ac:	b580      	push	{r7, lr}
   854ae:	af00      	add	r7, sp, #0
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   854b0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   854b4:	201d      	movs	r0, #29
   854b6:	4b0a      	ldr	r3, [pc, #40]	; (854e0 <iopins_normal+0x34>)
   854b8:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   854ba:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   854be:	201f      	movs	r0, #31
   854c0:	4b07      	ldr	r3, [pc, #28]	; (854e0 <iopins_normal+0x34>)
   854c2:	4798      	blx	r3
	//gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
	
	/* Configure MOSFET for turning on-off system */
	gpio_configure_pin(PIN_PWRON_GPIO, PIN_PWRON_FLAGS);
   854c4:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   854c8:	2018      	movs	r0, #24
   854ca:	4b05      	ldr	r3, [pc, #20]	; (854e0 <iopins_normal+0x34>)
   854cc:	4798      	blx	r3
	//board_sram_pwron();

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   854ce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   854d2:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
   854d6:	4803      	ldr	r0, [pc, #12]	; (854e4 <iopins_normal+0x38>)
   854d8:	4b03      	ldr	r3, [pc, #12]	; (854e8 <iopins_normal+0x3c>)
   854da:	4798      	blx	r3
#if defined(CONF_BOARD_USB_PORT)
#  if defined(CONF_BOARD_USB_VBUS_DETECT)
	gpio_configure_pin(USB_VBUS_PIN, USB_VBUS_FLAGS);
#  endif
#endif	
}
   854dc:	bf00      	nop
   854de:	bd80      	pop	{r7, pc}
   854e0:	00084065 	.word	0x00084065
   854e4:	400e0c00 	.word	0x400e0c00
   854e8:	0008419d 	.word	0x0008419d

000854ec <board_init>:

void board_init(void)
{
   854ec:	b580      	push	{r7, lr}
   854ee:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   854f0:	4b04      	ldr	r3, [pc, #16]	; (85504 <board_init+0x18>)
   854f2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   854f6:	605a      	str	r2, [r3, #4]

	/* GPIO has been deprecated, the old code just keeps it for compatibility.
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
   854f8:	4b03      	ldr	r3, [pc, #12]	; (85508 <board_init+0x1c>)
   854fa:	4798      	blx	r3

	iopins_normal();
   854fc:	4b03      	ldr	r3, [pc, #12]	; (8550c <board_init+0x20>)
   854fe:	4798      	blx	r3

}
   85500:	bf00      	nop
   85502:	bd80      	pop	{r7, pc}
   85504:	400e1250 	.word	0x400e1250
   85508:	00085495 	.word	0x00085495
   8550c:	000854ad 	.word	0x000854ad

00085510 <cpu_irq_enter_critical>:
 */
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
   85510:	b480      	push	{r7}
   85512:	b083      	sub	sp, #12
   85514:	af00      	add	r7, sp, #0
	if (cpu_irq_critical_section_counter == 0) {
   85516:	4b10      	ldr	r3, [pc, #64]	; (85558 <cpu_irq_enter_critical+0x48>)
   85518:	681b      	ldr	r3, [r3, #0]
   8551a:	2b00      	cmp	r3, #0
   8551c:	d112      	bne.n	85544 <cpu_irq_enter_critical+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   8551e:	f3ef 8310 	mrs	r3, PRIMASK
   85522:	607b      	str	r3, [r7, #4]
  return(result);
   85524:	687b      	ldr	r3, [r7, #4]
		if (cpu_irq_is_enabled()) {
   85526:	2b00      	cmp	r3, #0
   85528:	d109      	bne.n	8553e <cpu_irq_enter_critical+0x2e>
  __ASM volatile ("cpsid i");
   8552a:	b672      	cpsid	i
  __ASM volatile ("dmb");
   8552c:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
   85530:	4b0a      	ldr	r3, [pc, #40]	; (8555c <cpu_irq_enter_critical+0x4c>)
   85532:	2200      	movs	r2, #0
   85534:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
   85536:	4b0a      	ldr	r3, [pc, #40]	; (85560 <cpu_irq_enter_critical+0x50>)
   85538:	2201      	movs	r2, #1
   8553a:	701a      	strb	r2, [r3, #0]
   8553c:	e002      	b.n	85544 <cpu_irq_enter_critical+0x34>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
   8553e:	4b08      	ldr	r3, [pc, #32]	; (85560 <cpu_irq_enter_critical+0x50>)
   85540:	2200      	movs	r2, #0
   85542:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
   85544:	4b04      	ldr	r3, [pc, #16]	; (85558 <cpu_irq_enter_critical+0x48>)
   85546:	681b      	ldr	r3, [r3, #0]
   85548:	3301      	adds	r3, #1
   8554a:	4a03      	ldr	r2, [pc, #12]	; (85558 <cpu_irq_enter_critical+0x48>)
   8554c:	6013      	str	r3, [r2, #0]
}
   8554e:	bf00      	nop
   85550:	370c      	adds	r7, #12
   85552:	46bd      	mov	sp, r7
   85554:	bc80      	pop	{r7}
   85556:	4770      	bx	lr
   85558:	20000d50 	.word	0x20000d50
   8555c:	2000031a 	.word	0x2000031a
   85560:	20000d54 	.word	0x20000d54

00085564 <cpu_irq_leave_critical>:

void cpu_irq_leave_critical(void)
{
   85564:	b480      	push	{r7}
   85566:	af00      	add	r7, sp, #0
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
   85568:	4b0b      	ldr	r3, [pc, #44]	; (85598 <cpu_irq_leave_critical+0x34>)
   8556a:	681b      	ldr	r3, [r3, #0]
   8556c:	3b01      	subs	r3, #1
   8556e:	4a0a      	ldr	r2, [pc, #40]	; (85598 <cpu_irq_leave_critical+0x34>)
   85570:	6013      	str	r3, [r2, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
   85572:	4b09      	ldr	r3, [pc, #36]	; (85598 <cpu_irq_leave_critical+0x34>)
   85574:	681b      	ldr	r3, [r3, #0]
   85576:	2b00      	cmp	r3, #0
   85578:	d10a      	bne.n	85590 <cpu_irq_leave_critical+0x2c>
   8557a:	4b08      	ldr	r3, [pc, #32]	; (8559c <cpu_irq_leave_critical+0x38>)
   8557c:	781b      	ldrb	r3, [r3, #0]
   8557e:	b2db      	uxtb	r3, r3
   85580:	2b00      	cmp	r3, #0
   85582:	d005      	beq.n	85590 <cpu_irq_leave_critical+0x2c>
		cpu_irq_enable();
   85584:	4b06      	ldr	r3, [pc, #24]	; (855a0 <cpu_irq_leave_critical+0x3c>)
   85586:	2201      	movs	r2, #1
   85588:	701a      	strb	r2, [r3, #0]
   8558a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i");
   8558e:	b662      	cpsie	i
	}
}
   85590:	bf00      	nop
   85592:	46bd      	mov	sp, r7
   85594:	bc80      	pop	{r7}
   85596:	4770      	bx	lr
   85598:	20000d50 	.word	0x20000d50
   8559c:	20000d54 	.word	0x20000d54
   855a0:	2000031a 	.word	0x2000031a

000855a4 <SystemCoreClockUpdate>:

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate(void)
{
   855a4:	b480      	push	{r7}
   855a6:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   855a8:	4b57      	ldr	r3, [pc, #348]	; (85708 <SystemCoreClockUpdate+0x164>)
   855aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   855ac:	f003 0303 	and.w	r3, r3, #3
   855b0:	2b03      	cmp	r3, #3
   855b2:	f200 808a 	bhi.w	856ca <SystemCoreClockUpdate+0x126>
   855b6:	a201      	add	r2, pc, #4	; (adr r2, 855bc <SystemCoreClockUpdate+0x18>)
   855b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   855bc:	000855cd 	.word	0x000855cd
   855c0:	000855ed 	.word	0x000855ed
   855c4:	0008563d 	.word	0x0008563d
   855c8:	0008563d 	.word	0x0008563d
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   855cc:	4b4f      	ldr	r3, [pc, #316]	; (8570c <SystemCoreClockUpdate+0x168>)
   855ce:	695b      	ldr	r3, [r3, #20]
   855d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
   855d4:	2b00      	cmp	r3, #0
   855d6:	d004      	beq.n	855e2 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   855d8:	4b4d      	ldr	r3, [pc, #308]	; (85710 <SystemCoreClockUpdate+0x16c>)
   855da:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   855de:	601a      	str	r2, [r3, #0]
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
		}
		break;
   855e0:	e073      	b.n	856ca <SystemCoreClockUpdate+0x126>
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   855e2:	4b4b      	ldr	r3, [pc, #300]	; (85710 <SystemCoreClockUpdate+0x16c>)
   855e4:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
   855e8:	601a      	str	r2, [r3, #0]
		break;
   855ea:	e06e      	b.n	856ca <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   855ec:	4b46      	ldr	r3, [pc, #280]	; (85708 <SystemCoreClockUpdate+0x164>)
   855ee:	6a1b      	ldr	r3, [r3, #32]
   855f0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   855f4:	2b00      	cmp	r3, #0
   855f6:	d003      	beq.n	85600 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   855f8:	4b45      	ldr	r3, [pc, #276]	; (85710 <SystemCoreClockUpdate+0x16c>)
   855fa:	4a46      	ldr	r2, [pc, #280]	; (85714 <SystemCoreClockUpdate+0x170>)
   855fc:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		break;
   855fe:	e064      	b.n	856ca <SystemCoreClockUpdate+0x126>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   85600:	4b43      	ldr	r3, [pc, #268]	; (85710 <SystemCoreClockUpdate+0x16c>)
   85602:	4a45      	ldr	r2, [pc, #276]	; (85718 <SystemCoreClockUpdate+0x174>)
   85604:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   85606:	4b40      	ldr	r3, [pc, #256]	; (85708 <SystemCoreClockUpdate+0x164>)
   85608:	6a1b      	ldr	r3, [r3, #32]
   8560a:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8560e:	2b10      	cmp	r3, #16
   85610:	d004      	beq.n	8561c <SystemCoreClockUpdate+0x78>
   85612:	2b20      	cmp	r3, #32
   85614:	d008      	beq.n	85628 <SystemCoreClockUpdate+0x84>
   85616:	2b00      	cmp	r3, #0
   85618:	d00e      	beq.n	85638 <SystemCoreClockUpdate+0x94>
				break;
   8561a:	e00e      	b.n	8563a <SystemCoreClockUpdate+0x96>
				SystemCoreClock *= 2U;
   8561c:	4b3c      	ldr	r3, [pc, #240]	; (85710 <SystemCoreClockUpdate+0x16c>)
   8561e:	681b      	ldr	r3, [r3, #0]
   85620:	005b      	lsls	r3, r3, #1
   85622:	4a3b      	ldr	r2, [pc, #236]	; (85710 <SystemCoreClockUpdate+0x16c>)
   85624:	6013      	str	r3, [r2, #0]
				break;
   85626:	e008      	b.n	8563a <SystemCoreClockUpdate+0x96>
				SystemCoreClock *= 3U;
   85628:	4b39      	ldr	r3, [pc, #228]	; (85710 <SystemCoreClockUpdate+0x16c>)
   8562a:	681a      	ldr	r2, [r3, #0]
   8562c:	4613      	mov	r3, r2
   8562e:	005b      	lsls	r3, r3, #1
   85630:	4413      	add	r3, r2
   85632:	4a37      	ldr	r2, [pc, #220]	; (85710 <SystemCoreClockUpdate+0x16c>)
   85634:	6013      	str	r3, [r2, #0]
				break;
   85636:	e000      	b.n	8563a <SystemCoreClockUpdate+0x96>
				break;
   85638:	bf00      	nop
		break;
   8563a:	e046      	b.n	856ca <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   8563c:	4b32      	ldr	r3, [pc, #200]	; (85708 <SystemCoreClockUpdate+0x164>)
   8563e:	6a1b      	ldr	r3, [r3, #32]
   85640:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   85644:	2b00      	cmp	r3, #0
   85646:	d003      	beq.n	85650 <SystemCoreClockUpdate+0xac>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   85648:	4b31      	ldr	r3, [pc, #196]	; (85710 <SystemCoreClockUpdate+0x16c>)
   8564a:	4a32      	ldr	r2, [pc, #200]	; (85714 <SystemCoreClockUpdate+0x170>)
   8564c:	601a      	str	r2, [r3, #0]
   8564e:	e01c      	b.n	8568a <SystemCoreClockUpdate+0xe6>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   85650:	4b2f      	ldr	r3, [pc, #188]	; (85710 <SystemCoreClockUpdate+0x16c>)
   85652:	4a31      	ldr	r2, [pc, #196]	; (85718 <SystemCoreClockUpdate+0x174>)
   85654:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   85656:	4b2c      	ldr	r3, [pc, #176]	; (85708 <SystemCoreClockUpdate+0x164>)
   85658:	6a1b      	ldr	r3, [r3, #32]
   8565a:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8565e:	2b10      	cmp	r3, #16
   85660:	d004      	beq.n	8566c <SystemCoreClockUpdate+0xc8>
   85662:	2b20      	cmp	r3, #32
   85664:	d008      	beq.n	85678 <SystemCoreClockUpdate+0xd4>
   85666:	2b00      	cmp	r3, #0
   85668:	d00e      	beq.n	85688 <SystemCoreClockUpdate+0xe4>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
   8566a:	e00e      	b.n	8568a <SystemCoreClockUpdate+0xe6>
				SystemCoreClock *= 2U;
   8566c:	4b28      	ldr	r3, [pc, #160]	; (85710 <SystemCoreClockUpdate+0x16c>)
   8566e:	681b      	ldr	r3, [r3, #0]
   85670:	005b      	lsls	r3, r3, #1
   85672:	4a27      	ldr	r2, [pc, #156]	; (85710 <SystemCoreClockUpdate+0x16c>)
   85674:	6013      	str	r3, [r2, #0]
				break;
   85676:	e008      	b.n	8568a <SystemCoreClockUpdate+0xe6>
				SystemCoreClock *= 3U;
   85678:	4b25      	ldr	r3, [pc, #148]	; (85710 <SystemCoreClockUpdate+0x16c>)
   8567a:	681a      	ldr	r2, [r3, #0]
   8567c:	4613      	mov	r3, r2
   8567e:	005b      	lsls	r3, r3, #1
   85680:	4413      	add	r3, r2
   85682:	4a23      	ldr	r2, [pc, #140]	; (85710 <SystemCoreClockUpdate+0x16c>)
   85684:	6013      	str	r3, [r2, #0]
				break;
   85686:	e000      	b.n	8568a <SystemCoreClockUpdate+0xe6>
				break;
   85688:	bf00      	nop
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   8568a:	4b1f      	ldr	r3, [pc, #124]	; (85708 <SystemCoreClockUpdate+0x164>)
   8568c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8568e:	f003 0303 	and.w	r3, r3, #3
   85692:	2b02      	cmp	r3, #2
   85694:	d115      	bne.n	856c2 <SystemCoreClockUpdate+0x11e>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   85696:	4b1c      	ldr	r3, [pc, #112]	; (85708 <SystemCoreClockUpdate+0x164>)
   85698:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   8569a:	0c1b      	lsrs	r3, r3, #16
   8569c:	f3c3 030a 	ubfx	r3, r3, #0, #11
				                          CKGR_PLLAR_MULA_Pos) + 1U);
   856a0:	3301      	adds	r3, #1
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   856a2:	4a1b      	ldr	r2, [pc, #108]	; (85710 <SystemCoreClockUpdate+0x16c>)
   856a4:	6812      	ldr	r2, [r2, #0]
   856a6:	fb02 f303 	mul.w	r3, r2, r3
   856aa:	4a19      	ldr	r2, [pc, #100]	; (85710 <SystemCoreClockUpdate+0x16c>)
   856ac:	6013      	str	r3, [r2, #0]
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >>
   856ae:	4b16      	ldr	r3, [pc, #88]	; (85708 <SystemCoreClockUpdate+0x164>)
   856b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   856b2:	b2db      	uxtb	r3, r3
   856b4:	4a16      	ldr	r2, [pc, #88]	; (85710 <SystemCoreClockUpdate+0x16c>)
   856b6:	6812      	ldr	r2, [r2, #0]
   856b8:	fbb2 f3f3 	udiv	r3, r2, r3
   856bc:	4a14      	ldr	r2, [pc, #80]	; (85710 <SystemCoreClockUpdate+0x16c>)
   856be:	6013      	str	r3, [r2, #0]
				                           CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
   856c0:	e002      	b.n	856c8 <SystemCoreClockUpdate+0x124>
			SystemCoreClock = SYS_UTMIPLL / 2U;
   856c2:	4b13      	ldr	r3, [pc, #76]	; (85710 <SystemCoreClockUpdate+0x16c>)
   856c4:	4a15      	ldr	r2, [pc, #84]	; (8571c <SystemCoreClockUpdate+0x178>)
   856c6:	601a      	str	r2, [r3, #0]
		break;
   856c8:	bf00      	nop
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   856ca:	4b0f      	ldr	r3, [pc, #60]	; (85708 <SystemCoreClockUpdate+0x164>)
   856cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   856ce:	f003 0370 	and.w	r3, r3, #112	; 0x70
   856d2:	2b70      	cmp	r3, #112	; 0x70
   856d4:	d108      	bne.n	856e8 <SystemCoreClockUpdate+0x144>
		SystemCoreClock /= 3U;
   856d6:	4b0e      	ldr	r3, [pc, #56]	; (85710 <SystemCoreClockUpdate+0x16c>)
   856d8:	681b      	ldr	r3, [r3, #0]
   856da:	4a11      	ldr	r2, [pc, #68]	; (85720 <SystemCoreClockUpdate+0x17c>)
   856dc:	fba2 2303 	umull	r2, r3, r2, r3
   856e0:	085b      	lsrs	r3, r3, #1
   856e2:	4a0b      	ldr	r2, [pc, #44]	; (85710 <SystemCoreClockUpdate+0x16c>)
   856e4:	6013      	str	r3, [r2, #0]
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
			                           PMC_MCKR_PRES_Pos);
	}
}
   856e6:	e00a      	b.n	856fe <SystemCoreClockUpdate+0x15a>
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   856e8:	4b07      	ldr	r3, [pc, #28]	; (85708 <SystemCoreClockUpdate+0x164>)
   856ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   856ec:	091b      	lsrs	r3, r3, #4
   856ee:	f003 0307 	and.w	r3, r3, #7
   856f2:	4a07      	ldr	r2, [pc, #28]	; (85710 <SystemCoreClockUpdate+0x16c>)
   856f4:	6812      	ldr	r2, [r2, #0]
   856f6:	fa22 f303 	lsr.w	r3, r2, r3
   856fa:	4a05      	ldr	r2, [pc, #20]	; (85710 <SystemCoreClockUpdate+0x16c>)
   856fc:	6013      	str	r3, [r2, #0]
}
   856fe:	bf00      	nop
   85700:	46bd      	mov	sp, r7
   85702:	bc80      	pop	{r7}
   85704:	4770      	bx	lr
   85706:	bf00      	nop
   85708:	400e0400 	.word	0x400e0400
   8570c:	400e1210 	.word	0x400e1210
   85710:	200003a8 	.word	0x200003a8
   85714:	00b71b00 	.word	0x00b71b00
   85718:	003d0900 	.word	0x003d0900
   8571c:	0e4e1c00 	.word	0x0e4e1c00
   85720:	aaaaaaab 	.word	0xaaaaaaab

00085724 <__libc_init_array>:
   85724:	b570      	push	{r4, r5, r6, lr}
   85726:	4e0f      	ldr	r6, [pc, #60]	; (85764 <__libc_init_array+0x40>)
   85728:	4d0f      	ldr	r5, [pc, #60]	; (85768 <__libc_init_array+0x44>)
   8572a:	1b76      	subs	r6, r6, r5
   8572c:	10b6      	asrs	r6, r6, #2
   8572e:	bf18      	it	ne
   85730:	2400      	movne	r4, #0
   85732:	d005      	beq.n	85740 <__libc_init_array+0x1c>
   85734:	3401      	adds	r4, #1
   85736:	f855 3b04 	ldr.w	r3, [r5], #4
   8573a:	4798      	blx	r3
   8573c:	42a6      	cmp	r6, r4
   8573e:	d1f9      	bne.n	85734 <__libc_init_array+0x10>
   85740:	4e0a      	ldr	r6, [pc, #40]	; (8576c <__libc_init_array+0x48>)
   85742:	4d0b      	ldr	r5, [pc, #44]	; (85770 <__libc_init_array+0x4c>)
   85744:	f000 f8c4 	bl	858d0 <_init>
   85748:	1b76      	subs	r6, r6, r5
   8574a:	10b6      	asrs	r6, r6, #2
   8574c:	bf18      	it	ne
   8574e:	2400      	movne	r4, #0
   85750:	d006      	beq.n	85760 <__libc_init_array+0x3c>
   85752:	3401      	adds	r4, #1
   85754:	f855 3b04 	ldr.w	r3, [r5], #4
   85758:	4798      	blx	r3
   8575a:	42a6      	cmp	r6, r4
   8575c:	d1f9      	bne.n	85752 <__libc_init_array+0x2e>
   8575e:	bd70      	pop	{r4, r5, r6, pc}
   85760:	bd70      	pop	{r4, r5, r6, pc}
   85762:	bf00      	nop
   85764:	000858dc 	.word	0x000858dc
   85768:	000858dc 	.word	0x000858dc
   8576c:	000858e4 	.word	0x000858e4
   85770:	000858dc 	.word	0x000858dc

00085774 <register_fini>:
   85774:	4b02      	ldr	r3, [pc, #8]	; (85780 <register_fini+0xc>)
   85776:	b113      	cbz	r3, 8577e <register_fini+0xa>
   85778:	4802      	ldr	r0, [pc, #8]	; (85784 <register_fini+0x10>)
   8577a:	f000 b805 	b.w	85788 <atexit>
   8577e:	4770      	bx	lr
   85780:	00000000 	.word	0x00000000
   85784:	00085795 	.word	0x00085795

00085788 <atexit>:
   85788:	2300      	movs	r3, #0
   8578a:	4601      	mov	r1, r0
   8578c:	461a      	mov	r2, r3
   8578e:	4618      	mov	r0, r3
   85790:	f000 b81e 	b.w	857d0 <__register_exitproc>

00085794 <__libc_fini_array>:
   85794:	b538      	push	{r3, r4, r5, lr}
   85796:	4c0a      	ldr	r4, [pc, #40]	; (857c0 <__libc_fini_array+0x2c>)
   85798:	4d0a      	ldr	r5, [pc, #40]	; (857c4 <__libc_fini_array+0x30>)
   8579a:	1b64      	subs	r4, r4, r5
   8579c:	10a4      	asrs	r4, r4, #2
   8579e:	d00a      	beq.n	857b6 <__libc_fini_array+0x22>
   857a0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   857a4:	3b01      	subs	r3, #1
   857a6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   857aa:	3c01      	subs	r4, #1
   857ac:	f855 3904 	ldr.w	r3, [r5], #-4
   857b0:	4798      	blx	r3
   857b2:	2c00      	cmp	r4, #0
   857b4:	d1f9      	bne.n	857aa <__libc_fini_array+0x16>
   857b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   857ba:	f000 b893 	b.w	858e4 <_fini>
   857be:	bf00      	nop
   857c0:	000858f4 	.word	0x000858f4
   857c4:	000858f0 	.word	0x000858f0

000857c8 <__retarget_lock_acquire_recursive>:
   857c8:	4770      	bx	lr
   857ca:	bf00      	nop

000857cc <__retarget_lock_release_recursive>:
   857cc:	4770      	bx	lr
   857ce:	bf00      	nop

000857d0 <__register_exitproc>:
   857d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   857d4:	4d2c      	ldr	r5, [pc, #176]	; (85888 <__register_exitproc+0xb8>)
   857d6:	4606      	mov	r6, r0
   857d8:	6828      	ldr	r0, [r5, #0]
   857da:	4698      	mov	r8, r3
   857dc:	460f      	mov	r7, r1
   857de:	4691      	mov	r9, r2
   857e0:	f7ff fff2 	bl	857c8 <__retarget_lock_acquire_recursive>
   857e4:	4b29      	ldr	r3, [pc, #164]	; (8588c <__register_exitproc+0xbc>)
   857e6:	681c      	ldr	r4, [r3, #0]
   857e8:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   857ec:	2b00      	cmp	r3, #0
   857ee:	d03e      	beq.n	8586e <__register_exitproc+0x9e>
   857f0:	685a      	ldr	r2, [r3, #4]
   857f2:	2a1f      	cmp	r2, #31
   857f4:	dc1c      	bgt.n	85830 <__register_exitproc+0x60>
   857f6:	f102 0e01 	add.w	lr, r2, #1
   857fa:	b176      	cbz	r6, 8581a <__register_exitproc+0x4a>
   857fc:	2101      	movs	r1, #1
   857fe:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   85802:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   85806:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   8580a:	4091      	lsls	r1, r2
   8580c:	4308      	orrs	r0, r1
   8580e:	2e02      	cmp	r6, #2
   85810:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   85814:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   85818:	d023      	beq.n	85862 <__register_exitproc+0x92>
   8581a:	3202      	adds	r2, #2
   8581c:	f8c3 e004 	str.w	lr, [r3, #4]
   85820:	6828      	ldr	r0, [r5, #0]
   85822:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   85826:	f7ff ffd1 	bl	857cc <__retarget_lock_release_recursive>
   8582a:	2000      	movs	r0, #0
   8582c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   85830:	4b17      	ldr	r3, [pc, #92]	; (85890 <__register_exitproc+0xc0>)
   85832:	b30b      	cbz	r3, 85878 <__register_exitproc+0xa8>
   85834:	f44f 70c8 	mov.w	r0, #400	; 0x190
   85838:	f3af 8000 	nop.w
   8583c:	4603      	mov	r3, r0
   8583e:	b1d8      	cbz	r0, 85878 <__register_exitproc+0xa8>
   85840:	2000      	movs	r0, #0
   85842:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   85846:	f04f 0e01 	mov.w	lr, #1
   8584a:	6058      	str	r0, [r3, #4]
   8584c:	6019      	str	r1, [r3, #0]
   8584e:	4602      	mov	r2, r0
   85850:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   85854:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   85858:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   8585c:	2e00      	cmp	r6, #0
   8585e:	d0dc      	beq.n	8581a <__register_exitproc+0x4a>
   85860:	e7cc      	b.n	857fc <__register_exitproc+0x2c>
   85862:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   85866:	4301      	orrs	r1, r0
   85868:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   8586c:	e7d5      	b.n	8581a <__register_exitproc+0x4a>
   8586e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   85872:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   85876:	e7bb      	b.n	857f0 <__register_exitproc+0x20>
   85878:	6828      	ldr	r0, [r5, #0]
   8587a:	f7ff ffa7 	bl	857cc <__retarget_lock_release_recursive>
   8587e:	f04f 30ff 	mov.w	r0, #4294967295
   85882:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   85886:	bf00      	nop
   85888:	200007d8 	.word	0x200007d8
   8588c:	000858cc 	.word	0x000858cc
   85890:	00000000 	.word	0x00000000
   85894:	00000000 	.word	0x00000000
   85898:	00000000 	.word	0x00000000
   8589c:	aaaaaa00 	.word	0xaaaaaa00
   858a0:	aaaaaaaa 	.word	0xaaaaaaaa
   858a4:	eeeeeeaa 	.word	0xeeeeeeaa
   858a8:	eeeeeeee 	.word	0xeeeeeeee
   858ac:	fffffeee 	.word	0xfffffeee
   858b0:	ffffffff 	.word	0xffffffff
   858b4:	ffffffff 	.word	0xffffffff
   858b8:	dfbf7fff 	.word	0xdfbf7fff
   858bc:	fdfbf7ef 	.word	0xfdfbf7ef
   858c0:	dfbf7efc 	.word	0xdfbf7efc
   858c4:	fdfbf7ef 	.word	0xfdfbf7ef
   858c8:	0000007e 	.word	0x0000007e

000858cc <_global_impure_ptr>:
   858cc:	200003b0                                ... 

000858d0 <_init>:
   858d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   858d2:	bf00      	nop
   858d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   858d6:	bc08      	pop	{r3}
   858d8:	469e      	mov	lr, r3
   858da:	4770      	bx	lr

000858dc <__init_array_start>:
   858dc:	00085775 	.word	0x00085775

000858e0 <__frame_dummy_init_array_entry>:
   858e0:	000800e1                                ....

000858e4 <_fini>:
   858e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   858e6:	bf00      	nop
   858e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   858ea:	bc08      	pop	{r3}
   858ec:	469e      	mov	lr, r3
   858ee:	4770      	bx	lr

000858f0 <__fini_array_start>:
   858f0:	000800bd 	.word	0x000800bd

Disassembly of section .relocate:

20000000 <efc_perform_read_sequence>:
__no_inline
RAMFUNC
uint32_t efc_perform_read_sequence(Efc *p_efc,
		uint32_t ul_cmd_st, uint32_t ul_cmd_sp,
		uint32_t *p_ul_buf, uint32_t ul_size)
{
20000000:	b480      	push	{r7}
20000002:	b089      	sub	sp, #36	; 0x24
20000004:	af00      	add	r7, sp, #0
20000006:	60f8      	str	r0, [r7, #12]
20000008:	60b9      	str	r1, [r7, #8]
2000000a:	607a      	str	r2, [r7, #4]
2000000c:	603b      	str	r3, [r7, #0]
#if (SAM3U4 || SAM3XA || SAM4SD16 || SAM4SD32 || SAM4C32)
	uint32_t *p_ul_data =
			(uint32_t *) ((p_efc == EFC0) ?
			READ_BUFF_ADDR0 : READ_BUFF_ADDR1);
#elif (SAM3S || SAM4S || SAM3N || SAM3U || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	uint32_t *p_ul_data = (uint32_t *) READ_BUFF_ADDR;
2000000e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
20000012:	61bb      	str	r3, [r7, #24]
#else
	return EFC_RC_NOT_SUPPORT;
#endif

	if (p_ul_buf == NULL) {
20000014:	683b      	ldr	r3, [r7, #0]
20000016:	2b00      	cmp	r3, #0
20000018:	d101      	bne.n	2000001e <efc_perform_read_sequence+0x1e>
		return EFC_RC_INVALID;
2000001a:	2302      	movs	r3, #2
2000001c:	e03c      	b.n	20000098 <efc_perform_read_sequence+0x98>
	}

	p_efc->EEFC_FMR |= (0x1u << 16);
2000001e:	68fb      	ldr	r3, [r7, #12]
20000020:	681b      	ldr	r3, [r3, #0]
20000022:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
20000026:	68fb      	ldr	r3, [r7, #12]
20000028:	601a      	str	r2, [r3, #0]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	p_efc->EEFC_FCR = EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(0)
			| EEFC_FCR_FCMD(ul_cmd_st);
#else
	p_efc->EEFC_FCR = EEFC_FCR_FKEY(FWP_KEY) | EEFC_FCR_FARG(0)
			| EEFC_FCR_FCMD(ul_cmd_st);
2000002a:	68bb      	ldr	r3, [r7, #8]
2000002c:	b2db      	uxtb	r3, r3
2000002e:	f043 42b4 	orr.w	r2, r3, #1509949440	; 0x5a000000
	p_efc->EEFC_FCR = EEFC_FCR_FKEY(FWP_KEY) | EEFC_FCR_FARG(0)
20000032:	68fb      	ldr	r3, [r7, #12]
20000034:	605a      	str	r2, [r3, #4]
#endif
	/* Wait for the FRDY bit in the Flash Programming Status Register
	 * (EEFC_FSR) falls.
	 */
	do {
		ul_status = p_efc->EEFC_FSR;
20000036:	68fb      	ldr	r3, [r7, #12]
20000038:	689b      	ldr	r3, [r3, #8]
2000003a:	617b      	str	r3, [r7, #20]
	} while ((ul_status & EEFC_FSR_FRDY) == EEFC_FSR_FRDY);
2000003c:	697b      	ldr	r3, [r7, #20]
2000003e:	f003 0301 	and.w	r3, r3, #1
20000042:	2b01      	cmp	r3, #1
20000044:	d0f7      	beq.n	20000036 <efc_perform_read_sequence+0x36>

	/* The data is located in the first address of the Flash
	 * memory mapping.
	 */
	for (ul_cnt = 0; ul_cnt < ul_size; ul_cnt++) {
20000046:	2300      	movs	r3, #0
20000048:	61fb      	str	r3, [r7, #28]
2000004a:	e00c      	b.n	20000066 <efc_perform_read_sequence+0x66>
		p_ul_buf[ul_cnt] = p_ul_data[ul_cnt];
2000004c:	69fb      	ldr	r3, [r7, #28]
2000004e:	009b      	lsls	r3, r3, #2
20000050:	683a      	ldr	r2, [r7, #0]
20000052:	4413      	add	r3, r2
20000054:	69fa      	ldr	r2, [r7, #28]
20000056:	0092      	lsls	r2, r2, #2
20000058:	69b9      	ldr	r1, [r7, #24]
2000005a:	440a      	add	r2, r1
2000005c:	6812      	ldr	r2, [r2, #0]
2000005e:	601a      	str	r2, [r3, #0]
	for (ul_cnt = 0; ul_cnt < ul_size; ul_cnt++) {
20000060:	69fb      	ldr	r3, [r7, #28]
20000062:	3301      	adds	r3, #1
20000064:	61fb      	str	r3, [r7, #28]
20000066:	69fa      	ldr	r2, [r7, #28]
20000068:	6abb      	ldr	r3, [r7, #40]	; 0x28
2000006a:	429a      	cmp	r2, r3
2000006c:	d3ee      	bcc.n	2000004c <efc_perform_read_sequence+0x4c>
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
			EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FARG(0) |
			EEFC_FCR_FCMD(ul_cmd_sp);
#else
			EEFC_FCR_FKEY(FWP_KEY) | EEFC_FCR_FARG(0) |
			EEFC_FCR_FCMD(ul_cmd_sp);
2000006e:	687b      	ldr	r3, [r7, #4]
20000070:	b2db      	uxtb	r3, r3
			EEFC_FCR_FKEY(FWP_KEY) | EEFC_FCR_FARG(0) |
20000072:	f043 42b4 	orr.w	r2, r3, #1509949440	; 0x5a000000
	p_efc->EEFC_FCR =
20000076:	68fb      	ldr	r3, [r7, #12]
20000078:	605a      	str	r2, [r3, #4]
#endif
	/* Wait for the FRDY bit in the Flash Programming Status Register (EEFC_FSR)
	 * rises.
	 */
	do {
		ul_status = p_efc->EEFC_FSR;
2000007a:	68fb      	ldr	r3, [r7, #12]
2000007c:	689b      	ldr	r3, [r3, #8]
2000007e:	617b      	str	r3, [r7, #20]
	} while ((ul_status & EEFC_FSR_FRDY) != EEFC_FSR_FRDY);
20000080:	697b      	ldr	r3, [r7, #20]
20000082:	f003 0301 	and.w	r3, r3, #1
20000086:	2b01      	cmp	r3, #1
20000088:	d1f7      	bne.n	2000007a <efc_perform_read_sequence+0x7a>

	p_efc->EEFC_FMR &= ~(0x1u << 16);
2000008a:	68fb      	ldr	r3, [r7, #12]
2000008c:	681b      	ldr	r3, [r3, #0]
2000008e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
20000092:	68fb      	ldr	r3, [r7, #12]
20000094:	601a      	str	r2, [r3, #0]

	return EFC_RC_OK;
20000096:	2300      	movs	r3, #0
}
20000098:	4618      	mov	r0, r3
2000009a:	3724      	adds	r7, #36	; 0x24
2000009c:	46bd      	mov	sp, r7
2000009e:	bc80      	pop	{r7}
200000a0:	4770      	bx	lr

200000a2 <efc_write_fmr>:
 * \param ul_fmr Value of mode register
 */
__no_inline
RAMFUNC
void efc_write_fmr(Efc *p_efc, uint32_t ul_fmr)
{
200000a2:	b480      	push	{r7}
200000a4:	b083      	sub	sp, #12
200000a6:	af00      	add	r7, sp, #0
200000a8:	6078      	str	r0, [r7, #4]
200000aa:	6039      	str	r1, [r7, #0]
	p_efc->EEFC_FMR = ul_fmr;
200000ac:	687b      	ldr	r3, [r7, #4]
200000ae:	683a      	ldr	r2, [r7, #0]
200000b0:	601a      	str	r2, [r3, #0]
}
200000b2:	bf00      	nop
200000b4:	370c      	adds	r7, #12
200000b6:	46bd      	mov	sp, r7
200000b8:	bc80      	pop	{r7}
200000ba:	4770      	bx	lr

200000bc <efc_perform_fcr>:
 * \return The current status.
 */
__no_inline
RAMFUNC
uint32_t efc_perform_fcr(Efc *p_efc, uint32_t ul_fcr)
{
200000bc:	b480      	push	{r7}
200000be:	b085      	sub	sp, #20
200000c0:	af00      	add	r7, sp, #0
200000c2:	6078      	str	r0, [r7, #4]
200000c4:	6039      	str	r1, [r7, #0]
	volatile uint32_t ul_status;

	p_efc->EEFC_FCR = ul_fcr;
200000c6:	687b      	ldr	r3, [r7, #4]
200000c8:	683a      	ldr	r2, [r7, #0]
200000ca:	605a      	str	r2, [r3, #4]
	do {
		ul_status = p_efc->EEFC_FSR;
200000cc:	687b      	ldr	r3, [r7, #4]
200000ce:	689b      	ldr	r3, [r3, #8]
200000d0:	60fb      	str	r3, [r7, #12]
	} while ((ul_status & EEFC_FSR_FRDY) != EEFC_FSR_FRDY);
200000d2:	68fb      	ldr	r3, [r7, #12]
200000d4:	f003 0301 	and.w	r3, r3, #1
200000d8:	2b01      	cmp	r3, #1
200000da:	d1f7      	bne.n	200000cc <efc_perform_fcr+0x10>

	return (ul_status & EEFC_ERROR_FLAGS);
200000dc:	68fb      	ldr	r3, [r7, #12]
200000de:	f003 0306 	and.w	r3, r3, #6
}
200000e2:	4618      	mov	r0, r3
200000e4:	3714      	adds	r7, #20
200000e6:	46bd      	mov	sp, r7
200000e8:	bc80      	pop	{r7}
200000ea:	4770      	bx	lr

200000ec <SystemInit>:
{
200000ec:	b480      	push	{r7}
200000ee:	af00      	add	r7, sp, #0
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200000f0:	4b2a      	ldr	r3, [pc, #168]	; (2000019c <SystemInit+0xb0>)
200000f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
200000f6:	601a      	str	r2, [r3, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
200000f8:	4b29      	ldr	r3, [pc, #164]	; (200001a0 <SystemInit+0xb4>)
200000fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
200000fe:	601a      	str	r2, [r3, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
20000100:	4b28      	ldr	r3, [pc, #160]	; (200001a4 <SystemInit+0xb8>)
20000102:	6a1b      	ldr	r3, [r3, #32]
20000104:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
20000108:	2b00      	cmp	r3, #0
2000010a:	d109      	bne.n	20000120 <SystemInit+0x34>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
2000010c:	4b25      	ldr	r3, [pc, #148]	; (200001a4 <SystemInit+0xb8>)
2000010e:	4a26      	ldr	r2, [pc, #152]	; (200001a8 <SystemInit+0xbc>)
20000110:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
20000112:	bf00      	nop
20000114:	4b23      	ldr	r3, [pc, #140]	; (200001a4 <SystemInit+0xb8>)
20000116:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000118:	f003 0301 	and.w	r3, r3, #1
2000011c:	2b00      	cmp	r3, #0
2000011e:	d0f9      	beq.n	20000114 <SystemInit+0x28>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000120:	4b20      	ldr	r3, [pc, #128]	; (200001a4 <SystemInit+0xb8>)
20000122:	4a22      	ldr	r2, [pc, #136]	; (200001ac <SystemInit+0xc0>)
20000124:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
20000126:	bf00      	nop
20000128:	4b1e      	ldr	r3, [pc, #120]	; (200001a4 <SystemInit+0xb8>)
2000012a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2000012c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
20000130:	2b00      	cmp	r3, #0
20000132:	d0f9      	beq.n	20000128 <SystemInit+0x3c>
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000134:	4a1b      	ldr	r2, [pc, #108]	; (200001a4 <SystemInit+0xb8>)
20000136:	4b1b      	ldr	r3, [pc, #108]	; (200001a4 <SystemInit+0xb8>)
20000138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000013a:	f023 0303 	bic.w	r3, r3, #3
2000013e:	f043 0301 	orr.w	r3, r3, #1
20000142:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000144:	bf00      	nop
20000146:	4b17      	ldr	r3, [pc, #92]	; (200001a4 <SystemInit+0xb8>)
20000148:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2000014a:	f003 0308 	and.w	r3, r3, #8
2000014e:	2b00      	cmp	r3, #0
20000150:	d0f9      	beq.n	20000146 <SystemInit+0x5a>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20000152:	4b14      	ldr	r3, [pc, #80]	; (200001a4 <SystemInit+0xb8>)
20000154:	4a16      	ldr	r2, [pc, #88]	; (200001b0 <SystemInit+0xc4>)
20000156:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20000158:	bf00      	nop
2000015a:	4b12      	ldr	r3, [pc, #72]	; (200001a4 <SystemInit+0xb8>)
2000015c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2000015e:	f003 0302 	and.w	r3, r3, #2
20000162:	2b00      	cmp	r3, #0
20000164:	d0f9      	beq.n	2000015a <SystemInit+0x6e>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
20000166:	4b0f      	ldr	r3, [pc, #60]	; (200001a4 <SystemInit+0xb8>)
20000168:	2211      	movs	r2, #17
2000016a:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
2000016c:	bf00      	nop
2000016e:	4b0d      	ldr	r3, [pc, #52]	; (200001a4 <SystemInit+0xb8>)
20000170:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000172:	f003 0308 	and.w	r3, r3, #8
20000176:	2b00      	cmp	r3, #0
20000178:	d0f9      	beq.n	2000016e <SystemInit+0x82>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2000017a:	4b0a      	ldr	r3, [pc, #40]	; (200001a4 <SystemInit+0xb8>)
2000017c:	2212      	movs	r2, #18
2000017e:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000180:	bf00      	nop
20000182:	4b08      	ldr	r3, [pc, #32]	; (200001a4 <SystemInit+0xb8>)
20000184:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000186:	f003 0308 	and.w	r3, r3, #8
2000018a:	2b00      	cmp	r3, #0
2000018c:	d0f9      	beq.n	20000182 <SystemInit+0x96>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2000018e:	4b09      	ldr	r3, [pc, #36]	; (200001b4 <SystemInit+0xc8>)
20000190:	4a09      	ldr	r2, [pc, #36]	; (200001b8 <SystemInit+0xcc>)
20000192:	601a      	str	r2, [r3, #0]
}
20000194:	bf00      	nop
20000196:	46bd      	mov	sp, r7
20000198:	bc80      	pop	{r7}
2000019a:	4770      	bx	lr
2000019c:	400e0800 	.word	0x400e0800
200001a0:	400e0a00 	.word	0x400e0a00
200001a4:	400e0400 	.word	0x400e0400
200001a8:	00370809 	.word	0x00370809
200001ac:	01370809 	.word	0x01370809
200001b0:	200f3f01 	.word	0x200f3f01
200001b4:	200003a8 	.word	0x200003a8
200001b8:	05b8d800 	.word	0x05b8d800

200001bc <system_init_flash>:
 * Initialize flash.
 */
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
200001bc:	b480      	push	{r7}
200001be:	b083      	sub	sp, #12
200001c0:	af00      	add	r7, sp, #0
200001c2:	6078      	str	r0, [r7, #4]
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200001c4:	687b      	ldr	r3, [r7, #4]
200001c6:	4a1f      	ldr	r2, [pc, #124]	; (20000244 <system_init_flash+0x88>)
200001c8:	4293      	cmp	r3, r2
200001ca:	d806      	bhi.n	200001da <system_init_flash+0x1e>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200001cc:	4b1e      	ldr	r3, [pc, #120]	; (20000248 <system_init_flash+0x8c>)
200001ce:	2200      	movs	r2, #0
200001d0:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200001d2:	4b1e      	ldr	r3, [pc, #120]	; (2000024c <system_init_flash+0x90>)
200001d4:	2200      	movs	r2, #0
200001d6:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
	}
}
200001d8:	e02e      	b.n	20000238 <system_init_flash+0x7c>
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200001da:	687b      	ldr	r3, [r7, #4]
200001dc:	4a1c      	ldr	r2, [pc, #112]	; (20000250 <system_init_flash+0x94>)
200001de:	4293      	cmp	r3, r2
200001e0:	d808      	bhi.n	200001f4 <system_init_flash+0x38>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200001e2:	4b19      	ldr	r3, [pc, #100]	; (20000248 <system_init_flash+0x8c>)
200001e4:	f44f 7280 	mov.w	r2, #256	; 0x100
200001e8:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200001ea:	4b18      	ldr	r3, [pc, #96]	; (2000024c <system_init_flash+0x90>)
200001ec:	f44f 7280 	mov.w	r2, #256	; 0x100
200001f0:	601a      	str	r2, [r3, #0]
}
200001f2:	e021      	b.n	20000238 <system_init_flash+0x7c>
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200001f4:	687b      	ldr	r3, [r7, #4]
200001f6:	4a17      	ldr	r2, [pc, #92]	; (20000254 <system_init_flash+0x98>)
200001f8:	4293      	cmp	r3, r2
200001fa:	d808      	bhi.n	2000020e <system_init_flash+0x52>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200001fc:	4b12      	ldr	r3, [pc, #72]	; (20000248 <system_init_flash+0x8c>)
200001fe:	f44f 7200 	mov.w	r2, #512	; 0x200
20000202:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
20000204:	4b11      	ldr	r3, [pc, #68]	; (2000024c <system_init_flash+0x90>)
20000206:	f44f 7200 	mov.w	r2, #512	; 0x200
2000020a:	601a      	str	r2, [r3, #0]
}
2000020c:	e014      	b.n	20000238 <system_init_flash+0x7c>
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
2000020e:	687b      	ldr	r3, [r7, #4]
20000210:	4a11      	ldr	r2, [pc, #68]	; (20000258 <system_init_flash+0x9c>)
20000212:	4293      	cmp	r3, r2
20000214:	d808      	bhi.n	20000228 <system_init_flash+0x6c>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
20000216:	4b0c      	ldr	r3, [pc, #48]	; (20000248 <system_init_flash+0x8c>)
20000218:	f44f 7240 	mov.w	r2, #768	; 0x300
2000021c:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
2000021e:	4b0b      	ldr	r3, [pc, #44]	; (2000024c <system_init_flash+0x90>)
20000220:	f44f 7240 	mov.w	r2, #768	; 0x300
20000224:	601a      	str	r2, [r3, #0]
}
20000226:	e007      	b.n	20000238 <system_init_flash+0x7c>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20000228:	4b07      	ldr	r3, [pc, #28]	; (20000248 <system_init_flash+0x8c>)
2000022a:	f44f 6280 	mov.w	r2, #1024	; 0x400
2000022e:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20000230:	4b06      	ldr	r3, [pc, #24]	; (2000024c <system_init_flash+0x90>)
20000232:	f44f 6280 	mov.w	r2, #1024	; 0x400
20000236:	601a      	str	r2, [r3, #0]
}
20000238:	bf00      	nop
2000023a:	370c      	adds	r7, #12
2000023c:	46bd      	mov	sp, r7
2000023e:	bc80      	pop	{r7}
20000240:	4770      	bx	lr
20000242:	bf00      	nop
20000244:	016e35ff 	.word	0x016e35ff
20000248:	400e0800 	.word	0x400e0800
2000024c:	400e0a00 	.word	0x400e0a00
20000250:	026259ff 	.word	0x026259ff
20000254:	044aa1ff 	.word	0x044aa1ff
20000258:	0501bcff 	.word	0x0501bcff

2000025c <usb_serial_number>:
2000025c:	30303030 30303030 30303030 44414544     000000000000DEAD
2000026c:	46454542 00000000 00000000 00000000     BEEF............
2000027c:	00000000                                ....

20000280 <pwr_list>:
20000280:	000808e5 00080905 00080925              ........%...

2000028c <main_b_vendor_enable>:
2000028c:	00000001                                ....

20000290 <xram>:
20000290:	60000000                                ...`

20000294 <udi_api_vendor>:
20000294:	00083ccd 00083d0d 00083d29 00083d7d     .<...=..)=..}=..
200002a4:	00000000                                ....

200002a8 <udc_string_desc_languageid>:
200002a8:	04090304                                ....

200002ac <udc_string_manufacturer_name>:
200002ac:	4177654e 65542045 6f6e6863 79676f6c     NewAE Technology
200002bc:	636e4920 0000002e                        Inc....

200002c4 <udc_string_product_name>:
200002c4:	6c6c6142 69747369 65472063 5743206c     Ballistic Gel CW
200002d4:	00313235                                521.

200002d8 <udc_string_desc>:
200002d8:	00000300 00000000 00000000 00000000     ................
200002e8:	00000000 00000000 00000000 00000000     ................
200002f8:	00000000 00000000 00000000 00000000     ................
20000308:	00000000 00000000 00000000 00000000     ................
20000318:	00010000                                         ..

2000031a <g_interrupt_enabled>:
2000031a:	01120001                                         ..

2000031c <udc_device_desc>:
2000031c:	02000112 40000000 c5212b3e 02010100     .......@>+!.....
2000032c:	00000103                                ....

20000330 <udc_device_qual>:
20000330:	0200060a 40000000 00000001              .......@....

2000033c <udc_desc_fs>:
2000033c:	00200209 80000101 000409fa ffff0200     .. .............
2000034c:	050700ff 00400281 02050700 00004002     ......@......@..

2000035c <udc_desc_hs>:
2000035c:	00200209 80000101 000409fa ffff0200     .. .............
2000036c:	050700ff 02000281 02050700 00020002     ................

2000037c <udi_apis>:
2000037c:	20000294                                ... 

20000380 <udc_config_lsfs>:
20000380:	2000033c 2000037c                       <.. |.. 

20000388 <udc_config_hs>:
20000388:	2000035c 2000037c                       \.. |.. 

20000390 <udc_config>:
20000390:	2000031c 20000380 2000031c 20000330     ... ... ... 0.. 
200003a0:	20000388 00000000                       ... ....

200003a8 <SystemCoreClock>:
200003a8:	003d0900 00000000                       ..=.....

200003b0 <impure_data>:
200003b0:	00000000 2000069c 20000704 2000076c     ....... ... l.. 
200003c0:	00000000 00000000 00000000 00000000     ................
200003d0:	00000000 00000000 00000000 00000000     ................
200003e0:	00000000 00000000 00000000 00000000     ................
200003f0:	00000000 00000000 00000000 00000000     ................
20000400:	00000000 00000000 00000000 00000000     ................
20000410:	00000000 00000000 00000000 00000000     ................
20000420:	00000000 00000000 00000000 00000000     ................
20000430:	00000000 00000000 00000000 00000000     ................
20000440:	00000000 00000000 00000000 00000000     ................
20000450:	00000000 00000000 00000001 00000000     ................
20000460:	abcd330e e66d1234 0005deec 0000000b     .3..4.m.........
20000470:	00000000 00000000 00000000 00000000     ................
20000480:	00000000 00000000 00000000 00000000     ................
20000490:	00000000 00000000 00000000 00000000     ................
200004a0:	00000000 00000000 00000000 00000000     ................
200004b0:	00000000 00000000 00000000 00000000     ................
200004c0:	00000000 00000000 00000000 00000000     ................
200004d0:	00000000 00000000 00000000 00000000     ................
200004e0:	00000000 00000000 00000000 00000000     ................
200004f0:	00000000 00000000 00000000 00000000     ................
20000500:	00000000 00000000 00000000 00000000     ................
20000510:	00000000 00000000 00000000 00000000     ................
20000520:	00000000 00000000 00000000 00000000     ................
20000530:	00000000 00000000 00000000 00000000     ................
20000540:	00000000 00000000 00000000 00000000     ................
20000550:	00000000 00000000 00000000 00000000     ................
20000560:	00000000 00000000 00000000 00000000     ................
20000570:	00000000 00000000 00000000 00000000     ................
20000580:	00000000 00000000 00000000 00000000     ................
20000590:	00000000 00000000 00000000 00000000     ................
200005a0:	00000000 00000000 00000000 00000000     ................
200005b0:	00000000 00000000 00000000 00000000     ................
200005c0:	00000000 00000000 00000000 00000000     ................
200005d0:	00000000 00000000 00000000 00000000     ................
200005e0:	00000000 00000000 00000000 00000000     ................
200005f0:	00000000 00000000 00000000 00000000     ................
20000600:	00000000 00000000 00000000 00000000     ................
20000610:	00000000 00000000 00000000 00000000     ................
20000620:	00000000 00000000 00000000 00000000     ................
20000630:	00000000 00000000 00000000 00000000     ................
20000640:	00000000 00000000 00000000 00000000     ................
20000650:	00000000 00000000 00000000 00000000     ................
20000660:	00000000 00000000 00000000 00000000     ................
20000670:	00000000 00000000 00000000 00000000     ................
20000680:	00000000 00000000 00000000 00000000     ................
20000690:	00000000 00000000 00000000 00000000     ................
200006a0:	00000000 00000000 00000000 00000000     ................
200006b0:	00000000 00000000 00000000 00000000     ................
200006c0:	00000000 00000000 00000000 00000000     ................
200006d0:	00000000 00000000 00000000 00000000     ................
200006e0:	00000000 00000000 00000000 00000000     ................
200006f0:	00000000 00000000 00000000 00000000     ................
20000700:	00000000 00000000 00000000 00000000     ................
20000710:	00000000 00000000 00000000 00000000     ................
20000720:	00000000 00000000 00000000 00000000     ................
20000730:	00000000 00000000 00000000 00000000     ................
20000740:	00000000 00000000 00000000 00000000     ................
20000750:	00000000 00000000 00000000 00000000     ................
20000760:	00000000 00000000 00000000 00000000     ................
20000770:	00000000 00000000 00000000 00000000     ................
20000780:	00000000 00000000 00000000 00000000     ................
20000790:	00000000 00000000 00000000 00000000     ................
200007a0:	00000000 00000000 00000000 00000000     ................
200007b0:	00000000 00000000 00000000 00000000     ................
200007c0:	00000000 00000000 00000000 00000000     ................
200007d0:	00000000 00000000                       ........

200007d8 <__atexit_recursive_mutex>:
200007d8:	20000d78                                x.. 
