# Chapter 9.4: Fault Models

## ğŸ“‹ Chapter Overview

**Fault models** are abstractions of physical defects that enable practical test generation. This chapter covers stuck-at faults, transition faults, path delay faults, and their relationship to real manufacturing defects.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Understand the fault modeling hierarchy
- Apply stuck-at fault analysis
- Distinguish between different fault types
- Relate physical defects to fault models

---

## 9.4.1 Fault Modeling Hierarchy

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    FROM DEFECTS TO FAULTS                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   PHYSICAL DEFECTS (real world):                                   â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                     â”‚
â”‚   â€¢ Particle contamination                                         â”‚
â”‚   â€¢ Oxide pinholes                                                 â”‚
â”‚   â€¢ Metal shorts/opens                                             â”‚
â”‚   â€¢ Lithography errors                                             â”‚
â”‚   â€¢ Implant variations                                             â”‚
â”‚                                                                      â”‚
â”‚           â–¼ Abstraction                                             â”‚
â”‚                                                                      â”‚
â”‚   CIRCUIT-LEVEL FAULTS:                                            â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                             â”‚
â”‚   â€¢ Transistor stuck-on/stuck-off                                  â”‚
â”‚   â€¢ Bridging faults (two nodes shorted)                           â”‚
â”‚   â€¢ Open faults (broken connection)                               â”‚
â”‚   â€¢ Resistive faults (partial contact)                            â”‚
â”‚                                                                      â”‚
â”‚           â–¼ Abstraction                                             â”‚
â”‚                                                                      â”‚
â”‚   GATE-LEVEL FAULTS (most common):                                 â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                  â”‚
â”‚   â€¢ Stuck-at faults (SA0, SA1)                                    â”‚
â”‚   â€¢ Transition faults (slow-to-rise, slow-to-fall)               â”‚
â”‚   â€¢ Path delay faults                                              â”‚
â”‚                                                                      â”‚
â”‚           â–¼ Abstraction                                             â”‚
â”‚                                                                      â”‚
â”‚   BEHAVIORAL FAULTS:                                                â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                                â”‚
â”‚   â€¢ Functional errors                                              â”‚
â”‚   â€¢ State machine errors                                           â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Why use abstract fault models?                                   â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ â€¢ Physical defects â†’ infinite variety                        â”‚  â”‚
â”‚   â”‚ â€¢ Transistor faults â†’ millions per chip                     â”‚  â”‚
â”‚   â”‚ â€¢ Gate-level faults â†’ manageable number (2N for N lines)   â”‚  â”‚
â”‚   â”‚ â€¢ Practical for ATPG and fault simulation                   â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 9.4.2 Stuck-At Fault Model

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    STUCK-AT FAULTS                                   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Assumption: A signal line is permanently stuck at logic 0 or 1  â”‚
â”‚                                                                      â”‚
â”‚   Notation:                                                         â”‚
â”‚   â€¢ SA0: Stuck-at-0 (line always 0)                               â”‚
â”‚   â€¢ SA1: Stuck-at-1 (line always 1)                               â”‚
â”‚   â€¢ Line/SA0 or Line/SA1                                          â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Example circuit:                                                  â”‚
â”‚                                                                      â”‚
â”‚   A â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚    â”‚                                     â”‚
â”‚   (SA0) â”‚                â”‚AND â”œâ”€â”€â–º C â”€â”€â–ºâ”‚    â”‚                     â”‚
â”‚         â”‚                â”‚    â”‚         â”‚ OR â”œâ”€â”€â–º F                â”‚
â”‚   B â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚    â”‚         â”‚    â”‚                     â”‚
â”‚                                    D â”€â”€â–ºâ”‚    â”‚                     â”‚
â”‚                                                                      â”‚
â”‚   Possible faults: A/SA0, A/SA1, B/SA0, B/SA1, C/SA0, C/SA1,      â”‚
â”‚                   D/SA0, D/SA1, F/SA0, F/SA1                       â”‚
â”‚                                                                      â”‚
â”‚   Total: 2 Ã— (number of signal lines)                              â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Fault detection (example: detect A/SA0):                         â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                           â”‚
â”‚                                                                      â”‚
â”‚   Step 1: ACTIVATE - Set A to opposite of stuck value             â”‚
â”‚           A = 1 (fault makes it 0)                                 â”‚
â”‚                                                                      â”‚
â”‚   Step 2: PROPAGATE - Create path to output                        â”‚
â”‚           B = 1 (so AND gate propagates A's value)                â”‚
â”‚           D = 0 (so OR gate propagates C's value)                 â”‚
â”‚                                                                      â”‚
â”‚   Good circuit: F = (1 AND 1) OR 0 = 1                             â”‚
â”‚   Faulty circuit: F = (0 AND 1) OR 0 = 0                           â”‚
â”‚                                                                      â”‚
â”‚   Test vector: (A=1, B=1, D=0) detects A/SA0                      â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Fault collapsing (reduces fault list):                           â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                            â”‚
â”‚                                                                      â”‚
â”‚   A â”€â”€â–ºâ”‚    â”‚                                                       â”‚
â”‚        â”‚AND â”œâ”€â”€â–º C                                                  â”‚
â”‚   B â”€â”€â–ºâ”‚    â”‚                                                       â”‚
â”‚                                                                      â”‚
â”‚   Equivalent faults: A/SA0 â‰¡ B/SA0 â‰¡ C/SA0                        â”‚
â”‚   (Any one detected â†’ all detected)                                â”‚
â”‚                                                                      â”‚
â”‚   Collapse ratio: typically 2:1 to 4:1                             â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 9.4.3 Transition Fault Model

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    TRANSITION FAULTS                                 â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Models delay defects: circuit works correctly but too slowly     â”‚
â”‚                                                                      â”‚
â”‚   Types:                                                            â”‚
â”‚   â€¢ Slow-to-Rise (STR): Node is slow transitioning 0â†’1            â”‚
â”‚   â€¢ Slow-to-Fall (STF): Node is slow transitioning 1â†’0            â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Timing diagram (slow-to-rise fault):                             â”‚
â”‚                                                                      â”‚
â”‚   Input                                                             â”‚
â”‚         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                                â”‚
â”‚         â”‚                                                           â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”˜                                                           â”‚
â”‚                                                                      â”‚
â”‚   Good output                                                       â”‚
â”‚         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                                â”‚
â”‚         â”‚                                                           â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”˜                                                           â”‚
â”‚                                                                      â”‚
â”‚   Faulty output (STR)                                              â”‚
â”‚              â”Œâ”€â”€â”€â”€â”€â”€                                                â”‚
â”‚             â•±                                                       â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â•±                                                         â”‚
â”‚           â†‘                                                         â”‚
â”‚       Slow rise                                                     â”‚
â”‚                                                                      â”‚
â”‚   CLK sample point                                                  â”‚
â”‚         â†“                                                           â”‚
â”‚         â”‚                                                           â”‚
â”‚   Good: samples 1 âœ“                                                â”‚
â”‚   Faulty: samples 0 âœ—                                              â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Detection requirements:                                           â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                              â”‚
â”‚   1. Initialize node to opposite value                             â”‚
â”‚   2. Launch transition (0â†’1 for STR, 1â†’0 for STF)                 â”‚
â”‚   3. Capture at-speed (one clock period later)                    â”‚
â”‚                                                                      â”‚
â”‚   Two-pattern test (V1, V2):                                       â”‚
â”‚   V1 = initialization vector                                       â”‚
â”‚   V2 = launch vector (transition occurs)                           â”‚
â”‚                                                                      â”‚
â”‚   Example:                                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ To detect line X / STR:                                      â”‚  â”‚
â”‚   â”‚                                                              â”‚  â”‚
â”‚   â”‚ V1: Set X = 0, propagation path sensitized                  â”‚  â”‚
â”‚   â”‚ V2: Set X = 1, same path sensitized                         â”‚  â”‚
â”‚   â”‚                                                              â”‚  â”‚
â”‚   â”‚ Apply V1, wait, apply V2 with at-speed clock                â”‚  â”‚
â”‚   â”‚ If X is slow: output incorrect at capture                   â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Transition fault count: Same as stuck-at (2 per line)           â”‚
â”‚   But tests are more complex (two-vector pairs)                    â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 9.4.4 Path Delay Fault Model

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    PATH DELAY FAULTS                                 â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Models cumulative delay along a complete path                    â”‚
â”‚                                                                      â”‚
â”‚   Why path delay (vs transition):                                  â”‚
â”‚   â€¢ Transition: tests single gate delay                           â”‚
â”‚   â€¢ Path delay: tests end-to-end timing                           â”‚
â”‚   â€¢ Small delays can accumulate to cause failure                  â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Path definition:                                                  â”‚
â”‚                                                                      â”‚
â”‚   A â”€â”€â–ºâ”‚G1â”œâ”€â”€â–ºâ”‚G2â”œâ”€â”€â–ºâ”‚G3â”œâ”€â”€â–ºâ”‚G4â”œâ”€â”€â–º Output                         â”‚
â”‚                                                                      â”‚
â”‚        â”‚ Path P1: A â†’ G1 â†’ G2 â†’ G3 â†’ G4 â†’ Out â”‚                    â”‚
â”‚                                                                      â”‚
â”‚   Total path delay = Î£ (gate delays + wire delays)                 â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Robust vs Non-robust tests:                                       â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                       â”‚
â”‚                                                                      â”‚
â”‚   A â”€â”€â–ºâ”‚    â”‚                                                       â”‚
â”‚        â”‚AND â”œâ”€â”€â–ºâ”‚    â”‚                                              â”‚
â”‚   B â”€â”€â–ºâ”‚    â”‚   â”‚AND â”œâ”€â”€â–º Out                                       â”‚
â”‚             C â”€â”€â–ºâ”‚    â”‚                                              â”‚
â”‚                                                                      â”‚
â”‚   Path: A â†’ AND1 â†’ AND2 â†’ Out                                      â”‚
â”‚                                                                      â”‚
â”‚   ROBUST test: Detects fault regardless of other path delays      â”‚
â”‚   â€¢ Side inputs must be at non-controlling value                   â”‚
â”‚   â€¢ B=1 (stable), C=1 (stable)                                    â”‚
â”‚   â€¢ A transitions 0â†’1 or 1â†’0                                      â”‚
â”‚                                                                      â”‚
â”‚   NON-ROBUST test: May not detect if other paths also slow        â”‚
â”‚   â€¢ Less restrictive side input requirements                       â”‚
â”‚   â€¢ Higher coverage but less reliable                              â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Path explosion problem:                                           â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                            â”‚
â”‚                                                                      â”‚
â”‚   Number of paths can be exponential!                              â”‚
â”‚                                                                      â”‚
â”‚        â”Œâ”€â–ºâ—‹â”€â”€â”    â”Œâ”€â–ºâ—‹â”€â”€â”    â”Œâ”€â–ºâ—‹â”€â”€â”                               â”‚
â”‚   IN â”€â”€â”¤     â”œâ”€â”€â”€â”€â”¤     â”œâ”€â”€â”€â”€â”¤     â”œâ”€â”€â–º OUT                        â”‚
â”‚        â””â”€â–ºâ—‹â”€â”€â”˜    â””â”€â–ºâ—‹â”€â”€â”˜    â””â”€â–ºâ—‹â”€â”€â”˜                               â”‚
â”‚                                                                      â”‚
â”‚   n stages, 2 paths each: Total = 2^n paths                        â”‚
â”‚   10 stages = 1024 paths                                           â”‚
â”‚   32 stages = 4 billion paths!                                     â”‚
â”‚                                                                      â”‚
â”‚   Solution: Test only critical/longest paths                       â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 9.4.5 Other Fault Models

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    ADDITIONAL FAULT MODELS                           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   1. BRIDGING FAULTS                                               â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                                â”‚
â”‚   Two signal lines shorted together                                â”‚
â”‚                                                                      â”‚
â”‚   A â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º (intended A)                                â”‚
â”‚           â•³ Bridge                                                  â”‚
â”‚   B â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º (intended B)                                â”‚
â”‚                                                                      â”‚
â”‚   Result depends on driver strengths:                              â”‚
â”‚   â€¢ Wired-AND: Output = A AND B                                   â”‚
â”‚   â€¢ Wired-OR: Output = A OR B                                     â”‚
â”‚   â€¢ Dominant: Stronger driver wins                                 â”‚
â”‚                                                                      â”‚
â”‚   When A=0, B=1 (or vice versa):                                  â”‚
â”‚   â€¢ Contention â†’ intermediate voltage                             â”‚
â”‚   â€¢ May cause IDDQ (elevated current)                             â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   2. OPEN FAULTS                                                   â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                                    â”‚
â”‚   Signal line broken (high impedance)                              â”‚
â”‚                                                                      â”‚
â”‚   Driver â”€â”€â”€â”€â•³â”€â”€â”€â”€â—‹â”€â”€â”€â”€ Receiver                                   â”‚
â”‚              Open                                                   â”‚
â”‚                                                                      â”‚
â”‚   Result:                                                           â”‚
â”‚   â€¢ CMOS: Receiver may float to previous state (sequential!)      â”‚
â”‚   â€¢ Or may settle to random value                                 â”‚
â”‚   â€¢ Hard to detect with stuck-at model                            â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   3. IDDQ FAULTS                                                   â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                                    â”‚
â”‚   Measure quiescent (static) supply current                        â”‚
â”‚                                                                      â”‚
â”‚   Normal CMOS: IDDQ â‰ˆ nanoamps (leakage only)                     â”‚
â”‚   Faulty CMOS: IDDQ â‰ˆ microamps-milliamps                         â”‚
â”‚                                                                      â”‚
â”‚   VDD â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€ VDD                                            â”‚
â”‚           â”‚                                                         â”‚
â”‚          â•â•ªâ• PMOS                                                   â”‚
â”‚           â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â–º Out                                          â”‚
â”‚          â•â•ªâ• NMOS (stuck-on!)                                      â”‚
â”‚           â”‚                                                         â”‚
â”‚   GND â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€ GND                                            â”‚
â”‚           â”‚                                                         â”‚
â”‚           â””â”€â”€â–º DC path from VDD to GND                             â”‚
â”‚                                                                      â”‚
â”‚   IDDQ testing detects many physical defects!                      â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   4. CELL-AWARE FAULTS                                             â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                              â”‚
â”‚   Based on actual transistor-level defects in standard cells      â”‚
â”‚                                                                      â”‚
â”‚   Library cell analyzed for all possible:                          â”‚
â”‚   â€¢ Transistor stuck-on/stuck-off                                 â”‚
â”‚   â€¢ Internal bridging                                              â”‚
â”‚   â€¢ Internal opens                                                 â”‚
â”‚                                                                      â”‚
â”‚   Provides better defect coverage than gate-level stuck-at        â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 9.4.6 Fault Coverage Metrics

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    COVERAGE CALCULATIONS                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Basic definitions:                                                â”‚
â”‚                                                                      â”‚
â”‚   $\text{Fault Coverage} = \frac{\text{Detected Faults}}{\text{Total Faults}} Ã— 100\%$â”‚
â”‚                                                                      â”‚
â”‚   $\text{Test Efficiency} = \frac{\text{Detected Faults}}{\text{Detectable Faults}} Ã— 100\%$â”‚
â”‚                                                                      â”‚
â”‚   Some faults are undetectable:                                    â”‚
â”‚   â€¢ Redundant logic (fault has no effect on output)              â”‚
â”‚   â€¢ Untestable (cannot satisfy detection requirements)            â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Example calculation:                                              â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Total faults in design:      10,000                          â”‚  â”‚
â”‚   â”‚ Detected by test set:         9,500                          â”‚  â”‚
â”‚   â”‚ Undetectable (redundant):       200                          â”‚  â”‚
â”‚   â”‚ Undetected (test missing):      300                          â”‚  â”‚
â”‚   â”‚                                                              â”‚  â”‚
â”‚   â”‚ Fault Coverage = 9500/10000 = 95.0%                         â”‚  â”‚
â”‚   â”‚ Test Efficiency = 9500/9800 = 96.9%                         â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Industry targets:                                                  â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Application          â”‚ Stuck-at   â”‚ Transition             â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ Consumer electronics â”‚ >95%       â”‚ >90%                    â”‚  â”‚
â”‚   â”‚ Industrial          â”‚ >98%       â”‚ >95%                    â”‚  â”‚
â”‚   â”‚ Automotive          â”‚ >99%       â”‚ >98%                    â”‚  â”‚
â”‚   â”‚ Medical/Aerospace   â”‚ >99.5%     â”‚ >99%                    â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Relationship to defect level:                                     â”‚
â”‚                                                                      â”‚
â”‚   Higher coverage â†’ Lower defect level (escapes)                   â”‚
â”‚                                                                      â”‚
â”‚   At 90% yield:                                                     â”‚
â”‚   â€¢ 95% coverage â†’ 0.5% defect level                              â”‚
â”‚   â€¢ 99% coverage â†’ 0.1% defect level                              â”‚
â”‚   â€¢ 99.9% coverage â†’ 0.01% defect level                           â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| Fault Model | What it Models | Test Type | Complexity |
|-------------|----------------|-----------|------------|
| Stuck-at | Permanent logic errors | Single vector | Low |
| Transition | Gate delay defects | Two-vector pair | Medium |
| Path delay | Cumulative path delay | Two-vector, robust | High |
| Bridging | Signal shorts | Pattern dependent | Medium |
| IDDQ | Current-based defects | Current measurement | Low |

---

## â“ Quick Revision Questions

1. **Why do we use abstract fault models instead of testing for physical defects?**

2. **How many stuck-at faults exist in a circuit with 100 signal lines?**

3. **What is fault equivalence and how does it reduce the fault list?**

4. **Explain the difference between stuck-at and transition fault testing.**

5. **What is the path explosion problem in path delay testing?**

6. **Why is IDDQ testing effective for detecting bridging faults?**

---

## ğŸ”— Navigation

| Previous | Up | Next |
|----------|-------|------|
| â† [Built-In Self-Test](03-built-in-self-test.md) | [Unit 9 Home](README.md) | [ATPG and Coverage â†’](05-atpg-coverage.md) |
