Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Fri Jun 10 00:16:31 2016
| Host         : Abbas running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file complex2DAdder_timing_summary_routed.rpt -rpx complex2DAdder_timing_summary_routed.rpx
| Design       : complex2DAdder
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 60 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 104 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.172        0.000                      0                  674        0.128        0.000                      0                  674        4.500        0.000                       0                   340  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.172        0.000                      0                  674        0.128        0.000                      0                  674        4.500        0.000                       0                   340  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 3.062ns (53.465%)  route 2.665ns (46.535%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 11.524 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          1.735     1.735    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/ap_clk
    RAMB36_X3Y15         RAMB36E1                                     r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     4.189 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/DOBDO[5]
                         net (fo=2, routed)           1.686     5.875    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/rdata_data_reg[31]_i_21[5]
    SLICE_X55Y71         LUT3 (Prop_lut3_I0_O)        0.152     6.027 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/rdata_data[5]_i_7/O
                         net (fo=1, routed)           0.312     6.340    complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/int_in2_M_imag_V_q1[5]
    SLICE_X56Y71         LUT6 (Prop_lut6_I4_O)        0.332     6.672 r  complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/rdata_data[5]_i_4/O
                         net (fo=1, routed)           0.667     7.339    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V/gen_write[1].mem_reg_2
    SLICE_X56Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.463 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V/rdata_data[5]_i_1/O
                         net (fo=1, routed)           0.000     7.463    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V_n_90
    SLICE_X56Y71         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=339, unset)          1.524    11.524    complex2DAdder_AXILiteS_s_axi_U/ap_clk
    SLICE_X56Y71         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[5]/C
                         clock pessimism              0.115    11.639    
                         clock uncertainty           -0.035    11.604    
    SLICE_X56Y71         FDRE (Setup_fdre_C_D)        0.031    11.635    complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[5]
  -------------------------------------------------------------------
                         required time                         11.635    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 3.056ns (54.117%)  route 2.591ns (45.883%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 11.526 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          1.735     1.735    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/ap_clk
    RAMB36_X3Y15         RAMB36E1                                     r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     4.189 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/DOBDO[17]
                         net (fo=2, routed)           1.182     5.372    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/rdata_data_reg[31]_i_21[17]
    SLICE_X54Y71         LUT3 (Prop_lut3_I0_O)        0.150     5.522 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/rdata_data[17]_i_7/O
                         net (fo=1, routed)           0.742     6.264    complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/int_in2_M_imag_V_q1[17]
    SLICE_X56Y68         LUT6 (Prop_lut6_I4_O)        0.328     6.592 r  complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/rdata_data[17]_i_4/O
                         net (fo=1, routed)           0.667     7.258    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V/gen_write[1].mem_reg_13
    SLICE_X56Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.382 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V/rdata_data[17]_i_1/O
                         net (fo=1, routed)           0.000     7.382    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V_n_79
    SLICE_X56Y68         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=339, unset)          1.526    11.526    complex2DAdder_AXILiteS_s_axi_U/ap_clk
    SLICE_X56Y68         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[17]/C
                         clock pessimism              0.115    11.641    
                         clock uncertainty           -0.035    11.606    
    SLICE_X56Y68         FDRE (Setup_fdre_C_D)        0.031    11.637    complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[17]
  -------------------------------------------------------------------
                         required time                         11.637    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 3.078ns (54.752%)  route 2.544ns (45.248%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 11.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          1.735     1.735    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/ap_clk
    RAMB36_X3Y15         RAMB36E1                                     r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[27])
                                                      2.454     4.189 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/DOBDO[27]
                         net (fo=2, routed)           1.470     5.659    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/rdata_data_reg[31]_i_21[27]
    SLICE_X54Y74         LUT3 (Prop_lut3_I0_O)        0.152     5.811 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/rdata_data[27]_i_7/O
                         net (fo=1, routed)           0.584     6.396    complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/int_in2_M_imag_V_q1[27]
    SLICE_X56Y72         LUT6 (Prop_lut6_I4_O)        0.348     6.744 r  complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/rdata_data[27]_i_4/O
                         net (fo=1, routed)           0.490     7.233    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V/gen_write[1].mem_reg_23
    SLICE_X56Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.357 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V/rdata_data[27]_i_1/O
                         net (fo=1, routed)           0.000     7.357    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V_n_69
    SLICE_X56Y72         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=339, unset)          1.522    11.522    complex2DAdder_AXILiteS_s_axi_U/ap_clk
    SLICE_X56Y72         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[27]/C
                         clock pessimism              0.115    11.637    
                         clock uncertainty           -0.035    11.602    
    SLICE_X56Y72         FDRE (Setup_fdre_C_D)        0.031    11.633    complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[27]
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -7.357    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.289ns  (required time - arrival time)
  Source:                 complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 3.062ns (54.544%)  route 2.552ns (45.456%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 11.528 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          1.735     1.735    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/ap_clk
    RAMB36_X3Y15         RAMB36E1                                     r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.189 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/DOBDO[7]
                         net (fo=2, routed)           1.409     5.598    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/rdata_data_reg[31]_i_21[7]
    SLICE_X59Y71         LUT3 (Prop_lut3_I0_O)        0.152     5.750 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/rdata_data[7]_i_8/O
                         net (fo=1, routed)           0.569     6.319    complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/int_in2_M_imag_V_q1[7]
    SLICE_X61Y68         LUT6 (Prop_lut6_I4_O)        0.332     6.651 r  complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/rdata_data[7]_i_3/O
                         net (fo=1, routed)           0.574     7.225    complex2DAdder_AXILiteS_s_axi_U/int_in1_M_imag_V/gen_write[1].mem_reg_3
    SLICE_X60Y69         LUT5 (Prop_lut5_I1_O)        0.124     7.349 r  complex2DAdder_AXILiteS_s_axi_U/int_in1_M_imag_V/rdata_data[7]_i_1/O
                         net (fo=1, routed)           0.000     7.349    complex2DAdder_AXILiteS_s_axi_U/int_in1_M_imag_V_n_64
    SLICE_X60Y69         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=339, unset)          1.528    11.528    complex2DAdder_AXILiteS_s_axi_U/ap_clk
    SLICE_X60Y69         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[7]/C
                         clock pessimism              0.115    11.643    
                         clock uncertainty           -0.035    11.608    
    SLICE_X60Y69         FDRE (Setup_fdre_C_D)        0.031    11.639    complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[7]
  -------------------------------------------------------------------
                         required time                         11.639    
                         arrival time                          -7.349    
  -------------------------------------------------------------------
                         slack                                  4.289    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 2.826ns (50.691%)  route 2.749ns (49.309%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 11.526 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          1.735     1.735    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/ap_clk
    RAMB36_X3Y15         RAMB36E1                                     r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     4.189 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/DOBDO[20]
                         net (fo=2, routed)           1.393     5.582    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/rdata_data_reg[31]_i_21[20]
    SLICE_X56Y73         LUT3 (Prop_lut3_I0_O)        0.124     5.706 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/rdata_data[20]_i_7/O
                         net (fo=1, routed)           0.689     6.396    complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/int_in2_M_imag_V_q1[20]
    SLICE_X57Y68         LUT6 (Prop_lut6_I4_O)        0.124     6.520 r  complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/rdata_data[20]_i_4/O
                         net (fo=1, routed)           0.667     7.186    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V/gen_write[1].mem_reg_16
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.310 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V/rdata_data[20]_i_1/O
                         net (fo=1, routed)           0.000     7.310    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V_n_76
    SLICE_X57Y68         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=339, unset)          1.526    11.526    complex2DAdder_AXILiteS_s_axi_U/ap_clk
    SLICE_X57Y68         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[20]/C
                         clock pessimism              0.115    11.641    
                         clock uncertainty           -0.035    11.606    
    SLICE_X57Y68         FDRE (Setup_fdre_C_D)        0.031    11.637    complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[20]
  -------------------------------------------------------------------
                         required time                         11.637    
                         arrival time                          -7.310    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 2.826ns (51.727%)  route 2.637ns (48.273%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 11.526 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          1.735     1.735    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/ap_clk
    RAMB36_X3Y15         RAMB36E1                                     r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      2.454     4.189 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/DOBDO[18]
                         net (fo=2, routed)           1.519     5.708    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/rdata_data_reg[31]_i_21[18]
    SLICE_X54Y71         LUT3 (Prop_lut3_I0_O)        0.124     5.832 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/rdata_data[18]_i_7/O
                         net (fo=1, routed)           0.964     6.796    complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/int_in2_M_imag_V_q1[18]
    SLICE_X57Y68         LUT6 (Prop_lut6_I4_O)        0.124     6.920 r  complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/rdata_data[18]_i_4/O
                         net (fo=1, routed)           0.154     7.075    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V/gen_write[1].mem_reg_14
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.199 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V/rdata_data[18]_i_1/O
                         net (fo=1, routed)           0.000     7.199    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V_n_78
    SLICE_X57Y68         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=339, unset)          1.526    11.526    complex2DAdder_AXILiteS_s_axi_U/ap_clk
    SLICE_X57Y68         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[18]/C
                         clock pessimism              0.115    11.641    
                         clock uncertainty           -0.035    11.606    
    SLICE_X57Y68         FDRE (Setup_fdre_C_D)        0.029    11.635    complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[18]
  -------------------------------------------------------------------
                         required time                         11.635    
                         arrival time                          -7.199    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.405ns  (logic 3.078ns (56.947%)  route 2.327ns (43.053%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 11.522 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          1.735     1.735    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/ap_clk
    RAMB36_X3Y15         RAMB36E1                                     r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[31])
                                                      2.454     4.189 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/DOBDO[31]
                         net (fo=2, routed)           1.423     5.612    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/rdata_data_reg[31]_i_21[31]
    SLICE_X54Y73         LUT3 (Prop_lut3_I0_O)        0.152     5.764 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/rdata_data[31]_i_16/O
                         net (fo=1, routed)           0.557     6.322    complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/int_in2_M_imag_V_q1[31]
    SLICE_X57Y72         LUT6 (Prop_lut6_I4_O)        0.348     6.670 r  complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/rdata_data[31]_i_8/O
                         net (fo=1, routed)           0.347     7.017    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V/gen_write[1].mem_reg_27
    SLICE_X56Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.141 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V/rdata_data[31]_i_2/O
                         net (fo=1, routed)           0.000     7.141    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V_n_65
    SLICE_X56Y72         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=339, unset)          1.522    11.522    complex2DAdder_AXILiteS_s_axi_U/ap_clk
    SLICE_X56Y72         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[31]/C
                         clock pessimism              0.115    11.637    
                         clock uncertainty           -0.035    11.602    
    SLICE_X56Y72         FDRE (Setup_fdre_C_D)        0.031    11.633    complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[31]
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -7.141    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.526ns  (required time - arrival time)
  Source:                 complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 2.826ns (52.601%)  route 2.547ns (47.399%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 11.525 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          1.735     1.735    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/ap_clk
    RAMB36_X3Y15         RAMB36E1                                     r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      2.454     4.189 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/DOBDO[24]
                         net (fo=2, routed)           1.645     5.834    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/rdata_data_reg[31]_i_21[24]
    SLICE_X55Y71         LUT3 (Prop_lut3_I0_O)        0.124     5.958 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/rdata_data[24]_i_7/O
                         net (fo=1, routed)           0.574     6.532    complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/int_in2_M_imag_V_q1[24]
    SLICE_X55Y68         LUT6 (Prop_lut6_I4_O)        0.124     6.656 r  complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/rdata_data[24]_i_4/O
                         net (fo=1, routed)           0.328     6.984    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V/gen_write[1].mem_reg_20
    SLICE_X56Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.108 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V/rdata_data[24]_i_1/O
                         net (fo=1, routed)           0.000     7.108    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V_n_72
    SLICE_X56Y69         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=339, unset)          1.525    11.525    complex2DAdder_AXILiteS_s_axi_U/ap_clk
    SLICE_X56Y69         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[24]/C
                         clock pessimism              0.115    11.640    
                         clock uncertainty           -0.035    11.605    
    SLICE_X56Y69         FDRE (Setup_fdre_C_D)        0.029    11.634    complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[24]
  -------------------------------------------------------------------
                         required time                         11.634    
                         arrival time                          -7.108    
  -------------------------------------------------------------------
                         slack                                  4.526    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 2.826ns (52.778%)  route 2.528ns (47.222%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 11.526 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          1.735     1.735    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/ap_clk
    RAMB36_X3Y15         RAMB36E1                                     r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     4.189 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/DOBDO[6]
                         net (fo=2, routed)           1.424     5.614    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/rdata_data_reg[31]_i_21[6]
    SLICE_X59Y71         LUT3 (Prop_lut3_I0_O)        0.124     5.738 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/rdata_data[6]_i_7/O
                         net (fo=1, routed)           0.439     6.177    complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/int_in2_M_imag_V_q1[6]
    SLICE_X59Y68         LUT6 (Prop_lut6_I4_O)        0.124     6.301 r  complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/rdata_data[6]_i_4/O
                         net (fo=1, routed)           0.665     6.966    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V/gen_write[1].mem_reg_3
    SLICE_X59Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.090 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V/rdata_data[6]_i_1/O
                         net (fo=1, routed)           0.000     7.090    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V_n_89
    SLICE_X59Y68         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=339, unset)          1.526    11.526    complex2DAdder_AXILiteS_s_axi_U/ap_clk
    SLICE_X59Y68         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[6]/C
                         clock pessimism              0.115    11.641    
                         clock uncertainty           -0.035    11.606    
    SLICE_X59Y68         FDRE (Setup_fdre_C_D)        0.029    11.635    complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[6]
  -------------------------------------------------------------------
                         required time                         11.635    
                         arrival time                          -7.090    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.559ns  (required time - arrival time)
  Source:                 complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.386ns  (logic 3.056ns (56.737%)  route 2.330ns (43.263%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 11.524 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          1.735     1.735    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/ap_clk
    RAMB36_X3Y15         RAMB36E1                                     r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     4.189 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/DOBDO[13]
                         net (fo=2, routed)           1.418     5.607    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/rdata_data_reg[31]_i_21[13]
    SLICE_X58Y73         LUT3 (Prop_lut3_I0_O)        0.150     5.757 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/rdata_data[13]_i_7/O
                         net (fo=1, routed)           0.452     6.209    complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/int_in2_M_imag_V_q1[13]
    SLICE_X58Y73         LUT6 (Prop_lut6_I4_O)        0.328     6.537 r  complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/rdata_data[13]_i_4/O
                         net (fo=1, routed)           0.460     6.998    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V/gen_write[1].mem_reg_9
    SLICE_X58Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.122 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V/rdata_data[13]_i_1/O
                         net (fo=1, routed)           0.000     7.122    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V_n_83
    SLICE_X58Y71         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=339, unset)          1.524    11.524    complex2DAdder_AXILiteS_s_axi_U/ap_clk
    SLICE_X58Y71         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[13]/C
                         clock pessimism              0.115    11.639    
                         clock uncertainty           -0.035    11.604    
    SLICE_X58Y71         FDRE (Setup_fdre_C_D)        0.077    11.681    complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.681    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                  4.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 complex2DAdder_AXILiteS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complex2DAdder_AXILiteS_s_axi_U/int_auto_restart_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.686%)  route 0.077ns (29.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          0.570     0.570    complex2DAdder_AXILiteS_s_axi_U/ap_clk
    SLICE_X63Y69         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  complex2DAdder_AXILiteS_s_axi_U/waddr_reg[3]/Q
                         net (fo=8, routed)           0.077     0.788    complex2DAdder_AXILiteS_s_axi_U/waddr[3]
    SLICE_X62Y69         LUT5 (Prop_lut5_I1_O)        0.045     0.833 r  complex2DAdder_AXILiteS_s_axi_U/int_auto_restart_i_1/O
                         net (fo=1, routed)           0.000     0.833    complex2DAdder_AXILiteS_s_axi_U/int_auto_restart_i_1_n_0
    SLICE_X62Y69         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/int_auto_restart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          0.838     0.838    complex2DAdder_AXILiteS_s_axi_U/ap_clk
    SLICE_X62Y69         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/int_auto_restart_reg/C
                         clock pessimism             -0.254     0.584    
    SLICE_X62Y69         FDRE (Hold_fdre_C_D)         0.121     0.705    complex2DAdder_AXILiteS_s_axi_U/int_auto_restart_reg
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_reg_ppiten_pp0_it1_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          0.572     0.572    ap_clk
    SLICE_X62Y67         FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDSE (Prop_fdse_C_Q)         0.148     0.720 f  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.073     0.793    complex2DAdder_AXILiteS_s_axi_U/ap_CS_fsm_reg[2][0]
    SLICE_X62Y67         LUT5 (Prop_lut5_I2_O)        0.098     0.891 r  complex2DAdder_AXILiteS_s_axi_U/ap_reg_ppiten_pp0_it1_i_1/O
                         net (fo=1, routed)           0.000     0.891    complex2DAdder_AXILiteS_s_axi_U_n_271
    SLICE_X62Y67         FDRE                                         r  ap_reg_ppiten_pp0_it1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          0.840     0.840    ap_clk
    SLICE_X62Y67         FDRE                                         r  ap_reg_ppiten_pp0_it1_reg/C
                         clock pessimism             -0.254     0.586    
    SLICE_X62Y67         FDRE (Hold_fdre_C_D)         0.121     0.707    ap_reg_ppiten_pp0_it1_reg
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 index_reg_130_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exitcond1_reg_203_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.453%)  route 0.107ns (36.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          0.572     0.572    ap_clk
    SLICE_X60Y67         FDRE                                         r  index_reg_130_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.141     0.713 r  index_reg_130_reg[0]/Q
                         net (fo=14, routed)          0.107     0.820    tmp_2_fu_163_p3[2]
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.045     0.865 r  exitcond1_reg_203[0]_i_1/O
                         net (fo=1, routed)           0.000     0.865    exitcond1_reg_203[0]_i_1_n_0
    SLICE_X61Y67         FDRE                                         r  exitcond1_reg_203_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          0.840     0.840    ap_clk
    SLICE_X61Y67         FDRE                                         r  exitcond1_reg_203_reg[0]/C
                         clock pessimism             -0.254     0.586    
    SLICE_X61Y67         FDRE (Hold_fdre_C_D)         0.092     0.678    exitcond1_reg_203_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 complex2DAdder_AXILiteS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V_read_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.850%)  route 0.132ns (41.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          0.569     0.569    complex2DAdder_AXILiteS_s_axi_U/ap_clk
    SLICE_X60Y70         FDSE                                         r  complex2DAdder_AXILiteS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDSE (Prop_fdse_C_Q)         0.141     0.710 r  complex2DAdder_AXILiteS_s_axi_U/rstate_reg[1]/Q
                         net (fo=18, routed)          0.132     0.842    complex2DAdder_AXILiteS_s_axi_U/rstate[1]
    SLICE_X61Y70         LUT5 (Prop_lut5_I1_O)        0.048     0.890 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V_read_i_1/O
                         net (fo=1, routed)           0.000     0.890    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V_read0
    SLICE_X61Y70         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V_read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          0.837     0.837    complex2DAdder_AXILiteS_s_axi_U/ap_clk
    SLICE_X61Y70         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V_read_reg/C
                         clock pessimism             -0.254     0.583    
    SLICE_X61Y70         FDRE (Hold_fdre_C_D)         0.107     0.690    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V_read_reg
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 complex2DAdder_AXILiteS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V_read_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.462%)  route 0.132ns (41.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          0.569     0.569    complex2DAdder_AXILiteS_s_axi_U/ap_clk
    SLICE_X60Y70         FDSE                                         r  complex2DAdder_AXILiteS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDSE (Prop_fdse_C_Q)         0.141     0.710 r  complex2DAdder_AXILiteS_s_axi_U/rstate_reg[1]/Q
                         net (fo=18, routed)          0.132     0.842    complex2DAdder_AXILiteS_s_axi_U/rstate[1]
    SLICE_X61Y70         LUT5 (Prop_lut5_I4_O)        0.045     0.887 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V_read_i_1/O
                         net (fo=1, routed)           0.000     0.887    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V_read0
    SLICE_X61Y70         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V_read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          0.837     0.837    complex2DAdder_AXILiteS_s_axi_U/ap_clk
    SLICE_X61Y70         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V_read_reg/C
                         clock pessimism             -0.254     0.583    
    SLICE_X61Y70         FDRE (Hold_fdre_C_D)         0.091     0.674    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V_read_reg
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_reg_ioackin_out_M_real_V_TREADY_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.017%)  route 0.117ns (35.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          0.572     0.572    ap_clk
    SLICE_X62Y67         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.164     0.736 r  ap_CS_fsm_reg[1]/Q
                         net (fo=7, routed)           0.117     0.853    ap_sig_bdd_100
    SLICE_X63Y67         LUT6 (Prop_lut6_I1_O)        0.045     0.898 r  ap_reg_ioackin_out_M_real_V_TREADY_i_1/O
                         net (fo=1, routed)           0.000     0.898    ap_reg_ioackin_out_M_real_V_TREADY_i_1_n_0
    SLICE_X63Y67         FDRE                                         r  ap_reg_ioackin_out_M_real_V_TREADY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          0.840     0.840    ap_clk
    SLICE_X63Y67         FDRE                                         r  ap_reg_ioackin_out_M_real_V_TREADY_reg/C
                         clock pessimism             -0.254     0.586    
    SLICE_X63Y67         FDRE (Hold_fdre_C_D)         0.091     0.677    ap_reg_ioackin_out_M_real_V_TREADY_reg
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 index_reg_130_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/gen_write[1].mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.128ns (30.001%)  route 0.299ns (69.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          0.572     0.572    ap_clk
    SLICE_X60Y67         FDRE                                         r  index_reg_130_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.128     0.700 r  index_reg_130_reg[2]/Q
                         net (fo=9, routed)           0.299     0.999    complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/Q[2]
    RAMB36_X3Y13         RAMB36E1                                     r  complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/gen_write[1].mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          0.878     0.878    complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/ap_clk
    RAMB36_X3Y13         RAMB36E1                                     r  complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism             -0.235     0.643    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.129     0.772    complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ap_reg_ppiten_pp0_it0_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.327%)  route 0.176ns (48.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          0.572     0.572    ap_clk
    SLICE_X61Y67         FDRE                                         r  ap_reg_ppiten_pp0_it0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.141     0.713 f  ap_reg_ppiten_pp0_it0_reg/Q
                         net (fo=6, routed)           0.176     0.889    complex2DAdder_AXILiteS_s_axi_U/ap_reg_ppiten_pp0_it0
    SLICE_X62Y67         LUT6 (Prop_lut6_I2_O)        0.045     0.934 r  complex2DAdder_AXILiteS_s_axi_U/ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.934    ap_NS_fsm[1]
    SLICE_X62Y67         FDRE                                         r  ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          0.840     0.840    ap_clk
    SLICE_X62Y67         FDRE                                         r  ap_CS_fsm_reg[1]/C
                         clock pessimism             -0.254     0.586    
    SLICE_X62Y67         FDRE (Hold_fdre_C_D)         0.120     0.706    ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 rdata_data_reg[14]_i_3/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.117%)  route 0.201ns (51.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          0.568     0.568    ap_clk
    SLICE_X61Y72         FDRE                                         r  rdata_data_reg[14]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  rdata_data_reg[14]_i_3/Q
                         net (fo=1, routed)           0.201     0.910    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V/rdata_data_reg[14]_i_3
    SLICE_X58Y72         LUT6 (Prop_lut6_I2_O)        0.045     0.955 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V/rdata_data[14]_i_1/O
                         net (fo=1, routed)           0.000     0.955    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V_n_82
    SLICE_X58Y72         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          0.834     0.834    complex2DAdder_AXILiteS_s_axi_U/ap_clk
    SLICE_X58Y72         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[14]/C
                         clock pessimism             -0.235     0.599    
    SLICE_X58Y72         FDRE (Hold_fdre_C_D)         0.120     0.719    complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 rdata_data_reg[22]_i_3/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.366%)  route 0.168ns (44.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          0.568     0.568    ap_clk
    SLICE_X58Y69         FDRE                                         r  rdata_data_reg[22]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.164     0.732 r  rdata_data_reg[22]_i_3/Q
                         net (fo=1, routed)           0.168     0.900    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V/rdata_data_reg[22]_i_3
    SLICE_X58Y68         LUT6 (Prop_lut6_I2_O)        0.045     0.945 r  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V/rdata_data[22]_i_1/O
                         net (fo=1, routed)           0.000     0.945    complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V_n_74
    SLICE_X58Y68         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=339, unset)          0.838     0.838    complex2DAdder_AXILiteS_s_axi_U/ap_clk
    SLICE_X58Y68         FDRE                                         r  complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[22]/C
                         clock pessimism             -0.255     0.583    
    SLICE_X58Y68         FDRE (Hold_fdre_C_D)         0.121     0.704    complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y14  complex2DAdder_AXILiteS_s_axi_U/int_in1_M_imag_V/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y14  complex2DAdder_AXILiteS_s_axi_U/int_in1_M_imag_V/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y12  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y12  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y13  complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y13  complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y15  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y15  complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X62Y67  ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y67  ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y69  rdata_data_reg[18]_i_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y68  rdata_data_reg[18]_i_5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y68  rdata_data_reg[18]_i_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y68  rdata_data_reg[18]_i_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y68  rdata_data_reg[18]_i_6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y71  rdata_data_reg[18]_i_8/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y71  rdata_data_reg[18]_i_8/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y70  rdata_data_reg[19]_i_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y70  rdata_data_reg[19]_i_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y70  rdata_data_reg[19]_i_5/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y72  rdata_data_reg[23]_i_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y72  rdata_data_reg[25]_i_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y72  rdata_data_reg[27]_i_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y72  rdata_data_reg[29]_i_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y72  rdata_data_reg[31]_i_6/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y72  rdata_data_reg[5]_i_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y72  rdata_data_reg[9]_i_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y72  complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y72  complex2DAdder_AXILiteS_s_axi_U/rdata_data_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y72  rdata_data_reg[11]_i_3/C



