# Chisel-Single-Cycle-RISC-V
This is the chisel generated verilog in which the instruction memory and data memory is written in verilog my by own.
