{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683640107098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683640107098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 10:48:27 2023 " "Processing started: Tue May 09 10:48:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683640107098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683640107098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683640107098 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683640107527 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683640107527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683640115557 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683640115557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683640115557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683640115557 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683640115557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683640115557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683640115557 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683640115557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683640115557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683640115557 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683640115557 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683640115557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683640115557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocadorGenerico-comportamento " "Found design unit 1: deslocadorGenerico-comportamento" {  } { { "deslocadorGenerico.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/deslocadorGenerico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683640115573 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocadorGenerico " "Found entity 1: deslocadorGenerico" {  } { { "deslocadorGenerico.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/deslocadorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683640115573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683640115573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/bancoReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683640115573 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683640115573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683640115573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-comportamento " "Found design unit 1: UC-comportamento" {  } { { "UC.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/UC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683640115573 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/UC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683640115573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683640115573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683640115573 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683640115573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683640115573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683640115573 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683640115573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683640115573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683640115573 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683640115573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683640115573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683640115573 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683640115573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683640115573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/RAMMIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683640115573 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683640115573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683640115573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Projeto2-arquitetura " "Found design unit 1: Projeto2-arquitetura" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683640115588 ""} { "Info" "ISGN_ENTITY_NAME" "1 Projeto2 " "Found entity 1: Projeto2" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683640115588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683640115588 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto2 " "Elaborating entity \"Projeto2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683640115666 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC_IN Projeto2.vhd(31) " "VHDL Signal Declaration warning at Projeto2.vhd(31): used implicit default value for signal \"PC_IN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683640115682 "|Projeto2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "proxPC Projeto2.vhd(34) " "Verilog HDL or VHDL warning at Projeto2.vhd(34): object \"proxPC\" assigned a value but never read" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683640115682 "|Projeto2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PCounter " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PCounter\"" {  } { { "Projeto2.vhd" "PCounter" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683640115760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:incrementaPC\"" {  } { { "Projeto2.vhd" "incrementaPC" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683640115760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM\"" {  } { { "Projeto2.vhd" "ROM" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683640115760 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683640115760 "|Projeto2|ROMMIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_REG_IN " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_REG_IN\"" {  } { { "Projeto2.vhd" "MUX_REG_IN" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683640115760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_REG_OUT " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_REG_OUT\"" {  } { { "Projeto2.vhd" "MUX_REG_OUT" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683640115776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:BANCO_REGISTRADORES " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:BANCO_REGISTRADORES\"" {  } { { "Projeto2.vhd" "BANCO_REGISTRADORES" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683640115776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "Projeto2.vhd" "ULA" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683640115792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:UC " "Elaborating entity \"UC\" for hierarchy \"UC:UC\"" {  } { { "Projeto2.vhd" "UC" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683640115807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:EXTENSOR_SINAL " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:EXTENSOR_SINAL\"" {  } { { "Projeto2.vhd" "EXTENSOR_SINAL" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683640115807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocadorGenerico deslocadorGenerico:SHIFTER " "Elaborating entity \"deslocadorGenerico\" for hierarchy \"deslocadorGenerico:SHIFTER\"" {  } { { "Projeto2.vhd" "SHIFTER" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683640115807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:SOMADOR " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:SOMADOR\"" {  } { { "Projeto2.vhd" "SOMADOR" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683640115807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM\"" {  } { { "Projeto2.vhd" "RAM" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683640115807 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:RAM\|memRAM " "RAM logic \"RAMMIPS:RAM\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "C:/DesComp/DesComp/Projeto2/RAMMIPS.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1683640116183 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoReg:BANCO_REGISTRADORES\|registrador " "RAM logic \"bancoReg:BANCO_REGISTRADORES\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoReg.vhd" "registrador" { Text "C:/DesComp/DesComp/Projeto2/bancoReg.vhd" 49 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1683640116183 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM\|memROM " "RAM logic \"ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/DesComp/DesComp/Projeto2/ROMMIPS.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1683640116183 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1683640116183 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "RAMMIPS:RAM\|Dado_out\[1\] " "Node \"RAMMIPS:RAM\|Dado_out\[1\]\"" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/RAMMIPS.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683640116511 ""} { "Warning" "WMLS_MLS_NODE_NAME" "RAMMIPS:RAM\|Dado_out\[3\] " "Node \"RAMMIPS:RAM\|Dado_out\[3\]\"" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/RAMMIPS.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683640116511 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1683640116511 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[0\] GND " "Pin \"PC\[0\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[1\] GND " "Pin \"PC\[1\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[2\] GND " "Pin \"PC\[2\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[3\] GND " "Pin \"PC\[3\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[4\] GND " "Pin \"PC\[4\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[5\] GND " "Pin \"PC\[5\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[6\] GND " "Pin \"PC\[6\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[7\] GND " "Pin \"PC\[7\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[8\] GND " "Pin \"PC\[8\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[9\] GND " "Pin \"PC\[9\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[10\] GND " "Pin \"PC\[10\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[11\] GND " "Pin \"PC\[11\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[12\] GND " "Pin \"PC\[12\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[13\] GND " "Pin \"PC\[13\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[14\] GND " "Pin \"PC\[14\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[15\] GND " "Pin \"PC\[15\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[16\] GND " "Pin \"PC\[16\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[17\] GND " "Pin \"PC\[17\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[18\] GND " "Pin \"PC\[18\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[19\] GND " "Pin \"PC\[19\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[20\] GND " "Pin \"PC\[20\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[21\] GND " "Pin \"PC\[21\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[22\] GND " "Pin \"PC\[22\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[23\] GND " "Pin \"PC\[23\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[24\] GND " "Pin \"PC\[24\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[25\] GND " "Pin \"PC\[25\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[26\] GND " "Pin \"PC\[26\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[27\] GND " "Pin \"PC\[27\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[28\] GND " "Pin \"PC\[28\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[29\] GND " "Pin \"PC\[29\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[30\] GND " "Pin \"PC\[30\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[31\] GND " "Pin \"PC\[31\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|PC[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[0\] GND " "Pin \"EntradaA_ULA\[0\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[1\] GND " "Pin \"EntradaA_ULA\[1\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[2\] GND " "Pin \"EntradaA_ULA\[2\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[3\] GND " "Pin \"EntradaA_ULA\[3\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[4\] GND " "Pin \"EntradaA_ULA\[4\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[5\] GND " "Pin \"EntradaA_ULA\[5\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[6\] GND " "Pin \"EntradaA_ULA\[6\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[7\] GND " "Pin \"EntradaA_ULA\[7\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[8\] GND " "Pin \"EntradaA_ULA\[8\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[9\] GND " "Pin \"EntradaA_ULA\[9\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[10\] GND " "Pin \"EntradaA_ULA\[10\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[11\] GND " "Pin \"EntradaA_ULA\[11\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[12\] GND " "Pin \"EntradaA_ULA\[12\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[13\] GND " "Pin \"EntradaA_ULA\[13\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[14\] GND " "Pin \"EntradaA_ULA\[14\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[15\] GND " "Pin \"EntradaA_ULA\[15\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[16\] GND " "Pin \"EntradaA_ULA\[16\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[17\] GND " "Pin \"EntradaA_ULA\[17\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[18\] GND " "Pin \"EntradaA_ULA\[18\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[19\] GND " "Pin \"EntradaA_ULA\[19\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[20\] GND " "Pin \"EntradaA_ULA\[20\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[21\] GND " "Pin \"EntradaA_ULA\[21\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[22\] GND " "Pin \"EntradaA_ULA\[22\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[23\] GND " "Pin \"EntradaA_ULA\[23\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[24\] GND " "Pin \"EntradaA_ULA\[24\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[25\] GND " "Pin \"EntradaA_ULA\[25\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[26\] GND " "Pin \"EntradaA_ULA\[26\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[27\] GND " "Pin \"EntradaA_ULA\[27\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[28\] GND " "Pin \"EntradaA_ULA\[28\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[29\] GND " "Pin \"EntradaA_ULA\[29\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[30\] GND " "Pin \"EntradaA_ULA\[30\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaA_ULA\[31\] GND " "Pin \"EntradaA_ULA\[31\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaA_ULA[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[0\] GND " "Pin \"EntradaB_ULA\[0\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[1\] GND " "Pin \"EntradaB_ULA\[1\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[2\] GND " "Pin \"EntradaB_ULA\[2\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[3\] VCC " "Pin \"EntradaB_ULA\[3\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[4\] GND " "Pin \"EntradaB_ULA\[4\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[5\] GND " "Pin \"EntradaB_ULA\[5\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[6\] GND " "Pin \"EntradaB_ULA\[6\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[7\] GND " "Pin \"EntradaB_ULA\[7\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[8\] GND " "Pin \"EntradaB_ULA\[8\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[9\] GND " "Pin \"EntradaB_ULA\[9\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[10\] GND " "Pin \"EntradaB_ULA\[10\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[11\] GND " "Pin \"EntradaB_ULA\[11\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[12\] GND " "Pin \"EntradaB_ULA\[12\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[13\] GND " "Pin \"EntradaB_ULA\[13\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[14\] GND " "Pin \"EntradaB_ULA\[14\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[15\] GND " "Pin \"EntradaB_ULA\[15\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[16\] GND " "Pin \"EntradaB_ULA\[16\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[17\] GND " "Pin \"EntradaB_ULA\[17\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[18\] GND " "Pin \"EntradaB_ULA\[18\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[19\] GND " "Pin \"EntradaB_ULA\[19\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[20\] GND " "Pin \"EntradaB_ULA\[20\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[21\] GND " "Pin \"EntradaB_ULA\[21\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[22\] GND " "Pin \"EntradaB_ULA\[22\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[23\] GND " "Pin \"EntradaB_ULA\[23\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[24\] GND " "Pin \"EntradaB_ULA\[24\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[25\] GND " "Pin \"EntradaB_ULA\[25\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[26\] GND " "Pin \"EntradaB_ULA\[26\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[27\] GND " "Pin \"EntradaB_ULA\[27\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[28\] GND " "Pin \"EntradaB_ULA\[28\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[29\] GND " "Pin \"EntradaB_ULA\[29\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[30\] GND " "Pin \"EntradaB_ULA\[30\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EntradaB_ULA\[31\] GND " "Pin \"EntradaB_ULA\[31\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EntradaB_ULA[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[0\] VCC " "Pin \"Saida_ULA_leitura\[0\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[1\] VCC " "Pin \"Saida_ULA_leitura\[1\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[2\] VCC " "Pin \"Saida_ULA_leitura\[2\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[3\] GND " "Pin \"Saida_ULA_leitura\[3\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[4\] VCC " "Pin \"Saida_ULA_leitura\[4\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[5\] VCC " "Pin \"Saida_ULA_leitura\[5\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[6\] VCC " "Pin \"Saida_ULA_leitura\[6\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[7\] VCC " "Pin \"Saida_ULA_leitura\[7\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[8\] VCC " "Pin \"Saida_ULA_leitura\[8\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[9\] VCC " "Pin \"Saida_ULA_leitura\[9\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[10\] VCC " "Pin \"Saida_ULA_leitura\[10\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[11\] VCC " "Pin \"Saida_ULA_leitura\[11\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[12\] VCC " "Pin \"Saida_ULA_leitura\[12\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[13\] VCC " "Pin \"Saida_ULA_leitura\[13\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[14\] VCC " "Pin \"Saida_ULA_leitura\[14\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[15\] VCC " "Pin \"Saida_ULA_leitura\[15\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[16\] VCC " "Pin \"Saida_ULA_leitura\[16\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[17\] VCC " "Pin \"Saida_ULA_leitura\[17\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[18\] VCC " "Pin \"Saida_ULA_leitura\[18\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[19\] VCC " "Pin \"Saida_ULA_leitura\[19\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[20\] VCC " "Pin \"Saida_ULA_leitura\[20\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[21\] VCC " "Pin \"Saida_ULA_leitura\[21\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[22\] VCC " "Pin \"Saida_ULA_leitura\[22\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[23\] VCC " "Pin \"Saida_ULA_leitura\[23\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[24\] VCC " "Pin \"Saida_ULA_leitura\[24\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[25\] VCC " "Pin \"Saida_ULA_leitura\[25\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[26\] VCC " "Pin \"Saida_ULA_leitura\[26\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[27\] VCC " "Pin \"Saida_ULA_leitura\[27\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[28\] VCC " "Pin \"Saida_ULA_leitura\[28\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[29\] VCC " "Pin \"Saida_ULA_leitura\[29\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[30\] VCC " "Pin \"Saida_ULA_leitura\[30\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_ULA_leitura\[31\] VCC " "Pin \"Saida_ULA_leitura\[31\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|Saida_ULA_leitura[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LeituraFlagEQ GND " "Pin \"LeituraFlagEQ\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|LeituraFlagEQ"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[0\] GND " "Pin \"EscritaRAM\[0\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[1\] VCC " "Pin \"EscritaRAM\[1\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[2\] GND " "Pin \"EscritaRAM\[2\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[3\] VCC " "Pin \"EscritaRAM\[3\]\" is stuck at VCC" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[4\] GND " "Pin \"EscritaRAM\[4\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[5\] GND " "Pin \"EscritaRAM\[5\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[6\] GND " "Pin \"EscritaRAM\[6\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[7\] GND " "Pin \"EscritaRAM\[7\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[8\] GND " "Pin \"EscritaRAM\[8\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[9\] GND " "Pin \"EscritaRAM\[9\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[10\] GND " "Pin \"EscritaRAM\[10\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[11\] GND " "Pin \"EscritaRAM\[11\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[12\] GND " "Pin \"EscritaRAM\[12\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[13\] GND " "Pin \"EscritaRAM\[13\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[14\] GND " "Pin \"EscritaRAM\[14\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[15\] GND " "Pin \"EscritaRAM\[15\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[16\] GND " "Pin \"EscritaRAM\[16\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[17\] GND " "Pin \"EscritaRAM\[17\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[18\] GND " "Pin \"EscritaRAM\[18\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[19\] GND " "Pin \"EscritaRAM\[19\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[20\] GND " "Pin \"EscritaRAM\[20\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[21\] GND " "Pin \"EscritaRAM\[21\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[22\] GND " "Pin \"EscritaRAM\[22\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[23\] GND " "Pin \"EscritaRAM\[23\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[24\] GND " "Pin \"EscritaRAM\[24\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[25\] GND " "Pin \"EscritaRAM\[25\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[26\] GND " "Pin \"EscritaRAM\[26\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[27\] GND " "Pin \"EscritaRAM\[27\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[28\] GND " "Pin \"EscritaRAM\[28\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[29\] GND " "Pin \"EscritaRAM\[29\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[30\] GND " "Pin \"EscritaRAM\[30\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EscritaRAM\[31\] GND " "Pin \"EscritaRAM\[31\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683640116511 "|Projeto2|EscritaRAM[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683640116511 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3008 " "3008 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683640116574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683640116981 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683640116981 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683640117310 "|Projeto2|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683640117310 "|Projeto2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683640117310 "|Projeto2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683640117310 "|Projeto2|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Projeto2.vhd" "" { Text "C:/DesComp/DesComp/Projeto2/Projeto2.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683640117310 "|Projeto2|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683640117310 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "198 " "Implemented 198 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683640117325 ""} { "Info" "ICUT_CUT_TM_OPINS" "193 " "Implemented 193 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683640117325 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683640117325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 175 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 175 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683640117341 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 10:48:37 2023 " "Processing ended: Tue May 09 10:48:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683640117341 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683640117341 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683640117341 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683640117341 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1683640119109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683640119109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 10:48:38 2023 " "Processing started: Tue May 09 10:48:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683640119109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683640119109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Projeto2 -c Projeto2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Projeto2 -c Projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683640119109 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1683640119203 ""}
{ "Info" "0" "" "Project  = Projeto2" {  } {  } 0 0 "Project  = Projeto2" 0 0 "Fitter" 0 0 1683640119203 ""}
{ "Info" "0" "" "Revision = Projeto2" {  } {  } 0 0 "Revision = Projeto2" 0 0 "Fitter" 0 0 1683640119203 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1683640119312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683640119312 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Projeto2 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Projeto2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683640119312 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683640119350 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683640119350 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683640119584 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683640119866 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683640120209 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "198 198 " "No exact pin location assignment(s) for 198 pins of 198 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1683640120428 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1683640123981 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683640124200 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683640124247 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683640124247 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683640124247 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683640124247 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683640124247 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683640124247 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683640124247 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1683640124247 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683640124247 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683640124309 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto2.sdc " "Synopsys Design Constraints File file not found: 'Projeto2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1683640127231 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1683640127231 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1683640127231 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1683640127231 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1683640127231 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1683640127231 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1683640127231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683640127247 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1683640127372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683640127794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683640128013 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683640128248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683640128248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683640129515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y33 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33" {  } { { "loc" "" { Generic "C:/DesComp/DesComp/Projeto2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33"} { { 12 { 0 ""} 0 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1683640131547 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683640131547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1683640131625 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1683640131625 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1683640131625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683640131625 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683640133345 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683640133377 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683640134284 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683640134284 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683640134926 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683640138571 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/DesComp/DesComp/Projeto2/output_files/Projeto2.fit.smsg " "Generated suppressed messages file C:/DesComp/DesComp/Projeto2/output_files/Projeto2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683640139089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6204 " "Peak virtual memory: 6204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683640139621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 10:48:59 2023 " "Processing ended: Tue May 09 10:48:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683640139621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683640139621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683640139621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683640139621 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1683640141734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683640141734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 10:49:01 2023 " "Processing started: Tue May 09 10:49:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683640141734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1683640141734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Projeto2 -c Projeto2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Projeto2 -c Projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1683640141734 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1683640142329 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1683640144974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683640145292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 10:49:05 2023 " "Processing ended: Tue May 09 10:49:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683640145292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683640145292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683640145292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1683640145292 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1683640145995 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1683640146759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683640146760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 10:49:06 2023 " "Processing started: Tue May 09 10:49:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683640146760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1683640146760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Projeto2 -c Projeto2 " "Command: quartus_sta Projeto2 -c Projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1683640146760 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1683640146862 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1683640147425 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1683640147425 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683640147460 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683640147460 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto2.sdc " "Synopsys Design Constraints File file not found: 'Projeto2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1683640147817 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683640147817 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1683640147817 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1683640147817 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1683640147817 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1683640147817 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1683640147817 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1683640147832 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683640147832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683640147832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683640147848 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683640147848 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683640147863 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683640147863 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683640147863 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683640147886 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683640147923 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683640148994 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683640149032 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1683640149032 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1683640149032 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1683640149032 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683640149032 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683640149048 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683640149048 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683640149048 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683640149048 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683640149063 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683640149063 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683640149210 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683640150079 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683640150111 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1683640150111 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1683640150111 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1683640150111 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683640150126 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683640150126 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683640150126 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683640150126 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683640150126 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683640150142 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683640150298 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1683640150298 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1683640150298 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1683640150298 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683640150298 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683640150314 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683640150314 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683640150314 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683640150314 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683640153462 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683640153464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5043 " "Peak virtual memory: 5043 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683640153548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 10:49:13 2023 " "Processing ended: Tue May 09 10:49:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683640153548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683640153548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683640153548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683640153548 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 188 s " "Quartus Prime Full Compilation was successful. 0 errors, 188 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683640154258 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683640183205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683640183205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 10:49:43 2023 " "Processing started: Tue May 09 10:49:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683640183205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1683640183205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Projeto2 -c Projeto2 --netlist_type=sgate " "Command: quartus_npp Projeto2 -c Projeto2 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1683640183205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1683640183361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4550 " "Peak virtual memory: 4550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683640183409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 10:49:43 2023 " "Processing ended: Tue May 09 10:49:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683640183409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683640183409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683640183409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1683640183409 ""}
