#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jul  5 14:50:04 2022
# Process ID: 9944
# Current directory: C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq_project.runs/synth_1
# Command line: vivado.exe -log heap_pq_hw.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source heap_pq_hw.tcl
# Log file: C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq_project.runs/synth_1/heap_pq_hw.vds
# Journal file: C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source heap_pq_hw.tcl -notrace
Command: synth_design -top heap_pq_hw -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6172
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1140.320 ; gain = 51.934
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'heap_pq_hw' [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq_hw/heap_pq_hw.sv:14]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq_hw/debounce.sv:13]
	Parameter CLKPD_NS bound to: 10 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DEBOUNCE_MS bound to: 10 - type: integer 
	Parameter CTRBITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq_hw/debounce.sv:13]
INFO: [Synth 8-6157] synthesizing module 'single_pulser' [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq_hw/single_pulser.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'single_pulser' (2#1) [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq_hw/single_pulser.sv:12]
INFO: [Synth 8-6157] synthesizing module 'pq_if' [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/pq_if.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'pq_if' (2#1) [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/pq_if.sv:14]
INFO: [Synth 8-6157] synthesizing module 'heap_pq' [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mem_swsr' [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/mem_swsr.sv:15]
	Parameter W bound to: 64 - type: integer 
	Parameter D bound to: 131072 - type: integer 
	Parameter DW bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem_swsr' (3#1) [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/mem_swsr.sv:15]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq.sv:118]
INFO: [Synth 8-6155] done synthesizing module 'heap_pq' (4#1) [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq.sv:7]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_ctl' [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq_hw/sevenseg_ctl.sv:18]
INFO: [Synth 8-6157] synthesizing module 'period_enb' [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq_hw/period_enb.sv:20]
	Parameter PERIOD_MS bound to: 1 - type: integer 
	Parameter PERIOD_US bound to: 1000 - type: integer 
	Parameter PERIOD_NS bound to: 1000000 - type: integer 
	Parameter CLKFREQ_MHZ bound to: 100 - type: integer 
	Parameter CLKPD_NS bound to: 10 - type: integer 
	Parameter PERIOD_COUNT_LIMIT bound to: 100000 - type: integer 
	Parameter PERIOD_COUNT_BITS bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'period_enb' (5#1) [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq_hw/period_enb.sv:20]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/counter.sv:23]
	Parameter W bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (6#1) [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'dec_3_8_n' [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/dec_3_8_n.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/dec_3_8_n.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'dec_3_8_n' (7#1) [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/dec_3_8_n.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux8' [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/mux8.sv:23]
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/mux8.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'mux8' (8#1) [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/mux8.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_ext_n' [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq_hw/sevenseg_ext_n.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_ext_n' (9#1) [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq_hw/sevenseg_ext_n.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_ctl' (10#1) [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq_hw/sevenseg_ctl.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'heap_pq_hw' (11#1) [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/heap_pq/heap_pq_hw/heap_pq_hw.sv:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1331.359 ; gain = 242.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1331.359 ; gain = 242.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1331.359 ; gain = 242.973
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1331.359 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/heap_pq_hw_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/heap_pq_hw_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1331.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1331.359 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1331.359 ; gain = 242.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1331.359 ; gain = 242.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1331.359 ; gain = 242.973
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'heap_pq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
              ENQ_DEQ_ST |                             0001 |                             1100
                  ENQ_ST |                             0010 |                             0001
                 ENQ_RDP |                             0011 |                             0010
                 ENQ_SWP |                             0100 |                             0011
                ENQ_SWP2 |                             0101 |                             0100
                  DEQ_ST |                             0110 |                             0101
                 DEQ_ST2 |                             0111 |                             0110
                 HPFY_ST |                             1000 |                             0111
                HPFY_RDL |                             1001 |                             1000
                HPFY_RDR |                             1010 |                             1001
                HPFY_SWP |                             1011 |                             1010
               HPFY_SWP2 |                             1100 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'heap_pq'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1331.359 ; gain = 242.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 8     
	               17 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---RAMs : 
	            8192K Bit	(131072 X 64 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	  13 Input   32 Bit        Muxes := 6     
	   2 Input   17 Bit        Muxes := 3     
	  13 Input   17 Bit        Muxes := 4     
	   8 Input    8 Bit        Muxes := 1     
	  17 Input    7 Bit        Muxes := 1     
	  13 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9     
	  13 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM U_HEAP_PQ/U_HEAPMEM/ram_array_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_HEAP_PQ/U_HEAPMEM/ram_array_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_HEAP_PQ/U_HEAPMEM/ram_array_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1331.359 ; gain = 242.973
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-7048] Resources of type BRAM have been overutilized even after performing resource management. Used = 384, Available = 270. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+-----------------------------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                        | PORT A (Depth x Width)  | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|heap_pq_hw  | U_HEAP_PQ/U_HEAPMEM/ram_array_reg | 128 K x 64(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 256    | 
+------------+-----------------------------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1331.359 ; gain = 242.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1359.727 ; gain = 271.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-----------------------------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                        | PORT A (Depth x Width)  | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|heap_pq_hw  | U_HEAP_PQ/U_HEAPMEM/ram_array_reg | 128 K x 64(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 256    | 
+------------+-----------------------------------+-------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_37 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_38 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_40 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_41 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_42 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_44 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_45 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_46 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_48 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_49 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_50 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_52 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_53 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_54 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_55 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_56 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_57 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_58 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_60 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_61 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_62 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_1_63 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_37 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_38 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_40 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_41 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_42 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_44 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_45 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_46 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_48 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_49 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_50 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_52 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_53 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_54 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_55 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_56 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_57 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_58 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_60 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_61 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_62 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_HEAP_PQ/U_HEAPMEM/ram_array_reg_3_63 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1359.727 ; gain = 271.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1368.141 ; gain = 279.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1368.141 ; gain = 279.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1368.141 ; gain = 279.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1368.141 ; gain = 279.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1368.141 ; gain = 279.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1368.141 ; gain = 279.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    47|
|3     |LUT1     |    25|
|4     |LUT2     |    15|
|5     |LUT3     |   102|
|6     |LUT4     |    92|
|7     |LUT5     |    90|
|8     |LUT6     |   511|
|9     |RAMB36E1 |   192|
|11    |FDRE     |   315|
|12    |FDSE     |     1|
|13    |IBUF     |    21|
|14    |OBUF     |    19|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1368.141 ; gain = 279.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1368.141 ; gain = 279.754
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1368.141 ; gain = 279.754
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1381.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 239 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1381.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
140 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1381.215 ; gain = 292.828
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq_project.runs/synth_1/heap_pq_hw.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file heap_pq_hw_utilization_synth.rpt -pb heap_pq_hw_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul  5 14:51:01 2022...
