// Seed: 1970243311
module module_0 (
    input wire id_0,
    input wor id_1,
    input wire id_2,
    output tri0 id_3,
    output tri1 id_4,
    input tri id_5,
    output supply1 id_6,
    output tri id_7,
    input wand id_8,
    input tri0 id_9,
    input supply0 id_10,
    output tri id_11,
    input supply1 id_12,
    output tri0 id_13,
    output tri1 id_14
);
  wire id_16, id_17;
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    input supply0 id_2,
    output supply1 id_3,
    output wand id_4,
    input uwire id_5,
    output supply0 id_6
);
  wire id_8;
  module_0(
      id_2, id_5, id_5, id_1, id_6, id_5, id_1, id_6, id_0, id_0, id_0, id_6, id_5, id_3, id_3
  );
endmodule
