===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.5455 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3167 ( 15.9%)    0.3167 ( 20.5%)  FIR Parser
    1.3109 ( 66.0%)    0.8696 ( 56.3%)  'firrtl.circuit' Pipeline
    0.1561 (  7.9%)    0.0833 (  5.4%)    'firrtl.module' Pipeline
    0.1363 (  6.9%)    0.0726 (  4.7%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0197 (  1.0%)    0.0106 (  0.7%)      LowerCHIRRTL
    0.0176 (  0.9%)    0.0176 (  1.1%)    InferWidths
    0.0692 (  3.5%)    0.0692 (  4.5%)    InferResets
    0.0032 (  0.2%)    0.0032 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0024 (  0.1%)    0.0024 (  0.2%)    PrefixModules
    0.0966 (  4.9%)    0.0966 (  6.2%)    LowerFIRRTLTypes
    0.7671 ( 38.6%)    0.3987 ( 25.8%)    'firrtl.module' Pipeline
    0.1146 (  5.8%)    0.0631 (  4.1%)      ExpandWhens
    0.6525 ( 32.8%)    0.3355 ( 21.7%)      Canonicalizer
    0.0227 (  1.1%)    0.0227 (  1.5%)    Inliner
    0.0310 (  1.6%)    0.0310 (  2.0%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1335 (  6.7%)    0.1335 (  8.6%)    'firrtl.module' Pipeline
    0.1335 (  6.7%)    0.1335 (  8.6%)      Canonicalizer
    0.0107 (  0.5%)    0.0107 (  0.7%)    CreateSiFiveMetadata
    0.0038 (  0.2%)    0.0038 (  0.2%)    EmitOMIR
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.1123 (  5.7%)    0.1123 (  7.3%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1536 (  7.7%)    0.1536 (  9.9%)  'hw.module' Pipeline
    0.0165 (  0.8%)    0.0165 (  1.1%)    HWCleanup
    0.0382 (  1.9%)    0.0382 (  2.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0804 (  4.0%)    0.0804 (  5.2%)    Canonicalizer
    0.0010 (  0.1%)    0.0010 (  0.1%)    HWLegalizeModules
    0.0175 (  0.9%)    0.0175 (  1.1%)    PrettifyVerilog
    0.0919 (  4.6%)    0.0919 (  5.9%)  ExportVerilog
    0.0012 (  0.1%)    0.0012 (  0.1%)  Rest
    1.9868 (100.0%)    1.5455 (100.0%)  Total

{
  totalTime: 1.557,
  maxMemory: 70049792
}
