INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.sim/sim_1/impl/func/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.sim/sim_1/impl/func/xsim/mute_tb_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axis_i2s2'
INFO: [VRFC 10-3107] analyzing entity 'clk_wiz_0_clk_wiz_0_clk_wiz'
INFO: [VRFC 10-3107] analyzing entity 'mute_controller'
INFO: [VRFC 10-3107] analyzing entity 'clk_wiz_0'
INFO: [VRFC 10-3107] analyzing entity 'top_vhdl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.srcs/sources_1/new/mute_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mute_controller'
WARNING: [VRFC 10-3607] overwriting existing primary unit 'mute_controller' [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.srcs/sources_1/new/mute_controller.vhd:13]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.srcs/sim_1/new/mute_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mute_tb'
