Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Dec 13 00:40:42 2019
| Host         : giulioc-G7-7790 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.646      -38.089                    236                58203        0.025        0.000                      0                58203        3.750        0.000                       0                 22086  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.646      -38.089                    236                58203        0.025        0.000                      0                58203        3.750        0.000                       0                 22086  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          236  Failing Endpoints,  Worst Slack       -0.646ns,  Total Violation      -38.089ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.646ns  (required time - arrival time)
  Source:                 design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_15/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.111ns  (logic 1.552ns (15.350%)  route 8.559ns (84.650%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.925ns = ( 12.925 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       1.697     2.991    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X67Y76         FDRE                                         r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg/Q
                         net (fo=185, routed)         1.600     5.047    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I1_O)        0.124     5.171 f  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm[256]_i_2/O
                         net (fo=8, routed)           0.773     5.944    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_block_pp25_stage1_11001
    SLICE_X55Y76         LUT2 (Prop_lut2_I1_O)        0.150     6.094 r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp25_iter1_i_1/O
                         net (fo=5, routed)           0.893     6.986    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[255]
    SLICE_X54Y72         LUT6 (Prop_lut6_I3_O)        0.326     7.312 r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_297/O
                         net (fo=1, routed)           1.028     8.340    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_297_n_1
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124     8.464 r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_123/O
                         net (fo=1, routed)           0.500     8.964    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_123_n_1
    SLICE_X65Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.088 r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_24/O
                         net (fo=13, routed)          0.823     9.911    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_24_n_1
    SLICE_X57Y68         LUT5 (Prop_lut5_I3_O)        0.124    10.035 r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_12_i_1/O
                         net (fo=11, routed)          0.783    10.818    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_12_0
    SLICE_X47Y72         LUT3 (Prop_lut3_I2_O)        0.124    10.942 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_15_ENARDEN_cooolgate_en_gate_52/O
                         net (fo=1, routed)           2.160    13.102    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_15_ENARDEN_cooolgate_en_sig_30
    RAMB36_X3Y26         RAMB36E1                                     r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_15/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       1.746    12.925    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ap_clk
    RAMB36_X3Y26         RAMB36E1                                     r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_15/CLKARDCLK
                         clock pessimism              0.129    13.054    
                         clock uncertainty           -0.154    12.899    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.456    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_15
  -------------------------------------------------------------------
                         required time                         12.456    
                         arrival time                         -13.102    
  -------------------------------------------------------------------
                         slack                                 -0.646    

Slack (VIOLATED) :        -0.614ns  (required time - arrival time)
  Source:                 design_1_i/dot_matrix_0/inst/ap_CS_fsm_reg[396]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.842ns  (logic 1.386ns (14.083%)  route 8.456ns (85.917%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       1.703     2.997    design_1_i/dot_matrix_0/inst/ap_clk
    SLICE_X66Y80         FDRE                                         r  design_1_i/dot_matrix_0/inst/ap_CS_fsm_reg[396]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDRE (Prop_fdre_C_Q)         0.518     3.515 r  design_1_i/dot_matrix_0/inst/ap_CS_fsm_reg[396]/Q
                         net (fo=3, routed)           0.812     4.327    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_31_0[117]
    SLICE_X65Y80         LUT4 (Prop_lut4_I0_O)        0.124     4.451 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_715/O
                         net (fo=19, routed)          1.044     5.495    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/c_t_address0137_out
    SLICE_X82Y79         LUT3 (Prop_lut3_I1_O)        0.124     5.619 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_319/O
                         net (fo=18, routed)          0.776     6.395    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_319_n_1
    SLICE_X80Y77         LUT5 (Prop_lut5_I0_O)        0.124     6.519 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_137/O
                         net (fo=17, routed)          1.442     7.961    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_137_n_1
    SLICE_X62Y69         LUT6 (Prop_lut6_I5_O)        0.124     8.085 f  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_128/O
                         net (fo=1, routed)           0.794     8.879    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_128_n_1
    SLICE_X62Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.003 f  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_25/O
                         net (fo=50, routed)          0.756     9.760    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_mux_sel__14_0
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124     9.884 r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_7_i_1/O
                         net (fo=11, routed)          1.451    11.334    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_7_0
    SLICE_X54Y39         LUT3 (Prop_lut3_I2_O)        0.124    11.458 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_7_ENARDEN_cooolgate_en_gate_37/O
                         net (fo=1, routed)           1.380    12.839    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_7_ENARDEN_cooolgate_en_sig_22
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       1.528    12.707    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ap_clk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_7/CLKARDCLK
                         clock pessimism              0.115    12.822    
                         clock uncertainty           -0.154    12.668    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.225    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                         12.225    
                         arrival time                         -12.839    
  -------------------------------------------------------------------
                         slack                                 -0.614    

Slack (VIOLATED) :        -0.561ns  (required time - arrival time)
  Source:                 design_1_i/dot_matrix_0/inst/ap_CS_fsm_reg[295]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_1_28/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.042ns  (logic 2.504ns (24.936%)  route 7.538ns (75.064%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 12.920 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       1.704     2.998    design_1_i/dot_matrix_0/inst/ap_clk
    SLICE_X87Y76         FDRE                                         r  design_1_i/dot_matrix_0/inst/ap_CS_fsm_reg[295]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.456     3.454 r  design_1_i/dot_matrix_0/inst/ap_CS_fsm_reg[295]/Q
                         net (fo=12, routed)          0.819     4.273    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_31_0[86]
    SLICE_X89Y72         LUT2 (Prop_lut2_I1_O)        0.124     4.397 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_780/O
                         net (fo=34, routed)          1.175     5.572    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ap_enable_reg_pp29_iter5_reg
    SLICE_X92Y72         LUT6 (Prop_lut6_I3_O)        0.124     5.696 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_805/O
                         net (fo=1, routed)           0.840     6.536    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_805_n_1
    SLICE_X82Y71         LUT5 (Prop_lut5_I3_O)        0.124     6.660 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_750/O
                         net (fo=1, routed)           1.061     7.721    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_750_n_1
    SLICE_X65Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.845 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_630/O
                         net (fo=1, routed)           0.747     8.592    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_630_n_1
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.716 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_241/O
                         net (fo=1, routed)           0.607     9.323    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_241_n_1
    SLICE_X67Y56         LUT5 (Prop_lut5_I4_O)        0.124     9.447 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_97/O
                         net (fo=1, routed)           0.000     9.447    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_97_n_1
    SLICE_X67Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.845 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.845    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_18_n_1
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_4_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.959    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_4_i_16_n_1
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_8_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.073    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_8_i_16_n_1
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.187 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_12_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.187    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_12_i_17_n_1
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.301 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_16_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.301    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_16_i_16_n_1
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.415 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_20_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.415    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_20_i_17_n_1
    SLICE_X67Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_24_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.529    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_24_i_16_n_1
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.751 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_28_i_16/O[0]
                         net (fo=3, routed)           2.289    13.040    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/c_t_d0[28]
    RAMB36_X3Y25         RAMB36E1                                     r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_1_28/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       1.741    12.920    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ap_clk
    RAMB36_X3Y25         RAMB36E1                                     r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_1_28/CLKARDCLK
                         clock pessimism              0.129    13.049    
                         clock uncertainty           -0.154    12.894    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.416    12.478    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_1_28
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                         -13.040    
  -------------------------------------------------------------------
                         slack                                 -0.561    

Slack (VIOLATED) :        -0.504ns  (required time - arrival time)
  Source:                 design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.408ns  (logic 1.684ns (16.180%)  route 8.724ns (83.820%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 12.891 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       1.697     2.991    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X67Y76         FDRE                                         r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg/Q
                         net (fo=185, routed)         1.756     5.203    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.327 f  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm[566]_i_2/O
                         net (fo=6, routed)           0.871     6.198    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_block_pp56_stage1_11001
    SLICE_X52Y67         LUT2 (Prop_lut2_I1_O)        0.152     6.350 r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp56_iter1_i_1/O
                         net (fo=8, routed)           0.920     7.270    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[565]_1
    SLICE_X49Y80         LUT3 (Prop_lut3_I1_O)        0.332     7.602 r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/add_ln44_176_reg_19244[16]_i_1/O
                         net (fo=78, routed)          1.531     9.133    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/FSM_sequential_state[1]_i_14_1
    SLICE_X27Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.257 r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/data_p2[12]_i_50/O
                         net (fo=1, routed)           0.761    10.018    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/data_p2[12]_i_5
    SLICE_X28Y103        LUT6 (Prop_lut6_I5_O)        0.124    10.142 r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/data_p2[12]_i_18/O
                         net (fo=1, routed)           1.326    11.468    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/data_p2_reg[12]_3
    SLICE_X46Y105        LUT6 (Prop_lut6_I4_O)        0.124    11.592 r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/data_p2[12]_i_5/O
                         net (fo=1, routed)           0.959    12.552    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/data_p2[12]_i_5_n_1
    SLICE_X64Y109        LUT6 (Prop_lut6_I5_O)        0.124    12.676 r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/data_p2[12]_i_1/O
                         net (fo=2, routed)           0.599    13.275    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[29]_4[12]
    SLICE_X63Y109        LUT4 (Prop_lut4_I0_O)        0.124    13.399 r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/data_p1[12]_i_1__0/O
                         net (fo=1, routed)           0.000    13.399    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/data_p1[12]_i_1__0_n_1
    SLICE_X63Y109        FDRE                                         r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       1.712    12.891    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X63Y109        FDRE                                         r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[12]/C
                         clock pessimism              0.129    13.020    
                         clock uncertainty           -0.154    12.866    
    SLICE_X63Y109        FDRE (Setup_fdre_C_D)        0.029    12.895    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[12]
  -------------------------------------------------------------------
                         required time                         12.895    
                         arrival time                         -13.399    
  -------------------------------------------------------------------
                         slack                                 -0.504    

Slack (VIOLATED) :        -0.492ns  (required time - arrival time)
  Source:                 design_1_i/dot_matrix_0/inst/ap_CS_fsm_reg[396]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_9/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.846ns  (logic 1.386ns (14.076%)  route 8.460ns (85.924%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       1.703     2.997    design_1_i/dot_matrix_0/inst/ap_clk
    SLICE_X66Y80         FDRE                                         r  design_1_i/dot_matrix_0/inst/ap_CS_fsm_reg[396]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDRE (Prop_fdre_C_Q)         0.518     3.515 r  design_1_i/dot_matrix_0/inst/ap_CS_fsm_reg[396]/Q
                         net (fo=3, routed)           0.812     4.327    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_31_0[117]
    SLICE_X65Y80         LUT4 (Prop_lut4_I0_O)        0.124     4.451 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_715/O
                         net (fo=19, routed)          1.044     5.495    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/c_t_address0137_out
    SLICE_X82Y79         LUT3 (Prop_lut3_I1_O)        0.124     5.619 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_319/O
                         net (fo=18, routed)          0.776     6.395    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_319_n_1
    SLICE_X80Y77         LUT5 (Prop_lut5_I0_O)        0.124     6.519 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_137/O
                         net (fo=17, routed)          1.442     7.961    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_137_n_1
    SLICE_X62Y69         LUT6 (Prop_lut6_I5_O)        0.124     8.085 f  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_128/O
                         net (fo=1, routed)           0.794     8.879    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_128_n_1
    SLICE_X62Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.003 f  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_25/O
                         net (fo=50, routed)          0.756     9.760    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_mux_sel__14_0
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124     9.884 r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_7_i_1/O
                         net (fo=11, routed)          1.768    11.652    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_7_0
    SLICE_X91Y42         LUT3 (Prop_lut3_I2_O)        0.124    11.776 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_9_ENARDEN_cooolgate_en_gate_41/O
                         net (fo=1, routed)           1.067    12.843    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_9_ENARDEN_cooolgate_en_sig_24
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_9/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       1.655    12.834    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ap_clk
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_9/CLKARDCLK
                         clock pessimism              0.115    12.949    
                         clock uncertainty           -0.154    12.795    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.352    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_9
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -12.843    
  -------------------------------------------------------------------
                         slack                                 -0.492    

Slack (VIOLATED) :        -0.467ns  (required time - arrival time)
  Source:                 design_1_i/dot_matrix_0/inst/ap_CS_fsm_reg[295]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_15/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.946ns  (logic 2.139ns (21.507%)  route 7.807ns (78.493%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.925ns = ( 12.925 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       1.704     2.998    design_1_i/dot_matrix_0/inst/ap_clk
    SLICE_X87Y76         FDRE                                         r  design_1_i/dot_matrix_0/inst/ap_CS_fsm_reg[295]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.456     3.454 r  design_1_i/dot_matrix_0/inst/ap_CS_fsm_reg[295]/Q
                         net (fo=12, routed)          0.819     4.273    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_31_0[86]
    SLICE_X89Y72         LUT2 (Prop_lut2_I1_O)        0.124     4.397 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_780/O
                         net (fo=34, routed)          1.175     5.572    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ap_enable_reg_pp29_iter5_reg
    SLICE_X92Y72         LUT6 (Prop_lut6_I3_O)        0.124     5.696 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_805/O
                         net (fo=1, routed)           0.840     6.536    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_805_n_1
    SLICE_X82Y71         LUT5 (Prop_lut5_I3_O)        0.124     6.660 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_750/O
                         net (fo=1, routed)           1.061     7.721    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_750_n_1
    SLICE_X65Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.845 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_630/O
                         net (fo=1, routed)           0.747     8.592    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_630_n_1
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.716 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_241/O
                         net (fo=1, routed)           0.607     9.323    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_241_n_1
    SLICE_X67Y56         LUT5 (Prop_lut5_I4_O)        0.124     9.447 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_97/O
                         net (fo=1, routed)           0.000     9.447    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_97_n_1
    SLICE_X67Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.845 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.845    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_18_n_1
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_4_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.959    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_4_i_16_n_1
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_8_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.073    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_8_i_16_n_1
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.386 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_12_i_17/O[3]
                         net (fo=3, routed)           2.558    12.944    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/c_t_d0[15]
    RAMB36_X3Y26         RAMB36E1                                     r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_15/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       1.746    12.925    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ap_clk
    RAMB36_X3Y26         RAMB36E1                                     r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_15/CLKARDCLK
                         clock pessimism              0.129    13.054    
                         clock uncertainty           -0.154    12.899    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.423    12.476    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_15
  -------------------------------------------------------------------
                         required time                         12.476    
                         arrival time                         -12.944    
  -------------------------------------------------------------------
                         slack                                 -0.467    

Slack (VIOLATED) :        -0.454ns  (required time - arrival time)
  Source:                 design_1_i/dot_matrix_0/inst/ap_CS_fsm_reg[396]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_11/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.974ns  (logic 1.386ns (13.896%)  route 8.588ns (86.104%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.986ns = ( 12.986 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       1.703     2.997    design_1_i/dot_matrix_0/inst/ap_clk
    SLICE_X66Y80         FDRE                                         r  design_1_i/dot_matrix_0/inst/ap_CS_fsm_reg[396]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDRE (Prop_fdre_C_Q)         0.518     3.515 r  design_1_i/dot_matrix_0/inst/ap_CS_fsm_reg[396]/Q
                         net (fo=3, routed)           0.812     4.327    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_31_0[117]
    SLICE_X65Y80         LUT4 (Prop_lut4_I0_O)        0.124     4.451 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_715/O
                         net (fo=19, routed)          1.044     5.495    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/c_t_address0137_out
    SLICE_X82Y79         LUT3 (Prop_lut3_I1_O)        0.124     5.619 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_319/O
                         net (fo=18, routed)          0.776     6.395    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_319_n_1
    SLICE_X80Y77         LUT5 (Prop_lut5_I0_O)        0.124     6.519 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_137/O
                         net (fo=17, routed)          1.442     7.961    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_137_n_1
    SLICE_X62Y69         LUT6 (Prop_lut6_I5_O)        0.124     8.085 f  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_128/O
                         net (fo=1, routed)           0.794     8.879    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_128_n_1
    SLICE_X62Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.003 f  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_0_i_25/O
                         net (fo=50, routed)          0.756     9.760    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_mux_sel__14_0
    SLICE_X67Y68         LUT5 (Prop_lut5_I4_O)        0.124     9.884 r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_7_i_1/O
                         net (fo=11, routed)          1.460    11.343    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_7_0
    SLICE_X91Y83         LUT3 (Prop_lut3_I2_O)        0.124    11.467 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_11_ENARDEN_cooolgate_en_gate_50/O
                         net (fo=1, routed)           1.504    12.971    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_11_ENARDEN_cooolgate_en_sig_29
    RAMB36_X4Y24         RAMB36E1                                     r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_11/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       1.807    12.986    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ap_clk
    RAMB36_X4Y24         RAMB36E1                                     r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_11/CLKARDCLK
                         clock pessimism              0.129    13.115    
                         clock uncertainty           -0.154    12.960    
    RAMB36_X4Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.517    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_11
  -------------------------------------------------------------------
                         required time                         12.517    
                         arrival time                         -12.971    
  -------------------------------------------------------------------
                         slack                                 -0.454    

Slack (VIOLATED) :        -0.448ns  (required time - arrival time)
  Source:                 design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.818ns  (logic 1.552ns (15.808%)  route 8.266ns (84.192%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 12.843 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       1.697     2.991    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X67Y76         FDRE                                         r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg/Q
                         net (fo=185, routed)         1.600     5.047    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I1_O)        0.124     5.171 f  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm[256]_i_2/O
                         net (fo=8, routed)           0.773     5.944    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_block_pp25_stage1_11001
    SLICE_X55Y76         LUT2 (Prop_lut2_I1_O)        0.150     6.094 r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp25_iter1_i_1/O
                         net (fo=5, routed)           0.893     6.986    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[255]
    SLICE_X54Y72         LUT6 (Prop_lut6_I3_O)        0.326     7.312 r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_297/O
                         net (fo=1, routed)           1.028     8.340    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_297_n_1
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124     8.464 r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_123/O
                         net (fo=1, routed)           0.500     8.964    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_123_n_1
    SLICE_X65Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.088 r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_24/O
                         net (fo=13, routed)          1.124    10.212    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_24_n_1
    SLICE_X62Y52         LUT5 (Prop_lut5_I3_O)        0.124    10.336 r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_2_i_1/O
                         net (fo=11, routed)          0.232    10.568    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_2_0
    SLICE_X62Y52         LUT3 (Prop_lut3_I2_O)        0.124    10.692 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_6_ENARDEN_cooolgate_en_gate_70/O
                         net (fo=1, routed)           2.117    12.809    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_6_ENARDEN_cooolgate_en_sig_39
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       1.664    12.843    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ap_clk
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_6/CLKARDCLK
                         clock pessimism              0.115    12.958    
                         clock uncertainty           -0.154    12.804    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.361    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -12.809    
  -------------------------------------------------------------------
                         slack                                 -0.448    

Slack (VIOLATED) :        -0.443ns  (required time - arrival time)
  Source:                 design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.772ns  (logic 1.552ns (15.882%)  route 8.220ns (84.118%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 12.802 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       1.697     2.991    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X67Y76         FDRE                                         r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg/Q
                         net (fo=185, routed)         1.600     5.047    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I1_O)        0.124     5.171 f  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm[256]_i_2/O
                         net (fo=8, routed)           0.773     5.944    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_block_pp25_stage1_11001
    SLICE_X55Y76         LUT2 (Prop_lut2_I1_O)        0.150     6.094 r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp25_iter1_i_1/O
                         net (fo=5, routed)           0.893     6.986    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[255]
    SLICE_X54Y72         LUT6 (Prop_lut6_I3_O)        0.326     7.312 r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_297/O
                         net (fo=1, routed)           1.028     8.340    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_297_n_1
    SLICE_X64Y66         LUT4 (Prop_lut4_I0_O)        0.124     8.464 r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_123/O
                         net (fo=1, routed)           0.500     8.964    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_123_n_1
    SLICE_X65Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.088 r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_24/O
                         net (fo=13, routed)          1.124    10.212    design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_24_n_1
    SLICE_X62Y52         LUT5 (Prop_lut5_I3_O)        0.124    10.336 r  design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ram_reg_0_2_i_1/O
                         net (fo=11, routed)          1.962    12.298    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_2_0
    SLICE_X8Y42          LUT3 (Prop_lut3_I2_O)        0.124    12.422 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_3_ENARDEN_cooolgate_en_gate_18/O
                         net (fo=1, routed)           0.341    12.763    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_3_ENARDEN_cooolgate_en_sig_11
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       1.623    12.802    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ap_clk
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_3/CLKARDCLK
                         clock pessimism              0.115    12.917    
                         clock uncertainty           -0.154    12.763    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.320    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                         -12.763    
  -------------------------------------------------------------------
                         slack                                 -0.443    

Slack (VIOLATED) :        -0.433ns  (required time - arrival time)
  Source:                 design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_19/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_1_23/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.580ns  (logic 4.259ns (44.456%)  route 5.321ns (55.544%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       1.940     3.234    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ap_clk
    RAMB36_X3Y22         RAMB36E1                                     r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_19/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     6.106 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_19/CASCADEOUTA
                         net (fo=1, routed)           0.065     6.172    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_19_n_1
    RAMB36_X3Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     6.597 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_1_19/DOADO[0]
                         net (fo=1, routed)           2.230     8.826    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_1_19_n_36
    SLICE_X65Y61         LUT4 (Prop_lut4_I3_O)        0.124     8.950 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/reg_5107[19]_i_1/O
                         net (fo=3, routed)           0.830     9.780    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/D[19]
    SLICE_X67Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.904 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_16_i_19/O
                         net (fo=1, routed)           0.000     9.904    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_16_i_19_n_1
    SLICE_X67Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.305 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_16_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.305    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_16_i_16_n_1
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.618 r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_0_20_i_17/O[3]
                         net (fo=3, routed)           2.197    12.815    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/c_t_d0[23]
    RAMB36_X5Y18         RAMB36E1                                     r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_1_23/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       1.651    12.830    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ap_clk
    RAMB36_X5Y18         RAMB36E1                                     r  design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_1_23/CLKARDCLK
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    RAMB36_X5Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.423    12.382    design_1_i/dot_matrix_0/inst/c_t_U/dot_matrix_c_t_ram_U/ram_reg_1_23
  -------------------------------------------------------------------
                         required time                         12.382    
                         arrival time                         -12.815    
  -------------------------------------------------------------------
                         slack                                 -0.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/dot_matrix_0/inst/add_ln44_162_reg_17886_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dot_matrix_0/inst/phi_mul266_reg_4517_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.298%)  route 0.113ns (40.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       0.666     1.002    design_1_i/dot_matrix_0/inst/ap_clk
    SLICE_X82Y100        FDRE                                         r  design_1_i/dot_matrix_0/inst/add_ln44_162_reg_17886_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y100        FDRE (Prop_fdre_C_Q)         0.164     1.166 r  design_1_i/dot_matrix_0/inst/add_ln44_162_reg_17886_reg[7]/Q
                         net (fo=2, routed)           0.113     1.279    design_1_i/dot_matrix_0/inst/add_ln44_162_reg_17886[7]
    SLICE_X84Y99         FDRE                                         r  design_1_i/dot_matrix_0/inst/phi_mul266_reg_4517_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       0.853     1.219    design_1_i/dot_matrix_0/inst/ap_clk
    SLICE_X84Y99         FDRE                                         r  design_1_i/dot_matrix_0/inst/phi_mul266_reg_4517_reg[7]/C
                         clock pessimism             -0.035     1.184    
    SLICE_X84Y99         FDRE (Hold_fdre_C_D)         0.070     1.254    design_1_i/dot_matrix_0/inst/phi_mul266_reg_4517_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid2vector_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1071]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.760%)  route 0.220ns (54.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       0.565     0.901    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/aclk
    SLICE_X33Y49         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid2vector_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid2vector_q_reg/Q
                         net (fo=58, routed)          0.220     1.262    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid2vector_q
    SLICE_X34Y52         LUT5 (Prop_lut5_I4_O)        0.045     1.307 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1071]_i_1/O
                         net (fo=1, routed)           0.000     1.307    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1071]_i_1_n_0
    SLICE_X34Y52         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1071]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       0.826     1.192    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/aclk
    SLICE_X34Y52         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1071]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.120     1.282    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1071]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/dot_matrix_0/inst/add_ln44_162_reg_17886_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dot_matrix_0/inst/phi_mul266_reg_4517_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.513%)  route 0.112ns (40.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       0.666     1.002    design_1_i/dot_matrix_0/inst/ap_clk
    SLICE_X82Y100        FDRE                                         r  design_1_i/dot_matrix_0/inst/add_ln44_162_reg_17886_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y100        FDRE (Prop_fdre_C_Q)         0.164     1.166 r  design_1_i/dot_matrix_0/inst/add_ln44_162_reg_17886_reg[6]/Q
                         net (fo=2, routed)           0.112     1.278    design_1_i/dot_matrix_0/inst/add_ln44_162_reg_17886[6]
    SLICE_X84Y99         FDRE                                         r  design_1_i/dot_matrix_0/inst/phi_mul266_reg_4517_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       0.853     1.219    design_1_i/dot_matrix_0/inst/ap_clk
    SLICE_X84Y99         FDRE                                         r  design_1_i/dot_matrix_0/inst/phi_mul266_reg_4517_reg[6]/C
                         clock pessimism             -0.035     1.184    
    SLICE_X84Y99         FDRE (Hold_fdre_C_D)         0.066     1.250    design_1_i/dot_matrix_0/inst/phi_mul266_reg_4517_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer_reg[1081]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1081]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.195%)  route 0.217ns (53.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       0.577     0.913    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/aclk
    SLICE_X29Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer_reg[1081]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer_reg[1081]/Q
                         net (fo=1, routed)           0.217     1.270    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer_reg_n_0_[1081]
    SLICE_X29Y49         LUT5 (Prop_lut5_I0_O)        0.045     1.315 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1081]_i_1/O
                         net (fo=1, routed)           0.000     1.315    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1081]_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1081]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       0.859     1.225    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/aclk
    SLICE_X29Y49         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1081]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X29Y49         FDRE (Hold_fdre_C_D)         0.091     1.286    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1081]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/dot_matrix_0/inst/add_ln44_150_reg_16722_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dot_matrix_0/inst/phi_mul242_reg_4109_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.484%)  route 0.126ns (43.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       0.718     1.054    design_1_i/dot_matrix_0/inst/ap_clk
    SLICE_X108Y100       FDRE                                         r  design_1_i/dot_matrix_0/inst/add_ln44_150_reg_16722_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDRE (Prop_fdre_C_Q)         0.164     1.218 r  design_1_i/dot_matrix_0/inst/add_ln44_150_reg_16722_reg[7]/Q
                         net (fo=2, routed)           0.126     1.344    design_1_i/dot_matrix_0/inst/add_ln44_150_reg_16722[7]
    SLICE_X110Y99        FDRE                                         r  design_1_i/dot_matrix_0/inst/phi_mul242_reg_4109_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       0.909     1.275    design_1_i/dot_matrix_0/inst/ap_clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/dot_matrix_0/inst/phi_mul242_reg_4109_reg[7]/C
                         clock pessimism             -0.035     1.240    
    SLICE_X110Y99        FDRE (Hold_fdre_C_D)         0.070     1.310    design_1_i/dot_matrix_0/inst/phi_mul242_reg_4109_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/dot_matrix_0/inst/add_ln44_150_reg_16722_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dot_matrix_0/inst/phi_mul242_reg_4109_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.915%)  route 0.129ns (44.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       0.718     1.054    design_1_i/dot_matrix_0/inst/ap_clk
    SLICE_X108Y100       FDRE                                         r  design_1_i/dot_matrix_0/inst/add_ln44_150_reg_16722_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDRE (Prop_fdre_C_Q)         0.164     1.218 r  design_1_i/dot_matrix_0/inst/add_ln44_150_reg_16722_reg[8]/Q
                         net (fo=2, routed)           0.129     1.347    design_1_i/dot_matrix_0/inst/add_ln44_150_reg_16722[8]
    SLICE_X110Y99        FDRE                                         r  design_1_i/dot_matrix_0/inst/phi_mul242_reg_4109_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       0.909     1.275    design_1_i/dot_matrix_0/inst/ap_clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/dot_matrix_0/inst/phi_mul242_reg_4109_reg[8]/C
                         clock pessimism             -0.035     1.240    
    SLICE_X110Y99        FDRE (Hold_fdre_C_D)         0.072     1.312    design_1_i/dot_matrix_0/inst/phi_mul242_reg_4109_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/dot_matrix_0/inst/phi_mul278_reg_4721_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dot_matrix_0/inst/add_ln44_168_reg_18468_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.251ns (61.405%)  route 0.158ns (38.595%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       0.633     0.969    design_1_i/dot_matrix_0/inst/ap_clk
    SLICE_X51Y109        FDRE                                         r  design_1_i/dot_matrix_0/inst/phi_mul278_reg_4721_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_1_i/dot_matrix_0/inst/phi_mul278_reg_4721_reg[6]/Q
                         net (fo=2, routed)           0.158     1.268    design_1_i/dot_matrix_0/inst/phi_mul278_reg_4721[6]
    SLICE_X49Y109        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.378 r  design_1_i/dot_matrix_0/inst/add_ln44_168_reg_18468_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.378    design_1_i/dot_matrix_0/inst/add_ln44_168_fu_11996_p2[6]
    SLICE_X49Y109        FDRE                                         r  design_1_i/dot_matrix_0/inst/add_ln44_168_reg_18468_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       0.909     1.275    design_1_i/dot_matrix_0/inst/ap_clk
    SLICE_X49Y109        FDRE                                         r  design_1_i/dot_matrix_0/inst/add_ln44_168_reg_18468_reg[6]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X49Y109        FDRE (Hold_fdre_C_D)         0.105     1.341    design_1_i/dot_matrix_0/inst/add_ln44_168_reg_18468_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/dot_matrix_0/inst/add_ln44_150_reg_16722_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dot_matrix_0/inst/phi_mul242_reg_4109_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.680%)  route 0.125ns (43.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       0.718     1.054    design_1_i/dot_matrix_0/inst/ap_clk
    SLICE_X108Y100       FDRE                                         r  design_1_i/dot_matrix_0/inst/add_ln44_150_reg_16722_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDRE (Prop_fdre_C_Q)         0.164     1.218 r  design_1_i/dot_matrix_0/inst/add_ln44_150_reg_16722_reg[6]/Q
                         net (fo=2, routed)           0.125     1.343    design_1_i/dot_matrix_0/inst/add_ln44_150_reg_16722[6]
    SLICE_X110Y99        FDRE                                         r  design_1_i/dot_matrix_0/inst/phi_mul242_reg_4109_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       0.909     1.275    design_1_i/dot_matrix_0/inst/ap_clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/dot_matrix_0/inst/phi_mul242_reg_4109_reg[6]/C
                         clock pessimism             -0.035     1.240    
    SLICE_X110Y99        FDRE (Hold_fdre_C_D)         0.066     1.306    design_1_i/dot_matrix_0/inst/phi_mul242_reg_4109_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/dot_matrix_0/inst/add_ln44_84_reg_17875_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dot_matrix_0/inst/add_ln44_85_reg_17891_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.265ns (53.875%)  route 0.227ns (46.125%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       0.584     0.920    design_1_i/dot_matrix_0/inst/ap_clk
    SLICE_X83Y99         FDRE                                         r  design_1_i/dot_matrix_0/inst/add_ln44_84_reg_17875_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_1_i/dot_matrix_0/inst/add_ln44_84_reg_17875_reg[0]/Q
                         net (fo=2, routed)           0.227     1.287    design_1_i/dot_matrix_0/inst/add_ln44_84_reg_17875[0]
    SLICE_X85Y103        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.411 r  design_1_i/dot_matrix_0/inst/add_ln44_85_reg_17891_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.411    design_1_i/dot_matrix_0/inst/add_ln44_85_fu_11171_p2[1]
    SLICE_X85Y103        FDRE                                         r  design_1_i/dot_matrix_0/inst/add_ln44_85_reg_17891_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       0.938     1.304    design_1_i/dot_matrix_0/inst/ap_clk
    SLICE_X85Y103        FDRE                                         r  design_1_i/dot_matrix_0/inst/add_ln44_85_reg_17891_reg[1]/C
                         clock pessimism             -0.035     1.269    
    SLICE_X85Y103        FDRE (Hold_fdre_C_D)         0.105     1.374    design_1_i/dot_matrix_0/inst/add_ln44_85_reg_17891_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/dot_matrix_0/inst/add_ln44_169_reg_18565_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dot_matrix_0/inst/phi_mul280_reg_4755_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.906%)  route 0.131ns (48.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       0.638     0.974    design_1_i/dot_matrix_0/inst/ap_clk
    SLICE_X49Y100        FDRE                                         r  design_1_i/dot_matrix_0/inst/add_ln44_169_reg_18565_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/dot_matrix_0/inst/add_ln44_169_reg_18565_reg[2]/Q
                         net (fo=2, routed)           0.131     1.246    design_1_i/dot_matrix_0/inst/add_ln44_169_reg_18565[2]
    SLICE_X46Y99         FDRE                                         r  design_1_i/dot_matrix_0/inst/phi_mul280_reg_4755_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22087, routed)       0.825     1.191    design_1_i/dot_matrix_0/inst/ap_clk
    SLICE_X46Y99         FDRE                                         r  design_1_i/dot_matrix_0/inst/phi_mul280_reg_4755_reg[2]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.052     1.208    design_1_i/dot_matrix_0/inst/phi_mul280_reg_4755_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y26   design_1_i/dot_matrix_0/inst/mul_ln46_15_reg_15293_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y23   design_1_i/dot_matrix_0/inst/mul_ln46_16_fu_7572_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y38   design_1_i/dot_matrix_0/inst/mul_ln46_41_fu_11047_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y24   design_1_i/dot_matrix_0/inst/mul_ln46_16_reg_15390_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y32   design_1_i/dot_matrix_0/inst/mul_ln46_30_reg_16748_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y28   design_1_i/dot_matrix_0/inst/mul_ln46_6_reg_14420_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y27   design_1_i/dot_matrix_0/inst/mul_ln46_15_fu_7433_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y22   design_1_i/dot_matrix_0/inst/mul_ln46_19_fu_7989_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y2    design_1_i/dot_matrix_0/inst/mul_ln46_59_reg_19566_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y22   design_1_i/dot_matrix_0/inst/mul_ln46_8_reg_14614_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y45  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y45  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y45  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y45  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y45  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y45  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y45  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y45  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y45  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y45  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y50  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y50  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y50  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y50  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y50  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y50  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y50  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X32Y50  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y50  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y50  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK



