{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571168588142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571168588142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 16:43:08 2019 " "Processing started: Tue Oct 15 16:43:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571168588142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571168588142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571168588142 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1571168588292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/conversorHex7Seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595854 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571168595854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-comportamento " "Found design unit 1: decoder-comportamento" {  } { { "decoder.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/decoder.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595855 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571168595855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-estrutural " "Found design unit 1: relogio-estrutural" {  } { { "relogio.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/relogio.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595855 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/relogio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571168595855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-arch " "Found design unit 1: pc-arch" {  } { { "pc.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/pc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595856 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/pc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571168595856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-functions " "Found design unit 1: ULA-functions" {  } { { "ula.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/ula.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595856 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/ula.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571168595856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-comportamento " "Found design unit 1: somador-comportamento" {  } { { "somador.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/somador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595857 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571168595857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-comportamento " "Found design unit 1: mux2x1-comportamento" {  } { { "mux.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/mux.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595857 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571168595857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-comportamento " "Found design unit 1: flipflop-comportamento" {  } { { "flipflop.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/flipflop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595857 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571168595857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-estrutural " "Found design unit 1: cpu-estrutural" {  } { { "cpu.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/cpu.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595858 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/cpu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571168595858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acumulador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acumulador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acumulador-comportamento " "Found design unit 1: acumulador-comportamento" {  } { { "acumulador.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/acumulador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595858 ""} { "Info" "ISGN_ENTITY_NAME" "1 acumulador " "Found entity 1: acumulador" {  } { { "acumulador.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/acumulador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571168595858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-initFileROM " "Found design unit 1: rom-initFileROM" {  } { { "rom.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/rom.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595858 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571168595858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-comportamento " "Found design unit 1: ram-comportamento" {  } { { "ram.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/ram.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595859 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/ram.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571168595859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/divisorGenerico.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595859 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571168595859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TESTEdivisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TESTEdivisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TESTEdivisor-arc_TESTEdivisor " "Found design unit 1: TESTEdivisor-arc_TESTEdivisor" {  } { { "TESTEdivisor.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/TESTEdivisor.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595860 ""} { "Info" "ISGN_ENTITY_NAME" "1 TESTEdivisor " "Found entity 1: TESTEdivisor" {  } { { "TESTEdivisor.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/TESTEdivisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571168595860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_intermediario.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teste_intermediario.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teste_intermediario-arch " "Found design unit 1: teste_intermediario-arch" {  } { { "teste_intermediario.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/teste_intermediario.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595860 ""} { "Info" "ISGN_ENTITY_NAME" "1 teste_intermediario " "Found entity 1: teste_intermediario" {  } { { "teste_intermediario.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/teste_intermediario.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571168595860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopReset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopReset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflopReset-comportamento " "Found design unit 1: flipflopReset-comportamento" {  } { { "flipflopReset.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/flipflopReset.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595860 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflopReset " "Found entity 1: flipflopReset" {  } { { "flipflopReset.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/flipflopReset.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571168595860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1bit-comportamento " "Found design unit 1: mux1bit-comportamento" {  } { { "mux1bit.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/mux1bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595861 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1bit " "Found entity 1: mux1bit" {  } { { "mux1bit.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/mux1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571168595861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571168595861 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogio " "Elaborating entity \"relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571168595904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:CPU " "Elaborating entity \"cpu\" for hierarchy \"cpu:CPU\"" {  } { { "relogio.vhd" "CPU" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/relogio.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571168595914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acumulador cpu:CPU\|acumulador:ACUMULADOR " "Elaborating entity \"acumulador\" for hierarchy \"cpu:CPU\|acumulador:ACUMULADOR\"" {  } { { "cpu.vhd" "ACUMULADOR" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/cpu.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571168595915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom cpu:CPU\|rom:ROM " "Elaborating entity \"rom\" for hierarchy \"cpu:CPU\|rom:ROM\"" {  } { { "cpu.vhd" "ROM" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/cpu.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571168595916 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "content rom.vhd(22) " "VHDL Signal Declaration warning at rom.vhd(22): used implicit default value for signal \"content\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rom.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/rom.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571168595917 "|relogio|cpu:CPU|rom:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 cpu:CPU\|mux2x1:MUXIMEDIATO " "Elaborating entity \"mux2x1\" for hierarchy \"cpu:CPU\|mux2x1:MUXIMEDIATO\"" {  } { { "cpu.vhd" "MUXIMEDIATO" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/cpu.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571168595917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop cpu:CPU\|flipflop:FLIPFLOP " "Elaborating entity \"flipflop\" for hierarchy \"cpu:CPU\|flipflop:FLIPFLOP\"" {  } { { "cpu.vhd" "FLIPFLOP" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/cpu.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571168595918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador cpu:CPU\|somador:SOMADOR " "Elaborating entity \"somador\" for hierarchy \"cpu:CPU\|somador:SOMADOR\"" {  } { { "cpu.vhd" "SOMADOR" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/cpu.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571168595918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc cpu:CPU\|pc:PC " "Elaborating entity \"pc\" for hierarchy \"cpu:CPU\|pc:PC\"" {  } { { "cpu.vhd" "PC" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/cpu.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571168595919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula cpu:CPU\|ula:ULA " "Elaborating entity \"ula\" for hierarchy \"cpu:CPU\|ula:ULA\"" {  } { { "cpu.vhd" "ULA" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/cpu.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571168595919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:DE " "Elaborating entity \"decoder\" for hierarchy \"decoder:DE\"" {  } { { "relogio.vhd" "DE" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/relogio.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571168595920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:DISPLAY1 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:DISPLAY1\"" {  } { { "relogio.vhd" "DISPLAY1" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/relogio.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571168595921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:RAM " "Elaborating entity \"ram\" for hierarchy \"ram:RAM\"" {  } { { "relogio.vhd" "RAM" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/relogio.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571168595923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico:BASE_TEMPO " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico:BASE_TEMPO\"" {  } { { "relogio.vhd" "BASE_TEMPO" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/relogio.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571168595923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico:BASE_TEMPO2 " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico:BASE_TEMPO2\"" {  } { { "relogio.vhd" "BASE_TEMPO2" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/relogio.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571168595924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1bit mux1bit:MUXBaseTempo " "Elaborating entity \"mux1bit\" for hierarchy \"mux1bit:MUXBaseTempo\"" {  } { { "relogio.vhd" "MUXBaseTempo" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/relogio.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571168595924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopReset flipflopReset:FFreset " "Elaborating entity \"flipflopReset\" for hierarchy \"flipflopReset:FFreset\"" {  } { { "relogio.vhd" "FFreset" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/relogio.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571168595925 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset flipflopReset.vhd(17) " "VHDL Process Statement warning at flipflopReset.vhd(17): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flipflopReset.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/flipflopReset.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571168595925 "|flipflopReset"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux1bit:MUXBaseTempo\|saida_MUX " "Found clock multiplexer mux1bit:MUXBaseTempo\|saida_MUX" {  } { { "mux1bit.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/mux1bit.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1571168596076 "|relogio|mux1bit:MUXBaseTempo|saida_MUX"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1571168596076 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ram:RAM\|registrador " "RAM logic \"ram:RAM\|registrador\" is uninferred due to asynchronous read logic" {  } { { "ram.vhd" "registrador" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/ram.vhd" 36 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1571168596130 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1571168596130 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "170 256 0 1 1 " "170 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "86 255 " "Addresses ranging from 86 to 255 are not initialized" {  } { { "/home/arqcomp/Documents/Project_Clock/vhdl/RomInit.mif" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/RomInit.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1571168596131 ""}  } { { "/home/arqcomp/Documents/Project_Clock/vhdl/RomInit.mif" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/RomInit.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1571168596131 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/relogio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571168597610 "|relogio|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/relogio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571168597610 "|relogio|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/relogio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571168597610 "|relogio|HEX6[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571168597610 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571168597741 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571168601856 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571168601856 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "relogio.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571168602028 "|relogio|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "relogio.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571168602028 "|relogio|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "relogio.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571168602028 "|relogio|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "relogio.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571168602028 "|relogio|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "relogio.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571168602028 "|relogio|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "relogio.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571168602028 "|relogio|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "relogio.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571168602028 "|relogio|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "relogio.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571168602028 "|relogio|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "relogio.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571168602028 "|relogio|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "relogio.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571168602028 "|relogio|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "relogio.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571168602028 "|relogio|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "relogio.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571168602028 "|relogio|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "relogio.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571168602028 "|relogio|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "relogio.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571168602028 "|relogio|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "relogio.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571168602028 "|relogio|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "relogio.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571168602028 "|relogio|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "relogio.vhd" "" { Text "/home/arqcomp/Documents/Project_Clock/vhdl/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571168602028 "|relogio|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1571168602028 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3647 " "Implemented 3647 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571168602028 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571168602028 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3571 " "Implemented 3571 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571168602028 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571168602028 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1010 " "Peak virtual memory: 1010 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571168602036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 16:43:22 2019 " "Processing ended: Tue Oct 15 16:43:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571168602036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571168602036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571168602036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571168602036 ""}
