Fitter report for lab6
Thu Apr  5 15:33:28 2018
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ALTSYNCRAM
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Thu Apr  5 15:33:28 2018       ;
; Quartus II 32-bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; lab6                                        ;
; Top-level Entity Name              ; CPU_TEST_Sim                                ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE115F29C7                               ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 678 / 114,480 ( < 1 % )                     ;
;     Total combinational functions  ; 678 / 114,480 ( < 1 % )                     ;
;     Dedicated logic registers      ; 199 / 114,480 ( < 1 % )                     ;
; Total registers                    ; 199                                         ;
; Total pins                         ; 209 / 529 ( 40 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 10,240 / 3,981,312 ( < 1 % )                ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE115F29C7                         ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.72        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  24.1%      ;
+----------------------------+-------------+


+------------------------------------------------+
; I/O Assignment Warnings                        ;
+----------------+-------------------------------+
; Pin Name       ; Reason                        ;
+----------------+-------------------------------+
; outA[0]        ; Incomplete set of assignments ;
; outA[1]        ; Incomplete set of assignments ;
; outA[2]        ; Incomplete set of assignments ;
; outA[3]        ; Incomplete set of assignments ;
; outA[4]        ; Incomplete set of assignments ;
; outA[5]        ; Incomplete set of assignments ;
; outA[6]        ; Incomplete set of assignments ;
; outA[7]        ; Incomplete set of assignments ;
; outA[8]        ; Incomplete set of assignments ;
; outA[9]        ; Incomplete set of assignments ;
; outA[10]       ; Incomplete set of assignments ;
; outA[11]       ; Incomplete set of assignments ;
; outA[12]       ; Incomplete set of assignments ;
; outA[13]       ; Incomplete set of assignments ;
; outA[14]       ; Incomplete set of assignments ;
; outA[15]       ; Incomplete set of assignments ;
; outA[16]       ; Incomplete set of assignments ;
; outA[17]       ; Incomplete set of assignments ;
; outA[18]       ; Incomplete set of assignments ;
; outA[19]       ; Incomplete set of assignments ;
; outA[20]       ; Incomplete set of assignments ;
; outA[21]       ; Incomplete set of assignments ;
; outA[22]       ; Incomplete set of assignments ;
; outA[23]       ; Incomplete set of assignments ;
; outA[24]       ; Incomplete set of assignments ;
; outA[25]       ; Incomplete set of assignments ;
; outA[26]       ; Incomplete set of assignments ;
; outA[27]       ; Incomplete set of assignments ;
; outA[28]       ; Incomplete set of assignments ;
; outA[29]       ; Incomplete set of assignments ;
; outA[30]       ; Incomplete set of assignments ;
; outA[31]       ; Incomplete set of assignments ;
; outB[0]        ; Incomplete set of assignments ;
; outB[1]        ; Incomplete set of assignments ;
; outB[2]        ; Incomplete set of assignments ;
; outB[3]        ; Incomplete set of assignments ;
; outB[4]        ; Incomplete set of assignments ;
; outB[5]        ; Incomplete set of assignments ;
; outB[6]        ; Incomplete set of assignments ;
; outB[7]        ; Incomplete set of assignments ;
; outB[8]        ; Incomplete set of assignments ;
; outB[9]        ; Incomplete set of assignments ;
; outB[10]       ; Incomplete set of assignments ;
; outB[11]       ; Incomplete set of assignments ;
; outB[12]       ; Incomplete set of assignments ;
; outB[13]       ; Incomplete set of assignments ;
; outB[14]       ; Incomplete set of assignments ;
; outB[15]       ; Incomplete set of assignments ;
; outB[16]       ; Incomplete set of assignments ;
; outB[17]       ; Incomplete set of assignments ;
; outB[18]       ; Incomplete set of assignments ;
; outB[19]       ; Incomplete set of assignments ;
; outB[20]       ; Incomplete set of assignments ;
; outB[21]       ; Incomplete set of assignments ;
; outB[22]       ; Incomplete set of assignments ;
; outB[23]       ; Incomplete set of assignments ;
; outB[24]       ; Incomplete set of assignments ;
; outB[25]       ; Incomplete set of assignments ;
; outB[26]       ; Incomplete set of assignments ;
; outB[27]       ; Incomplete set of assignments ;
; outB[28]       ; Incomplete set of assignments ;
; outB[29]       ; Incomplete set of assignments ;
; outB[30]       ; Incomplete set of assignments ;
; outB[31]       ; Incomplete set of assignments ;
; outC           ; Incomplete set of assignments ;
; outZ           ; Incomplete set of assignments ;
; outIR[0]       ; Incomplete set of assignments ;
; outIR[1]       ; Incomplete set of assignments ;
; outIR[2]       ; Incomplete set of assignments ;
; outIR[3]       ; Incomplete set of assignments ;
; outIR[4]       ; Incomplete set of assignments ;
; outIR[5]       ; Incomplete set of assignments ;
; outIR[6]       ; Incomplete set of assignments ;
; outIR[7]       ; Incomplete set of assignments ;
; outIR[8]       ; Incomplete set of assignments ;
; outIR[9]       ; Incomplete set of assignments ;
; outIR[10]      ; Incomplete set of assignments ;
; outIR[11]      ; Incomplete set of assignments ;
; outIR[12]      ; Incomplete set of assignments ;
; outIR[13]      ; Incomplete set of assignments ;
; outIR[14]      ; Incomplete set of assignments ;
; outIR[15]      ; Incomplete set of assignments ;
; outIR[16]      ; Incomplete set of assignments ;
; outIR[17]      ; Incomplete set of assignments ;
; outIR[18]      ; Incomplete set of assignments ;
; outIR[19]      ; Incomplete set of assignments ;
; outIR[20]      ; Incomplete set of assignments ;
; outIR[21]      ; Incomplete set of assignments ;
; outIR[22]      ; Incomplete set of assignments ;
; outIR[23]      ; Incomplete set of assignments ;
; outIR[24]      ; Incomplete set of assignments ;
; outIR[25]      ; Incomplete set of assignments ;
; outIR[26]      ; Incomplete set of assignments ;
; outIR[27]      ; Incomplete set of assignments ;
; outIR[28]      ; Incomplete set of assignments ;
; outIR[29]      ; Incomplete set of assignments ;
; outIR[30]      ; Incomplete set of assignments ;
; outIR[31]      ; Incomplete set of assignments ;
; outPC[0]       ; Incomplete set of assignments ;
; outPC[1]       ; Incomplete set of assignments ;
; outPC[2]       ; Incomplete set of assignments ;
; outPC[3]       ; Incomplete set of assignments ;
; outPC[4]       ; Incomplete set of assignments ;
; outPC[5]       ; Incomplete set of assignments ;
; outPC[6]       ; Incomplete set of assignments ;
; outPC[7]       ; Incomplete set of assignments ;
; outPC[8]       ; Incomplete set of assignments ;
; outPC[9]       ; Incomplete set of assignments ;
; outPC[10]      ; Incomplete set of assignments ;
; outPC[11]      ; Incomplete set of assignments ;
; outPC[12]      ; Incomplete set of assignments ;
; outPC[13]      ; Incomplete set of assignments ;
; outPC[14]      ; Incomplete set of assignments ;
; outPC[15]      ; Incomplete set of assignments ;
; outPC[16]      ; Incomplete set of assignments ;
; outPC[17]      ; Incomplete set of assignments ;
; outPC[18]      ; Incomplete set of assignments ;
; outPC[19]      ; Incomplete set of assignments ;
; outPC[20]      ; Incomplete set of assignments ;
; outPC[21]      ; Incomplete set of assignments ;
; outPC[22]      ; Incomplete set of assignments ;
; outPC[23]      ; Incomplete set of assignments ;
; outPC[24]      ; Incomplete set of assignments ;
; outPC[25]      ; Incomplete set of assignments ;
; outPC[26]      ; Incomplete set of assignments ;
; outPC[27]      ; Incomplete set of assignments ;
; outPC[28]      ; Incomplete set of assignments ;
; outPC[29]      ; Incomplete set of assignments ;
; outPC[30]      ; Incomplete set of assignments ;
; outPC[31]      ; Incomplete set of assignments ;
; addrOut[0]     ; Incomplete set of assignments ;
; addrOut[1]     ; Incomplete set of assignments ;
; addrOut[2]     ; Incomplete set of assignments ;
; addrOut[3]     ; Incomplete set of assignments ;
; addrOut[4]     ; Incomplete set of assignments ;
; addrOut[5]     ; Incomplete set of assignments ;
; wEn            ; Incomplete set of assignments ;
; memDataOut[0]  ; Incomplete set of assignments ;
; memDataOut[1]  ; Incomplete set of assignments ;
; memDataOut[2]  ; Incomplete set of assignments ;
; memDataOut[3]  ; Incomplete set of assignments ;
; memDataOut[4]  ; Incomplete set of assignments ;
; memDataOut[5]  ; Incomplete set of assignments ;
; memDataOut[6]  ; Incomplete set of assignments ;
; memDataOut[7]  ; Incomplete set of assignments ;
; memDataOut[8]  ; Incomplete set of assignments ;
; memDataOut[9]  ; Incomplete set of assignments ;
; memDataOut[10] ; Incomplete set of assignments ;
; memDataOut[11] ; Incomplete set of assignments ;
; memDataOut[12] ; Incomplete set of assignments ;
; memDataOut[13] ; Incomplete set of assignments ;
; memDataOut[14] ; Incomplete set of assignments ;
; memDataOut[15] ; Incomplete set of assignments ;
; memDataOut[16] ; Incomplete set of assignments ;
; memDataOut[17] ; Incomplete set of assignments ;
; memDataOut[18] ; Incomplete set of assignments ;
; memDataOut[19] ; Incomplete set of assignments ;
; memDataOut[20] ; Incomplete set of assignments ;
; memDataOut[21] ; Incomplete set of assignments ;
; memDataOut[22] ; Incomplete set of assignments ;
; memDataOut[23] ; Incomplete set of assignments ;
; memDataOut[24] ; Incomplete set of assignments ;
; memDataOut[25] ; Incomplete set of assignments ;
; memDataOut[26] ; Incomplete set of assignments ;
; memDataOut[27] ; Incomplete set of assignments ;
; memDataOut[28] ; Incomplete set of assignments ;
; memDataOut[29] ; Incomplete set of assignments ;
; memDataOut[30] ; Incomplete set of assignments ;
; memDataOut[31] ; Incomplete set of assignments ;
; memDataIn[0]   ; Incomplete set of assignments ;
; memDataIn[1]   ; Incomplete set of assignments ;
; memDataIn[2]   ; Incomplete set of assignments ;
; memDataIn[3]   ; Incomplete set of assignments ;
; memDataIn[4]   ; Incomplete set of assignments ;
; memDataIn[5]   ; Incomplete set of assignments ;
; memDataIn[6]   ; Incomplete set of assignments ;
; memDataIn[7]   ; Incomplete set of assignments ;
; memDataIn[8]   ; Incomplete set of assignments ;
; memDataIn[9]   ; Incomplete set of assignments ;
; memDataIn[10]  ; Incomplete set of assignments ;
; memDataIn[11]  ; Incomplete set of assignments ;
; memDataIn[12]  ; Incomplete set of assignments ;
; memDataIn[13]  ; Incomplete set of assignments ;
; memDataIn[14]  ; Incomplete set of assignments ;
; memDataIn[15]  ; Incomplete set of assignments ;
; memDataIn[16]  ; Incomplete set of assignments ;
; memDataIn[17]  ; Incomplete set of assignments ;
; memDataIn[18]  ; Incomplete set of assignments ;
; memDataIn[19]  ; Incomplete set of assignments ;
; memDataIn[20]  ; Incomplete set of assignments ;
; memDataIn[21]  ; Incomplete set of assignments ;
; memDataIn[22]  ; Incomplete set of assignments ;
; memDataIn[23]  ; Incomplete set of assignments ;
; memDataIn[24]  ; Incomplete set of assignments ;
; memDataIn[25]  ; Incomplete set of assignments ;
; memDataIn[26]  ; Incomplete set of assignments ;
; memDataIn[27]  ; Incomplete set of assignments ;
; memDataIn[28]  ; Incomplete set of assignments ;
; memDataIn[29]  ; Incomplete set of assignments ;
; memDataIn[30]  ; Incomplete set of assignments ;
; memDataIn[31]  ; Incomplete set of assignments ;
; T_Info[0]      ; Incomplete set of assignments ;
; T_Info[1]      ; Incomplete set of assignments ;
; T_Info[2]      ; Incomplete set of assignments ;
; wen_mem        ; Incomplete set of assignments ;
; en_mem         ; Incomplete set of assignments ;
; cpuClk         ; Incomplete set of assignments ;
; memClk         ; Incomplete set of assignments ;
; rst            ; Incomplete set of assignments ;
+----------------+-------------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1375 ) ; 0.00 % ( 0 / 1375 )        ; 0.00 % ( 0 / 1375 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1375 ) ; 0.00 % ( 0 / 1375 )        ; 0.00 % ( 0 / 1375 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1365 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/student1/mbhagat/coe608/lab6/output_files/lab6.pin.


+----------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                              ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Total logic elements                        ; 678 / 114,480 ( < 1 % )      ;
;     -- Combinational with no register       ; 479                          ;
;     -- Register only                        ; 0                            ;
;     -- Combinational with a register        ; 199                          ;
;                                             ;                              ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 340                          ;
;     -- 3 input functions                    ; 207                          ;
;     -- <=2 input functions                  ; 131                          ;
;     -- Register only                        ; 0                            ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 616                          ;
;     -- arithmetic mode                      ; 62                           ;
;                                             ;                              ;
; Total registers*                            ; 199 / 117,053 ( < 1 % )      ;
;     -- Dedicated logic registers            ; 199 / 114,480 ( < 1 % )      ;
;     -- I/O registers                        ; 0 / 2,573 ( 0 % )            ;
;                                             ;                              ;
; Total LABs:  partially or completely used   ; 48 / 7,155 ( < 1 % )         ;
; Virtual pins                                ; 0                            ;
; I/O pins                                    ; 209 / 529 ( 40 % )           ;
;     -- Clock pins                           ; 2 / 7 ( 29 % )               ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )                ;
;                                             ;                              ;
; Global signals                              ; 6                            ;
; M9Ks                                        ; 2 / 432 ( < 1 % )            ;
; Total block memory bits                     ; 10,240 / 3,981,312 ( < 1 % ) ;
; Total block memory implementation bits      ; 18,432 / 3,981,312 ( < 1 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 532 ( 0 % )              ;
; PLLs                                        ; 0 / 4 ( 0 % )                ;
; Global clocks                               ; 6 / 20 ( 30 % )              ;
; JTAGs                                       ; 0 / 1 ( 0 % )                ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%                 ;
; Peak interconnect usage (total/H/V)         ; 11% / 10% / 13%              ;
; Maximum fan-out                             ; 189                          ;
; Highest non-global fan-out                  ; 89                           ;
; Total fan-out                               ; 3353                         ;
; Average fan-out                             ; 2.55                         ;
+---------------------------------------------+------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                           ;
+---------------------------------------------+------------------------+--------------------------------+
; Statistic                                   ; Top                    ; hard_block:auto_generated_inst ;
+---------------------------------------------+------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                    ; Low                            ;
;                                             ;                        ;                                ;
; Total logic elements                        ; 678 / 114480 ( < 1 % ) ; 0 / 114480 ( 0 % )             ;
;     -- Combinational with no register       ; 479                    ; 0                              ;
;     -- Register only                        ; 0                      ; 0                              ;
;     -- Combinational with a register        ; 199                    ; 0                              ;
;                                             ;                        ;                                ;
; Logic element usage by number of LUT inputs ;                        ;                                ;
;     -- 4 input functions                    ; 340                    ; 0                              ;
;     -- 3 input functions                    ; 207                    ; 0                              ;
;     -- <=2 input functions                  ; 131                    ; 0                              ;
;     -- Register only                        ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Logic elements by mode                      ;                        ;                                ;
;     -- normal mode                          ; 616                    ; 0                              ;
;     -- arithmetic mode                      ; 62                     ; 0                              ;
;                                             ;                        ;                                ;
; Total registers                             ; 199                    ; 0                              ;
;     -- Dedicated logic registers            ; 199 / 114480 ( < 1 % ) ; 0 / 114480 ( 0 % )             ;
;     -- I/O registers                        ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Total LABs:  partially or completely used   ; 48 / 7155 ( < 1 % )    ; 0 / 7155 ( 0 % )               ;
;                                             ;                        ;                                ;
; Virtual pins                                ; 0                      ; 0                              ;
; I/O pins                                    ; 209                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 532 ( 0 % )        ; 0 / 532 ( 0 % )                ;
; Total memory bits                           ; 10240                  ; 0                              ;
; Total RAM block bits                        ; 18432                  ; 0                              ;
; M9K                                         ; 2 / 432 ( < 1 % )      ; 0 / 432 ( 0 % )                ;
; Clock control block                         ; 6 / 24 ( 25 % )        ; 0 / 24 ( 0 % )                 ;
;                                             ;                        ;                                ;
; Connections                                 ;                        ;                                ;
;     -- Input Connections                    ; 0                      ; 0                              ;
;     -- Registered Input Connections         ; 0                      ; 0                              ;
;     -- Output Connections                   ; 0                      ; 0                              ;
;     -- Registered Output Connections        ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Internal Connections                        ;                        ;                                ;
;     -- Total Connections                    ; 3380                   ; 5                              ;
;     -- Registered Connections               ; 849                    ; 0                              ;
;                                             ;                        ;                                ;
; External Connections                        ;                        ;                                ;
;     -- Top                                  ; 0                      ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Partition Interface                         ;                        ;                                ;
;     -- Input Ports                          ; 3                      ; 0                              ;
;     -- Output Ports                         ; 206                    ; 0                              ;
;     -- Bidir Ports                          ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Registered Ports                            ;                        ;                                ;
;     -- Registered Input Ports               ; 0                      ; 0                              ;
;     -- Registered Output Ports              ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Port Connectivity                           ;                        ;                                ;
;     -- Input Ports driven by GND            ; 0                      ; 0                              ;
;     -- Output Ports driven by GND           ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                      ; 0                              ;
;     -- Input Ports with no Source           ; 0                      ; 0                              ;
;     -- Output Ports with no Source          ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                      ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                      ; 0                              ;
+---------------------------------------------+------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                  ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; cpuClk ; J1    ; 1        ; 0            ; 36           ; 7            ; 203                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; memClk ; Y2    ; 2        ; 0            ; 36           ; 14           ; 4                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rst    ; J16   ; 7        ; 65           ; 73           ; 14           ; 36                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; T_Info[0]      ; N26   ; 6        ; 115          ; 44           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; T_Info[1]      ; K26   ; 6        ; 115          ; 55           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; T_Info[2]      ; E17   ; 7        ; 67           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addrOut[0]     ; G13   ; 8        ; 38           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addrOut[1]     ; R28   ; 5        ; 115          ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addrOut[2]     ; C10   ; 8        ; 35           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addrOut[3]     ; A22   ; 7        ; 89           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addrOut[4]     ; C12   ; 8        ; 52           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addrOut[5]     ; AD18  ; 4        ; 85           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; en_mem         ; AE12  ; 3        ; 33           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[0]   ; AB27  ; 5        ; 115          ; 18           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[10]  ; A4    ; 8        ; 7            ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[11]  ; AF12  ; 3        ; 33           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[12]  ; Y6    ; 2        ; 0            ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[13]  ; C6    ; 8        ; 5            ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[14]  ; AE22  ; 4        ; 96           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[15]  ; AE27  ; 5        ; 115          ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[16]  ; AE4   ; 3        ; 3            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[17]  ; AB17  ; 4        ; 89           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[18]  ; M3    ; 1        ; 0            ; 51           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[19]  ; AD21  ; 4        ; 102          ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[1]   ; A25   ; 7        ; 109          ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[20]  ; K1    ; 1        ; 0            ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[21]  ; D22   ; 7        ; 111          ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[22]  ; AG3   ; 3        ; 3            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[23]  ; AE3   ; 2        ; 0            ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[24]  ; G10   ; 8        ; 20           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[25]  ; W8    ; 2        ; 0            ; 11           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[26]  ; AE23  ; 4        ; 105          ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[27]  ; AH6   ; 3        ; 11           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[28]  ; E3    ; 1        ; 0            ; 66           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[29]  ; AF8   ; 3        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[2]   ; AH19  ; 4        ; 72           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[30]  ; AA12  ; 3        ; 52           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[31]  ; C4    ; 8        ; 3            ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[3]   ; W3    ; 2        ; 0            ; 13           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[4]   ; J23   ; 6        ; 115          ; 63           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[5]   ; AB20  ; 4        ; 100          ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[6]   ; AC26  ; 5        ; 115          ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[7]   ; AB18  ; 4        ; 98           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[8]   ; U2    ; 2        ; 0            ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataIn[9]   ; W4    ; 2        ; 0            ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[0]  ; D26   ; 6        ; 115          ; 62           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[10] ; K25   ; 6        ; 115          ; 55           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[11] ; C14   ; 8        ; 52           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[12] ; A10   ; 8        ; 38           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[13] ; A21   ; 7        ; 89           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[14] ; AF19  ; 4        ; 83           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[15] ; R24   ; 5        ; 115          ; 35           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[16] ; W21   ; 5        ; 115          ; 25           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[17] ; M24   ; 6        ; 115          ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[18] ; AF20  ; 4        ; 85           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[19] ; P25   ; 6        ; 115          ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[1]  ; U28   ; 5        ; 115          ; 28           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[20] ; AF25  ; 4        ; 83           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[21] ; C15   ; 7        ; 58           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[22] ; AE20  ; 4        ; 85           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[23] ; H14   ; 8        ; 49           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[24] ; B23   ; 7        ; 102          ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[25] ; N21   ; 6        ; 115          ; 42           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[26] ; B22   ; 7        ; 89           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[27] ; D24   ; 7        ; 98           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[28] ; J14   ; 8        ; 49           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[29] ; L27   ; 6        ; 115          ; 48           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[2]  ; J12   ; 8        ; 40           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[30] ; T21   ; 5        ; 115          ; 32           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[31] ; AE19  ; 4        ; 83           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[3]  ; C20   ; 7        ; 85           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[4]  ; F26   ; 6        ; 115          ; 59           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[5]  ; AG23  ; 4        ; 81           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[6]  ; D12   ; 8        ; 52           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[7]  ; F12   ; 8        ; 33           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[8]  ; A17   ; 7        ; 60           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; memDataOut[9]  ; AH23  ; 4        ; 81           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[0]        ; G17   ; 7        ; 83           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[10]       ; J26   ; 6        ; 115          ; 51           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[11]       ; G15   ; 7        ; 65           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[12]       ; D14   ; 8        ; 52           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[13]       ; J19   ; 7        ; 72           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[14]       ; E28   ; 6        ; 115          ; 57           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[15]       ; G27   ; 6        ; 115          ; 52           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[16]       ; P27   ; 6        ; 115          ; 44           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[17]       ; F27   ; 6        ; 115          ; 56           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[18]       ; U26   ; 5        ; 115          ; 27           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[19]       ; W22   ; 5        ; 115          ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[1]        ; L25   ; 6        ; 115          ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[20]       ; H13   ; 8        ; 38           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[21]       ; E12   ; 8        ; 33           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[22]       ; L23   ; 6        ; 115          ; 49           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[23]       ; AF18  ; 4        ; 79           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[24]       ; R26   ; 5        ; 115          ; 33           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[25]       ; A12   ; 8        ; 47           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[26]       ; J13   ; 8        ; 40           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[27]       ; V22   ; 5        ; 115          ; 26           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[28]       ; H26   ; 6        ; 115          ; 58           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[29]       ; M21   ; 6        ; 115          ; 53           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[2]        ; G28   ; 6        ; 115          ; 52           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[30]       ; J15   ; 7        ; 60           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[31]       ; F28   ; 6        ; 115          ; 56           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[3]        ; G20   ; 7        ; 74           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[4]        ; D27   ; 6        ; 115          ; 61           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[5]        ; D17   ; 7        ; 81           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[6]        ; C17   ; 7        ; 81           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[7]        ; E18   ; 7        ; 87           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[8]        ; F18   ; 7        ; 87           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outA[9]        ; A19   ; 7        ; 81           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[0]        ; C19   ; 7        ; 83           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[10]       ; D13   ; 8        ; 54           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[11]       ; G14   ; 8        ; 47           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[12]       ; L8    ; 1        ; 0            ; 48           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[13]       ; F17   ; 7        ; 67           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[14]       ; AH21  ; 4        ; 74           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[15]       ; F19   ; 7        ; 94           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[16]       ; E25   ; 7        ; 83           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[17]       ; H25   ; 6        ; 115          ; 58           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[18]       ; R25   ; 5        ; 115          ; 33           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[19]       ; A11   ; 8        ; 42           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[1]        ; C16   ; 7        ; 62           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[20]       ; D15   ; 7        ; 58           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[21]       ; B7    ; 8        ; 29           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[22]       ; E27   ; 6        ; 115          ; 57           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[23]       ; AH22  ; 4        ; 79           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[24]       ; U27   ; 5        ; 115          ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[25]       ; G19   ; 7        ; 69           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[26]       ; N3    ; 1        ; 0            ; 46           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[27]       ; AG18  ; 4        ; 69           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[28]       ; B11   ; 8        ; 42           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[29]       ; J24   ; 6        ; 115          ; 63           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[2]        ; L26   ; 6        ; 115          ; 50           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[30]       ; E14   ; 8        ; 45           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[31]       ; E15   ; 7        ; 58           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[3]        ; H15   ; 7        ; 60           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[4]        ; B21   ; 7        ; 87           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[5]        ; M25   ; 6        ; 115          ; 47           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[6]        ; E24   ; 7        ; 85           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[7]        ; F15   ; 7        ; 58           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[8]        ; J25   ; 6        ; 115          ; 51           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outB[9]        ; U21   ; 5        ; 115          ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outC           ; E26   ; 6        ; 115          ; 59           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[0]       ; K27   ; 6        ; 115          ; 50           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[10]      ; G22   ; 7        ; 72           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[11]      ; H19   ; 7        ; 72           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[12]      ; AC17  ; 4        ; 74           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[13]      ; H16   ; 7        ; 65           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[14]      ; AG19  ; 4        ; 72           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[15]      ; B19   ; 7        ; 81           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[16]      ; E11   ; 8        ; 31           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[17]      ; Y22   ; 5        ; 115          ; 30           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[18]      ; T26   ; 5        ; 115          ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[19]      ; L28   ; 6        ; 115          ; 47           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[1]       ; M27   ; 6        ; 115          ; 46           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[20]      ; AG21  ; 4        ; 74           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[21]      ; F14   ; 8        ; 45           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[22]      ; D20   ; 7        ; 85           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[23]      ; U25   ; 5        ; 115          ; 27           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[24]      ; H21   ; 7        ; 72           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[25]      ; M26   ; 6        ; 115          ; 46           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[26]      ; G18   ; 7        ; 69           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[27]      ; J17   ; 7        ; 69           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[28]      ; K28   ; 6        ; 115          ; 49           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[29]      ; L24   ; 6        ; 115          ; 48           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[2]       ; A18   ; 7        ; 79           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[30]      ; H17   ; 7        ; 67           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[31]      ; G16   ; 7        ; 67           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[3]       ; B18   ; 7        ; 79           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[4]       ; N25   ; 6        ; 115          ; 45           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[5]       ; M28   ; 6        ; 115          ; 45           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[6]       ; D19   ; 7        ; 83           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[7]       ; D16   ; 7        ; 62           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[8]       ; C22   ; 7        ; 96           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outIR[9]       ; AE18  ; 4        ; 79           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[0]       ; B10   ; 8        ; 38           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[10]      ; D18   ; 7        ; 85           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[11]      ; T22   ; 5        ; 115          ; 32           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[12]      ; D21   ; 7        ; 96           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[13]      ; G21   ; 7        ; 74           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[14]      ; C18   ; 7        ; 87           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[15]      ; M23   ; 6        ; 115          ; 40           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[16]      ; AF24  ; 4        ; 83           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[17]      ; AF17  ; 4        ; 67           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[18]      ; C23   ; 7        ; 100          ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[19]      ; P26   ; 6        ; 115          ; 40           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[1]       ; R27   ; 5        ; 115          ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[20]      ; V24   ; 5        ; 115          ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[21]      ; AH18  ; 4        ; 69           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[22]      ; R21   ; 5        ; 115          ; 36           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[23]      ; T25   ; 5        ; 115          ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[24]      ; V21   ; 5        ; 115          ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[25]      ; B17   ; 7        ; 60           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[26]      ; R22   ; 5        ; 115          ; 36           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[27]      ; U24   ; 5        ; 115          ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[28]      ; P21   ; 5        ; 115          ; 36           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[29]      ; L22   ; 6        ; 115          ; 62           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[2]       ; D10   ; 8        ; 35           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[30]      ; F11   ; 8        ; 31           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[31]      ; V25   ; 5        ; 115          ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[3]       ; C21   ; 7        ; 91           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[4]       ; C13   ; 8        ; 54           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[5]       ; AE21  ; 4        ; 85           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[6]       ; R23   ; 5        ; 115          ; 35           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[7]       ; C24   ; 7        ; 98           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[8]       ; AD17  ; 4        ; 74           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outPC[9]       ; AG22  ; 4        ; 79           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outZ           ; E19   ; 7        ; 94           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; wEn            ; G11   ; 8        ; 25           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; wen_mem        ; V7    ; 2        ; 0            ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; F4       ; DIFFIO_L5n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L8p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; M6       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; P3       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; N7       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; P4       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; R8       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; T22      ; DIFFIO_R29n, DEV_OE                      ; Use as regular IO        ; outPC[11]               ; Dual Purpose Pin          ;
; T21      ; DIFFIO_R29p, DEV_CLRn                    ; Use as regular IO        ; memDataOut[30]          ; Dual Purpose Pin          ;
; P24      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; P23      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; M22      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; P22      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; P26      ; DIFFIO_R24n, INIT_DONE                   ; Use as regular IO        ; outPC[19]               ; Dual Purpose Pin          ;
; P25      ; DIFFIO_R24p, CRC_ERROR                   ; Use as regular IO        ; memDataOut[19]          ; Dual Purpose Pin          ;
; P28      ; DIFFIO_R23n, nCEO                        ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; P27      ; DIFFIO_R23p, CLKUSR                      ; Use as regular IO        ; outA[16]                ; Dual Purpose Pin          ;
; G28      ; DIFFIO_R15n, nWE                         ; Use as regular IO        ; outA[2]                 ; Dual Purpose Pin          ;
; G27      ; DIFFIO_R15p, nOE                         ; Use as regular IO        ; outA[15]                ; Dual Purpose Pin          ;
; F28      ; DIFFIO_R13n, nAVD                        ; Use as regular IO        ; outA[31]                ; Dual Purpose Pin          ;
; F27      ; DIFFIO_R13p                              ; Use as regular IO        ; outA[17]                ; Dual Purpose Pin          ;
; E28      ; DIFFIO_R12n, PADD23                      ; Use as regular IO        ; outA[14]                ; Dual Purpose Pin          ;
; D27      ; DIFFIO_R9p, PADD21                       ; Use as regular IO        ; outA[4]                 ; Dual Purpose Pin          ;
; B22      ; DIFFIO_T53p, PADD0                       ; Use as regular IO        ; memDataOut[26]          ; Dual Purpose Pin          ;
; C18      ; DIFFIO_T50n, PADD1                       ; Use as regular IO        ; outPC[14]               ; Dual Purpose Pin          ;
; D18      ; DIFFIO_T50p, PADD2                       ; Use as regular IO        ; outPC[10]               ; Dual Purpose Pin          ;
; C17      ; DIFFIO_T46n, PADD3                       ; Use as regular IO        ; outA[6]                 ; Dual Purpose Pin          ;
; D17      ; DIFFIO_T46p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO        ; outA[5]                 ; Dual Purpose Pin          ;
; A19      ; DIFFIO_T45n, PADD5                       ; Use as regular IO        ; outA[9]                 ; Dual Purpose Pin          ;
; B19      ; DIFFIO_T45p, PADD6                       ; Use as regular IO        ; outIR[15]               ; Dual Purpose Pin          ;
; A18      ; DIFFIO_T44n, PADD7                       ; Use as regular IO        ; outIR[2]                ; Dual Purpose Pin          ;
; B18      ; DIFFIO_T44p, PADD8                       ; Use as regular IO        ; outIR[3]                ; Dual Purpose Pin          ;
; C16      ; DIFFIO_T36n, PADD9                       ; Use as regular IO        ; outB[1]                 ; Dual Purpose Pin          ;
; D16      ; DIFFIO_T36p, PADD10                      ; Use as regular IO        ; outIR[7]                ; Dual Purpose Pin          ;
; A17      ; DIFFIO_T35n, PADD11                      ; Use as regular IO        ; memDataOut[8]           ; Dual Purpose Pin          ;
; B17      ; DIFFIO_T35p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO        ; outPC[25]               ; Dual Purpose Pin          ;
; C15      ; DIFFIO_T32n, PADD13                      ; Use as regular IO        ; memDataOut[21]          ; Dual Purpose Pin          ;
; D15      ; DIFFIO_T32p, PADD14                      ; Use as regular IO        ; outB[20]                ; Dual Purpose Pin          ;
; D14      ; DIFFIO_T30p, PADD15                      ; Use as regular IO        ; outA[12]                ; Dual Purpose Pin          ;
; C12      ; DIFFIO_T29n, PADD16                      ; Use as regular IO        ; addrOut[4]              ; Dual Purpose Pin          ;
; D12      ; DIFFIO_T29p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; memDataOut[6]           ; Dual Purpose Pin          ;
; A11      ; DIFFIO_T25n, DATA2                       ; Use as regular IO        ; outB[19]                ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T25p, DATA3                       ; Use as regular IO        ; outB[28]                ; Dual Purpose Pin          ;
; A10      ; DIFFIO_T23n, PADD18                      ; Use as regular IO        ; memDataOut[12]          ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T23p, DATA4                       ; Use as regular IO        ; outPC[0]                ; Dual Purpose Pin          ;
; G13      ; DIFFIO_T22n, PADD19                      ; Use as regular IO        ; addrOut[0]              ; Dual Purpose Pin          ;
; H13      ; DIFFIO_T22p, DATA15                      ; Use as regular IO        ; outA[20]                ; Dual Purpose Pin          ;
; E12      ; DIFFIO_T20n, DATA14, DQS3T/CQ3T#,DPCLK11 ; Use as regular IO        ; outA[21]                ; Dual Purpose Pin          ;
; F12      ; DIFFIO_T20p, DATA13                      ; Use as regular IO        ; memDataOut[7]           ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T18p, DATA5                       ; Use as regular IO        ; outB[21]                ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 10 / 56 ( 18 % ) ; 2.5V          ; --           ;
; 2        ; 8 / 63 ( 13 % )  ; 2.5V          ; --           ;
; 3        ; 7 / 73 ( 10 % )  ; 2.5V          ; --           ;
; 4        ; 29 / 71 ( 41 % ) ; 2.5V          ; --           ;
; 5        ; 29 / 65 ( 45 % ) ; 2.5V          ; --           ;
; 6        ; 41 / 58 ( 71 % ) ; 2.5V          ; --           ;
; 7        ; 58 / 72 ( 81 % ) ; 2.5V          ; --           ;
; 8        ; 32 / 71 ( 45 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 535        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 532        ; 8        ; memDataIn[10]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A6       ; 504        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 501        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 517        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A10      ; 491        ; 8        ; memDataOut[12]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 487        ; 8        ; outB[19]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 482        ; 8        ; outA[25]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A14      ; 472        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A15      ; 470        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A17      ; 462        ; 7        ; memDataOut[8]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A18      ; 442        ; 7        ; outIR[2]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A19      ; 440        ; 7        ; outA[9]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A21      ; 425        ; 7        ; memDataOut[13]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A22      ; 423        ; 7        ; addrOut[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A23      ; 412        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A24      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A25      ; 405        ; 7        ; memDataIn[1]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A26      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A27      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 102        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA4      ; 101        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA5      ; 119        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA6      ; 118        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA7      ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA8      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA10     ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA12     ; 188        ; 3        ; memDataIn[30]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA13     ; 190        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 191        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA19     ; 264        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 269        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA22     ; 275        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA23     ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA24     ; 279        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AA25     ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA26     ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB1      ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB2      ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB3      ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB4      ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AB5      ; 127        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB6      ; 126        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB7      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 173        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 180        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 181        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB14     ; 192        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 242        ; 4        ; memDataIn[17]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB18     ; 254        ; 4        ; memDataIn[7]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB19     ; 253        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 257        ; 4        ; memDataIn[5]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB21     ; 266        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ; 265        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB23     ; 276        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB24     ; 274        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB25     ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB26     ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB27     ; 296        ; 5        ; memDataIn[0]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; AB28     ; 295        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC1      ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC2      ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC3      ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC4      ; 125        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC5      ; 124        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC7      ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC8      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC10     ; 174        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC11     ; 185        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC12     ; 179        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC14     ; 195        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC17     ; 221        ; 4        ; outIR[12]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AC18     ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC19     ; 247        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC21     ; 258        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC22     ; 267        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC23     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC24     ; 273        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC25     ; 272        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC26     ; 282        ; 5        ; memDataIn[6]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; AC27     ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC28     ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD1      ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD2      ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD3      ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD4      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD5      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD7      ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD8      ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD10     ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD11     ; 186        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD12     ; 182        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD14     ; 196        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD15     ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD17     ; 222        ; 4        ; outPC[8]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AD18     ; 237        ; 4        ; addrOut[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AD19     ; 248        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD21     ; 259        ; 4        ; memDataIn[19]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AD22     ; 268        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD23     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD24     ; 260        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD25     ; 255        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD26     ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD27     ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD28     ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE1      ; 106        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE2      ; 105        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE3      ; 122        ; 2        ; memDataIn[23]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; AE4      ; 132        ; 3        ; memDataIn[16]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AE5      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE6      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE8      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE9      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE10     ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE11     ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE12     ; 169        ; 3        ; en_mem                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AE13     ; 177        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE14     ; 183        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE17     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE18     ; 225        ; 4        ; outIR[9]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AE19     ; 231        ; 4        ; memDataOut[31]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AE20     ; 235        ; 4        ; memDataOut[22]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AE21     ; 238        ; 4        ; outPC[5]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AE22     ; 251        ; 4        ; memDataIn[14]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AE23     ; 261        ; 4        ; memDataIn[26]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AE24     ; 256        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE25     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE26     ; 278        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE27     ; 284        ; 5        ; memDataIn[15]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; AE28     ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF3      ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF4      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF5      ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF6      ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF7      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF8      ; 162        ; 3        ; memDataIn[29]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AF9      ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF10     ; 166        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF11     ; 172        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF12     ; 170        ; 3        ; memDataIn[11]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AF13     ; 178        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF14     ; 184        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF15     ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF16     ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF17     ; 216        ; 4        ; outPC[17]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AF18     ; 226        ; 4        ; outA[23]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AF19     ; 232        ; 4        ; memDataOut[14]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AF20     ; 236        ; 4        ; memDataOut[18]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AF21     ; 239        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF22     ; 252        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF23     ; 262        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF24     ; 233        ; 4        ; outPC[16]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AF25     ; 234        ; 4        ; memDataOut[20]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AF26     ; 244        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF27     ; 277        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF28     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG3      ; 133        ; 3        ; memDataIn[22]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AG4      ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG5      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG6      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG7      ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG8      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG10     ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG11     ; 175        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG12     ; 193        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG14     ; 199        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG15     ; 201        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG17     ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG18     ; 217        ; 4        ; outB[27]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AG19     ; 219        ; 4        ; outIR[14]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AG20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG21     ; 223        ; 4        ; outIR[20]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AG22     ; 227        ; 4        ; outPC[9]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AG23     ; 229        ; 4        ; memDataOut[5]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AG24     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG25     ; 245        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG26     ; 270        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH3      ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH4      ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH5      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH6      ; 146        ; 3        ; memDataIn[27]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AH7      ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH8      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH10     ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH11     ; 176        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH12     ; 194        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH14     ; 200        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH15     ; 202        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH17     ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH18     ; 218        ; 4        ; outPC[21]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AH19     ; 220        ; 4        ; memDataIn[2]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AH20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH21     ; 224        ; 4        ; outB[14]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AH22     ; 228        ; 4        ; outB[23]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AH23     ; 230        ; 4        ; memDataOut[9]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AH24     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH25     ; 246        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH26     ; 271        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH27     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 534        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 533        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B6       ; 505        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 502        ; 8        ; outB[21]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 518        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 492        ; 8        ; outPC[0]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 488        ; 8        ; outB[28]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B14      ; 473        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B15      ; 471        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B17      ; 463        ; 7        ; outPC[25]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B18      ; 443        ; 7        ; outIR[3]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B19      ; 441        ; 7        ; outIR[15]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ; 426        ; 7        ; outB[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B22      ; 424        ; 7        ; memDataOut[26]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B23      ; 413        ; 7        ; memDataOut[24]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B24      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B25      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B26      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 543        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 539        ; 8        ; memDataIn[31]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C5       ; 538        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 536        ; 8        ; memDataIn[13]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ; 521        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 519        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 510        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 495        ; 8        ; addrOut[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ; 508        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 478        ; 8        ; addrOut[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 474        ; 8        ; outPC[4]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ; 476        ; 8        ; memDataOut[11]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C15      ; 468        ; 7        ; memDataOut[21]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C16      ; 460        ; 7        ; outB[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C17      ; 438        ; 7        ; outA[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C18      ; 429        ; 7        ; outPC[14]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C19      ; 435        ; 7        ; outB[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C20      ; 431        ; 7        ; memDataOut[3]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C21      ; 422        ; 7        ; outPC[3]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C22      ; 418        ; 7        ; outIR[8]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C23      ; 415        ; 7        ; outPC[18]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C24      ; 416        ; 7        ; outPC[7]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C25      ; 411        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C26      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C27      ; 382        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C28      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 540        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D5       ; 537        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 524        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 522        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 520        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 511        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 496        ; 8        ; outPC[2]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ; 509        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 479        ; 8        ; memDataOut[6]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ; 475        ; 8        ; outB[10]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ; 477        ; 8        ; outA[12]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 469        ; 7        ; outB[20]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D16      ; 461        ; 7        ; outIR[7]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D17      ; 439        ; 7        ; outA[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D18      ; 430        ; 7        ; outPC[10]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D19      ; 436        ; 7        ; outIR[6]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D20      ; 432        ; 7        ; outIR[22]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D21      ; 419        ; 7        ; outPC[12]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D22      ; 402        ; 7        ; memDataIn[21]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D23      ; 414        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D24      ; 417        ; 7        ; memDataOut[27]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D25      ; 410        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D26      ; 383        ; 6        ; memDataOut[0]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D27      ; 381        ; 6        ; outA[4]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D28      ; 380        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 16         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 7          ; 1        ; memDataIn[28]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E4       ; 541        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E5       ; 542        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E7       ; 523        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 526        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E10      ; 516        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 499        ; 8        ; outIR[16]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ; 497        ; 8        ; outA[21]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E14      ; 486        ; 8        ; outB[30]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E15      ; 467        ; 7        ; outB[31]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E17      ; 456        ; 7        ; T_Info[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E18      ; 427        ; 7        ; outA[7]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E19      ; 421        ; 7        ; outZ                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E21      ; 407        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E22      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E23      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E24      ; 433        ; 7        ; outB[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E25      ; 434        ; 7        ; outB[16]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E26      ; 378        ; 6        ; outC                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E27      ; 375        ; 6        ; outB[22]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E28      ; 374        ; 6        ; outA[14]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 10         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; F5       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ; 531        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 527        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ; 512        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 500        ; 8        ; outPC[30]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F12      ; 498        ; 8        ; memDataOut[7]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ; 485        ; 8        ; outIR[21]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F15      ; 466        ; 7        ; outB[7]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F17      ; 455        ; 7        ; outB[13]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F18      ; 428        ; 7        ; outA[8]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F19      ; 420        ; 7        ; outB[15]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F21      ; 408        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F22      ; 409        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; F23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F24      ; 396        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F25      ; 395        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F26      ; 379        ; 6        ; memDataOut[4]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F27      ; 373        ; 6        ; outA[17]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F28      ; 372        ; 6        ; outA[31]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G7       ; 530        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 528        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 525        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G10      ; 513        ; 8        ; memDataIn[24]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G11      ; 506        ; 8        ; wEn                                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G12      ; 503        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G13      ; 493        ; 8        ; addrOut[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G14      ; 484        ; 8        ; outB[11]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G15      ; 457        ; 7        ; outA[11]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G16      ; 453        ; 7        ; outIR[31]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G17      ; 437        ; 7        ; outA[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G18      ; 452        ; 7        ; outIR[26]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G19      ; 451        ; 7        ; outB[25]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G20      ; 444        ; 7        ; outA[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G21      ; 445        ; 7        ; outPC[13]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G22      ; 449        ; 7        ; outIR[10]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G23      ; 398        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G24      ; 397        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G25      ; 393        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G26      ; 392        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G27      ; 367        ; 6        ; outA[15]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G28      ; 366        ; 6        ; outA[2]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ; 529        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H9       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ; 514        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H12      ; 507        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 494        ; 8        ; outA[20]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H14      ; 480        ; 8        ; memDataOut[23]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H15      ; 464        ; 7        ; outB[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H16      ; 459        ; 7        ; outIR[13]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H17      ; 454        ; 7        ; outIR[30]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H19      ; 446        ; 7        ; outIR[11]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H20      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ; 448        ; 7        ; outIR[24]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H22      ; 399        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H23      ; 391        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H24      ; 390        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H25      ; 377        ; 6        ; outB[17]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H26      ; 376        ; 6        ; outA[28]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J1       ; 64         ; 1        ; cpuClk                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 36         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 35         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 37         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ; 515        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 490        ; 8        ; memDataOut[2]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J13      ; 489        ; 8        ; outA[26]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J14      ; 481        ; 8        ; memDataOut[28]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J15      ; 465        ; 7        ; outA[30]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J16      ; 458        ; 7        ; rst                                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J17      ; 450        ; 7        ; outIR[27]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J19      ; 447        ; 7        ; outA[13]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J20      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J22      ; 394        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J23      ; 387        ; 6        ; memDataIn[4]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J24      ; 386        ; 6        ; outB[29]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J25      ; 365        ; 6        ; outB[8]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J26      ; 364        ; 6        ; outA[10]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J27      ; 338        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J28      ; 337        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 28         ; 1        ; memDataIn[20]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K2       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K4       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 38         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 39         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 389        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 388        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K25      ; 371        ; 6        ; memDataOut[10]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K26      ; 370        ; 6        ; T_Info[1]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K27      ; 362        ; 6        ; outIR[0]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K28      ; 361        ; 6        ; outIR[28]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 49         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 48         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 32         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 31         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L6       ; 43         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 42         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 40         ; 1        ; outB[12]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L21      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 384        ; 6        ; outPC[29]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L23      ; 360        ; 6        ; outA[22]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L24      ; 359        ; 6        ; outIR[29]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L25      ; 369        ; 6        ; outA[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L26      ; 363        ; 6        ; outB[2]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L27      ; 358        ; 6        ; memDataOut[29]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L28      ; 357        ; 6        ; outIR[19]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 51         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 50         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 34         ; 1        ; memDataIn[18]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M4       ; 33         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 41         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 24         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 47         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 46         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M21      ; 368        ; 6        ; outA[29]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M22      ; 342        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M23      ; 344        ; 6        ; outPC[15]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M24      ; 347        ; 6        ; memDataOut[17]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M25      ; 356        ; 6        ; outB[5]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M26      ; 355        ; 6        ; outIR[25]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M27      ; 354        ; 6        ; outIR[1]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M28      ; 353        ; 6        ; outIR[5]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 45         ; 1        ; outB[26]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N4       ; 44         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 56         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; N8       ; 54         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N21      ; 348        ; 6        ; memDataOut[25]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N22      ; 340        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N25      ; 352        ; 6        ; outIR[4]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N26      ; 351        ; 6        ; T_Info[0]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P1       ; 53         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 52         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 55         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; P4       ; 57         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 59         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 61         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; P7       ; 58         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P8       ; 60         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 334        ; 5        ; outPC[28]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P22      ; 343        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P23      ; 341        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P24      ; 339        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P25      ; 346        ; 6        ; memDataOut[19]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P26      ; 345        ; 6        ; outPC[19]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P27      ; 350        ; 6        ; outA[16]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P28      ; 349        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 62         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R21      ; 333        ; 5        ; outPC[22]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R22      ; 332        ; 5        ; outPC[26]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R23      ; 331        ; 5        ; outPC[6]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R24      ; 330        ; 5        ; memDataOut[15]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R25      ; 327        ; 5        ; outB[18]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R26      ; 326        ; 5        ; outA[24]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R27      ; 329        ; 5        ; outPC[1]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R28      ; 328        ; 5        ; addrOut[1]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T7       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T8       ; 100        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 325        ; 5        ; memDataOut[30]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T22      ; 324        ; 5        ; outPC[11]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T25      ; 323        ; 5        ; outPC[23]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T26      ; 322        ; 5        ; outIR[18]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T28      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U1       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 79         ; 2        ; memDataIn[8]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U3       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U7       ; 103        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U8       ; 104        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U21      ; 319        ; 5        ; outB[9]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U22      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U23      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U24      ; 316        ; 5        ; outPC[27]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U25      ; 315        ; 5        ; outIR[23]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U26      ; 314        ; 5        ; outA[18]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U27      ; 318        ; 5        ; outB[24]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U28      ; 317        ; 5        ; memDataOut[1]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V1       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 108        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V6       ; 107        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V7       ; 110        ; 2        ; wen_mem                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V8       ; 109        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 311        ; 5        ; outPC[24]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V22      ; 312        ; 5        ; outA[27]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V23      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V24      ; 308        ; 5        ; outPC[20]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V25      ; 307        ; 5        ; outPC[31]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V26      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V27      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V28      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 112        ; 2        ; memDataIn[3]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; W4       ; 111        ; 2        ; memDataIn[9]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; W5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 115        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W8       ; 116        ; 2        ; memDataIn[25]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; W9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W21      ; 310        ; 5        ; memDataOut[16]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; W22      ; 321        ; 5        ; outA[19]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; W23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W25      ; 300        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W26      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W27      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W28      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 66         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y2       ; 65         ; 2        ; memClk                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y3       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y4       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y5       ; 114        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y6       ; 113        ; 2        ; memDataIn[12]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y7       ; 117        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y8       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y10      ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ; 187        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y13      ; 189        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 197        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ; 198        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y16      ; 250        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 249        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ; 263        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y22      ; 320        ; 5        ; outIR[17]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y23      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y24      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y25      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y26      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y27      ; 336        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y28      ; 335        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                              ; Library Name ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CPU_TEST_Sim                                      ; 678 (1)     ; 199 (0)                   ; 0 (0)         ; 10240       ; 2    ; 0            ; 0       ; 0         ; 209  ; 0            ; 479 (1)      ; 0 (0)             ; 199 (0)          ; |CPU_TEST_Sim                                                                                                                    ; work         ;
;    |cpu1:main_processor|                           ; 677 (0)     ; 199 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 478 (0)      ; 0 (0)             ; 199 (0)          ; |CPU_TEST_Sim|cpu1:main_processor                                                                                                ; work         ;
;       |control:CONTROL_UNIT|                       ; 96 (96)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (91)      ; 0 (0)             ; 5 (5)            ; |CPU_TEST_Sim|cpu1:main_processor|control:CONTROL_UNIT                                                                           ; work         ;
;       |datapath:DP|                                ; 503 (0)     ; 160 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 342 (0)      ; 0 (0)             ; 161 (0)          ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP                                                                                    ; work         ;
;          |Multiplexer2to1:A_multiplexer|           ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer                                                      ; work         ;
;          |Multiplexer2to1:B_multiplexer|           ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer                                                      ; work         ;
;          |Multiplexer2to1:Data_memory_multiplexer| ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 0 (0)             ; 1 (1)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer                                            ; work         ;
;          |Multiplexer2to1:im_mux1_component|       ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 5 (5)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component                                                  ; work         ;
;          |Multiplexer4to1:im_mux2_component|       ; 33 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component                                                  ; work         ;
;          |Multiplexer4to1:mux_data|                ; 65 (65)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 0 (0)             ; 25 (25)          ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data                                                           ; work         ;
;          |alu:alu_component|                       ; 180 (12)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 179 (12)     ; 0 (0)             ; 1 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component                                                                  ; work         ;
;             |Multiplexer8to1:mux1|                 ; 125 (125)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 124 (124)    ; 0 (0)             ; 1 (1)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1                                             ; work         ;
;             |bit32Adder:adder1|                    ; 39 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (0)       ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1                                                ; work         ;
;                |bit4Adder:s1|                      ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s1                                   ; work         ;
;                   |fullAdder:p1|                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s1|fullAdder:p1                      ; work         ;
;                   |fullAdder:p2|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s1|fullAdder:p2                      ; work         ;
;                   |fullAdder:p3|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s1|fullAdder:p3                      ; work         ;
;                   |fullAdder:p4|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s1|fullAdder:p4                      ; work         ;
;                |bit4Adder:s2|                      ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s2                                   ; work         ;
;                   |fullAdder:p1|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s2|fullAdder:p1                      ; work         ;
;                   |fullAdder:p2|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s2|fullAdder:p2                      ; work         ;
;                   |fullAdder:p3|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s2|fullAdder:p3                      ; work         ;
;                   |fullAdder:p4|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s2|fullAdder:p4                      ; work         ;
;                |bit4Adder:s3|                      ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s3                                   ; work         ;
;                   |fullAdder:p1|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s3|fullAdder:p1                      ; work         ;
;                   |fullAdder:p2|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s3|fullAdder:p2                      ; work         ;
;                   |fullAdder:p3|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s3|fullAdder:p3                      ; work         ;
;                   |fullAdder:p4|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s3|fullAdder:p4                      ; work         ;
;                |bit4Adder:s4|                      ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s4                                   ; work         ;
;                   |fullAdder:p1|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s4|fullAdder:p1                      ; work         ;
;                   |fullAdder:p2|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s4|fullAdder:p2                      ; work         ;
;                   |fullAdder:p3|                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s4|fullAdder:p3                      ; work         ;
;                   |fullAdder:p4|                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s4|fullAdder:p4                      ; work         ;
;                |bit4Adder:s5|                      ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s5                                   ; work         ;
;                   |fullAdder:p1|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s5|fullAdder:p1                      ; work         ;
;                   |fullAdder:p2|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s5|fullAdder:p2                      ; work         ;
;                   |fullAdder:p3|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s5|fullAdder:p3                      ; work         ;
;                   |fullAdder:p4|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s5|fullAdder:p4                      ; work         ;
;                |bit4Adder:s6|                      ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s6                                   ; work         ;
;                   |fullAdder:p1|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s6|fullAdder:p1                      ; work         ;
;                   |fullAdder:p2|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s6|fullAdder:p2                      ; work         ;
;                   |fullAdder:p3|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s6|fullAdder:p3                      ; work         ;
;                   |fullAdder:p4|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s6|fullAdder:p4                      ; work         ;
;                |bit4Adder:s7|                      ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s7                                   ; work         ;
;                   |fullAdder:p1|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s7|fullAdder:p1                      ; work         ;
;                   |fullAdder:p2|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s7|fullAdder:p2                      ; work         ;
;                   |fullAdder:p3|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s7|fullAdder:p3                      ; work         ;
;                   |fullAdder:p4|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s7|fullAdder:p4                      ; work         ;
;                |bit4Adder:s8|                      ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s8                                   ; work         ;
;                   |fullAdder:p1|                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s8|fullAdder:p1                      ; work         ;
;                   |fullAdder:p2|                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s8|fullAdder:p2                      ; work         ;
;                   |fullAdder:p3|                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s8|fullAdder:p3                      ; work         ;
;                   |fullAdder:p4|                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s8|fullAdder:p4                      ; work         ;
;             |bit32And:and1|                        ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32And:and1                                                    ; work         ;
;             |bit32Or:or1|                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|alu:alu_component|bit32Or:or1                                                      ; work         ;
;          |data_mem:Data_Memory_Module|             ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module                                                        ; work         ;
;             |altsyncram:Memory_rtl_0|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0                                ; work         ;
;                |altsyncram_hie1:auto_generated|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated ; work         ;
;          |pc:pc_component|                         ; 64 (64)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 0 (0)             ; 33 (33)          ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|pc:pc_component                                                                    ; work         ;
;          |register32:A_register|                   ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|register32:A_register                                                              ; work         ;
;          |register32:B_register|                   ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|register32:B_register                                                              ; work         ;
;          |register32:ir_register|                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |CPU_TEST_Sim|cpu1:main_processor|datapath:DP|register32:ir_register                                                             ; work         ;
;       |reset_circuit:RC|                           ; 79 (79)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 0 (0)             ; 34 (34)          ; |CPU_TEST_Sim|cpu1:main_processor|reset_circuit:RC                                                                               ; work         ;
;    |system_memory:main_memory|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|system_memory:main_memory                                                                                          ; work         ;
;       |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component                                                          ; work         ;
;          |altsyncram_5ls3:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated                           ; work         ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; outA[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[4]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[5]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[6]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[7]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[8]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[9]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[10]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[11]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[12]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[13]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[14]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[15]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[16]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[17]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[18]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[19]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[20]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[21]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[22]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[23]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[24]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[25]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[26]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[27]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[28]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[29]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[30]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outA[31]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[4]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[5]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[6]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[7]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[8]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[9]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[10]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[11]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[12]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[13]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[14]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[15]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[16]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[17]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[18]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[19]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[20]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[21]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[22]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[23]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[24]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[25]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[26]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[27]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[28]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[29]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[30]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outB[31]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outC           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outZ           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[8]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[9]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[10]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[11]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[12]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[13]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[14]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[15]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[16]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[17]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[18]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[19]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[20]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[21]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[22]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[23]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[24]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[25]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[26]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[27]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[28]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[29]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[30]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outIR[31]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[8]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[9]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[10]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[11]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[12]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[13]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[14]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[15]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[16]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[17]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[18]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[19]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[20]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[21]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[22]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[23]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[24]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[25]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[26]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[27]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[28]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[29]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[30]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outPC[31]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addrOut[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addrOut[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addrOut[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addrOut[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addrOut[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addrOut[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; wEn            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[21] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[22] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[23] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[24] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[25] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[26] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[27] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[28] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[29] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[30] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataOut[31] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[8]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[9]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[10]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[11]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[12]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[13]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[14]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[15]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[16]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[17]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[18]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[19]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[20]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[21]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[22]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[23]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[24]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[25]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[26]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[27]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[28]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[29]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[30]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; memDataIn[31]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; T_Info[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; T_Info[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; T_Info[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; wen_mem        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; en_mem         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cpuClk         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; memClk         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rst            ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                        ;
+---------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                     ; Pad To Core Index ; Setting ;
+---------------------------------------------------------+-------------------+---------+
; cpuClk                                                  ;                   ;         ;
; memClk                                                  ;                   ;         ;
; rst                                                     ;                   ;         ;
;      - cpu1:main_processor|reset_circuit:RC|Clr_PC      ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Enable_PD~0 ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~2      ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|state[31]~0 ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~5      ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~8      ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~11     ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~14     ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~17     ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~20     ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~23     ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~26     ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~29     ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~32     ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~35     ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~38     ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~41     ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~44     ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~47     ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~50     ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~53     ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~56     ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~59     ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~66     ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~69     ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~70     ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~71     ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~74     ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~77     ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~80     ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~83     ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~86     ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~89     ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~92     ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Add0~95     ; 0                 ; 6       ;
;      - cpu1:main_processor|reset_circuit:RC|Enable_PD~1 ; 0                 ; 6       ;
+---------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                  ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; cpu1:main_processor|control:CONTROL_UNIT|A_Mux~5                      ; LCCOMB_X73_Y48_N26 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; cpu1:main_processor|control:CONTROL_UNIT|B_Mux~1                      ; LCCOMB_X72_Y48_N18 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; cpu1:main_processor|control:CONTROL_UNIT|DATA_Mux[1]~4                ; LCCOMB_X72_Y48_N10 ; 2       ; Latch enable               ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; cpu1:main_processor|control:CONTROL_UNIT|IM_MUX1~2                    ; LCCOMB_X73_Y48_N2  ; 4       ; Latch enable               ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; cpu1:main_processor|control:CONTROL_UNIT|IM_MUX2[1]~4                 ; LCCOMB_X72_Y48_N30 ; 2       ; Latch enable               ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; cpu1:main_processor|control:CONTROL_UNIT|REG_Mux~1                    ; LCCOMB_X72_Y48_N20 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; cpu1:main_processor|control:CONTROL_UNIT|clr_A                        ; LCCOMB_X76_Y48_N2  ; 33      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; cpu1:main_processor|control:CONTROL_UNIT|clr_B                        ; LCCOMB_X74_Y46_N22 ; 33      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; cpu1:main_processor|control:CONTROL_UNIT|inc_PC                       ; LCCOMB_X75_Y47_N26 ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cpu1:main_processor|control:CONTROL_UNIT|inc_PC~7                     ; LCCOMB_X72_Y48_N0  ; 7       ; Latch enable               ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; cpu1:main_processor|control:CONTROL_UNIT|ld_A                         ; LCCOMB_X76_Y49_N2  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu1:main_processor|control:CONTROL_UNIT|ld_B                         ; LCCOMB_X74_Y46_N4  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu1:main_processor|control:CONTROL_UNIT|ld_IR                        ; LCCOMB_X76_Y46_N8  ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|Memory~41 ; LCCOMB_X79_Y49_N8  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; cpu1:main_processor|reset_circuit:RC|Clr_PC                           ; FF_X75_Y45_N3      ; 32      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; cpu1:main_processor|reset_circuit:RC|Enable_PD                        ; FF_X72_Y48_N7      ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; cpu1:main_processor|reset_circuit:RC|Enable_PD~0                      ; LCCOMB_X69_Y49_N24 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu1:main_processor|reset_circuit:RC|state[31]~0                      ; LCCOMB_X69_Y49_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpuClk                                                                ; PIN_J1             ; 15      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cpuClk                                                                ; PIN_J1             ; 188     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; memClk                                                                ; PIN_Y2             ; 4       ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
+-----------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                        ;
+--------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                   ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; cpu1:main_processor|control:CONTROL_UNIT|DATA_Mux[1]~4 ; LCCOMB_X72_Y48_N10 ; 2       ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; cpu1:main_processor|control:CONTROL_UNIT|IM_MUX1~2     ; LCCOMB_X73_Y48_N2  ; 4       ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; cpu1:main_processor|control:CONTROL_UNIT|IM_MUX2[1]~4  ; LCCOMB_X72_Y48_N30 ; 2       ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; cpu1:main_processor|control:CONTROL_UNIT|inc_PC~7      ; LCCOMB_X72_Y48_N0  ; 7       ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; cpuClk                                                 ; PIN_J1             ; 188     ; 33                                   ; Global Clock         ; GCLK2            ; --                        ;
; memClk                                                 ; PIN_Y2             ; 4       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
+--------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                             ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------+---------+
; cpu1:main_processor|control:CONTROL_UNIT|ALU_op[1]                                                                               ; 89      ;
; cpu1:main_processor|control:CONTROL_UNIT|ALU_op[2]                                                                               ; 76      ;
; cpu1:main_processor|control:CONTROL_UNIT|IM_MUX1                                                                                 ; 68      ;
; cpu1:main_processor|control:CONTROL_UNIT|DATA_Mux[1]                                                                             ; 62      ;
; cpu1:main_processor|control:CONTROL_UNIT|DATA_Mux[0]                                                                             ; 60      ;
; cpu1:main_processor|control:CONTROL_UNIT|ALU_op[0]                                                                               ; 60      ;
; cpu1:main_processor|control:CONTROL_UNIT|IM_MUX2[1]                                                                              ; 39      ;
; cpu1:main_processor|control:CONTROL_UNIT|IM_MUX2[0]                                                                              ; 39      ;
; rst~input                                                                                                                        ; 36      ;
; cpu1:main_processor|control:CONTROL_UNIT|ld_IR                                                                                   ; 34      ;
; cpu1:main_processor|control:CONTROL_UNIT|wen                                                                                     ; 34      ;
; cpu1:main_processor|control:CONTROL_UNIT|en                                                                                      ; 34      ;
; cpu1:main_processor|control:CONTROL_UNIT|REG_Mux                                                                                 ; 33      ;
; cpu1:main_processor|control:CONTROL_UNIT|inc_PC                                                                                  ; 33      ;
; cpu1:main_processor|control:CONTROL_UNIT|ld_PC                                                                                   ; 33      ;
; cpu1:main_processor|control:CONTROL_UNIT|ld_B                                                                                    ; 33      ;
; cpu1:main_processor|control:CONTROL_UNIT|clr_B                                                                                   ; 33      ;
; cpu1:main_processor|control:CONTROL_UNIT|B_Mux                                                                                   ; 33      ;
; cpu1:main_processor|control:CONTROL_UNIT|ld_A                                                                                    ; 33      ;
; cpu1:main_processor|control:CONTROL_UNIT|clr_A                                                                                   ; 33      ;
; cpu1:main_processor|control:CONTROL_UNIT|A_Mux                                                                                   ; 33      ;
; ~GND                                                                                                                             ; 32      ;
; cpu1:main_processor|reset_circuit:RC|state[31]~0                                                                                 ; 32      ;
; cpu1:main_processor|reset_circuit:RC|Clr_PC                                                                                      ; 32      ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux31~2                                                                 ; 32      ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[31]                                                                     ; 21      ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[30]                                                                     ; 21      ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[29]                                                                     ; 21      ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[28]                                                                     ; 20      ;
; cpu1:main_processor|control:CONTROL_UNIT|present_state.state_2                                                                   ; 16      ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[26]                                                                     ; 16      ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[25]                                                                     ; 16      ;
; cpuClk~input                                                                                                                     ; 14      ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[27]                                                                     ; 11      ;
; cpu1:main_processor|reset_circuit:RC|Enable_PD                                                                                   ; 10      ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[24]                                                                     ; 10      ;
; cpu1:main_processor|control:CONTROL_UNIT|Equal10~0                                                                               ; 9       ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[0]                                                                      ; 8       ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[14]                                                                     ; 8       ;
; cpu1:main_processor|control:CONTROL_UNIT|present_state.state_1                                                                   ; 7       ;
; cpu1:main_processor|control:CONTROL_UNIT|present_state.state_0                                                                   ; 7       ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[1]                                                                      ; 7       ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[2]                                                                      ; 7       ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[3]                                                                      ; 7       ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[4]                                                                      ; 7       ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[5]                                                                      ; 7       ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[6]                                                                      ; 7       ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[7]                                                                      ; 7       ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[12]                                                                     ; 7       ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[13]                                                                     ; 7       ;
; cpu1:main_processor|control:CONTROL_UNIT|Equal14~0                                                                               ; 6       ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[8]                                                                      ; 6       ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[9]                                                                      ; 6       ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[10]                                                                     ; 6       ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[11]                                                                     ; 6       ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[15]                                                                     ; 6       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[15]                                                                      ; 6       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[14]                                                                      ; 6       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[12]                                                                      ; 6       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[11]                                                                      ; 6       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[10]                                                                      ; 6       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[9]                                                                       ; 6       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[8]                                                                       ; 6       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[7]                                                                       ; 6       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[6]                                                                       ; 6       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[5]                                                                       ; 6       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[4]                                                                       ; 6       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[3]                                                                       ; 6       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[2]                                                                       ; 6       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[5]~reg0                                                                        ; 6       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[4]~reg0                                                                        ; 6       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[3]~reg0                                                                        ; 6       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[2]~reg0                                                                        ; 6       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[1]~reg0                                                                        ; 6       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[0]~reg0                                                                        ; 6       ;
; cpu1:main_processor|control:CONTROL_UNIT|Equal12~0                                                                               ; 5       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[29]~28                                                       ; 5       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[28]~27                                                       ; 5       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[13]                                                                      ; 5       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[1]                                                                       ; 5       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[0]                                                                       ; 5       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux24~3                                                                 ; 4       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux25~3                                                                 ; 4       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux26~3                                                                 ; 4       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux27~3                                                                 ; 4       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux28~3                                                                 ; 4       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux29~3                                                                 ; 4       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux30~3                                                                 ; 4       ;
; cpu1:main_processor|control:CONTROL_UNIT|REG_Mux~0                                                                               ; 4       ;
; cpu1:main_processor|control:CONTROL_UNIT|Equal7~6                                                                                ; 4       ;
; cpu1:main_processor|control:CONTROL_UNIT|Equal7~1                                                                                ; 4       ;
; cpu1:main_processor|control:CONTROL_UNIT|Equal7~0                                                                                ; 4       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux31~1                                                                 ; 4       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux29~2                                                   ; 4       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux16~4                                                   ; 4       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux27~3                                                   ; 4       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux26~3                                                   ; 4       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux28~2                                                   ; 4       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux25~3                                                   ; 4       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux24~3                                                   ; 4       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux23~3                                                   ; 4       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux22~3                                                   ; 4       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux21~3                                                   ; 4       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux20~3                                                   ; 4       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux19~3                                                   ; 4       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux18~3                                                   ; 4       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux17~3                                                   ; 4       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[31]~30                                                       ; 4       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[30]~29                                                       ; 4       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[27]~26                                                       ; 4       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[26]~25                                                       ; 4       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[25]~24                                                       ; 4       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[24]~23                                                       ; 4       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[23]~22                                                       ; 4       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[22]~21                                                       ; 4       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[21]~20                                                       ; 4       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[20]~19                                                       ; 4       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[19]~18                                                       ; 4       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[18]~17                                                       ; 4       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[17]~16                                                       ; 4       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[16]~15                                                       ; 4       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux16~0                                                        ; 4       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[31]                                                                      ; 4       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[30]                                                                      ; 4       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[29]                                                                      ; 4       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[28]                                                                      ; 4       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[14]                                                                      ; 4       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[0]                                                                       ; 4       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[30]                                                                      ; 4       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[29]                                                                      ; 4       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[28]                                                                      ; 4       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux18~3                                                                 ; 3       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux19~3                                                                 ; 3       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux20~3                                                                 ; 3       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux22~3                                                                 ; 3       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux23~3                                                                 ; 3       ;
; cpu1:main_processor|control:CONTROL_UNIT|inc_PC~5                                                                                ; 3       ;
; cpu1:main_processor|control:CONTROL_UNIT|A_Mux~1                                                                                 ; 3       ;
; cpu1:main_processor|control:CONTROL_UNIT|Equal7~7                                                                                ; 3       ;
; cpu1:main_processor|control:CONTROL_UNIT|IM_MUX1~1                                                                               ; 3       ;
; cpu1:main_processor|control:CONTROL_UNIT|Equal7~4                                                                                ; 3       ;
; cpu1:main_processor|control:CONTROL_UNIT|Equal7~3                                                                                ; 3       ;
; cpu1:main_processor|control:CONTROL_UNIT|Equal7~2                                                                                ; 3       ;
; cpu1:main_processor|control:CONTROL_UNIT|A_Mux~0                                                                                 ; 3       ;
; cpu1:main_processor|control:CONTROL_UNIT|inc_PC~2                                                                                ; 3       ;
; cpu1:main_processor|control:CONTROL_UNIT|ALU_op[2]~3                                                                             ; 3       ;
; cpu1:main_processor|control:CONTROL_UNIT|Equal11~0                                                                               ; 3       ;
; cpu1:main_processor|control:CONTROL_UNIT|ALU_op[2]~2                                                                             ; 3       ;
; cpu1:main_processor|control:CONTROL_UNIT|ALU_op[2]~0                                                                             ; 3       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux0~1                                                                  ; 3       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux1~1                                                                  ; 3       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux2~2                                                                  ; 3       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux3~2                                                                  ; 3       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux4~2                                                                  ; 3       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux5~2                                                                  ; 3       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux6~2                                                                  ; 3       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux7~2                                                                  ; 3       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux8~2                                                                  ; 3       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux9~2                                                                  ; 3       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux10~2                                                                 ; 3       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux11~2                                                                 ; 3       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux12~2                                                                 ; 3       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux13~2                                                                 ; 3       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux14~2                                                                 ; 3       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux15~2                                                                 ; 3       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux16~1                                                                 ; 3       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux17~1                                                                 ; 3       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux21~1                                                                 ; 3       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[31]~reg0                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[30]~reg0                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[29]~reg0                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[28]~reg0                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[27]~reg0                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[26]~reg0                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[25]~reg0                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[24]~reg0                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[23]~reg0                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[22]~reg0                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[21]~reg0                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[20]~reg0                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[19]~reg0                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[18]~reg0                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[17]~reg0                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[16]~reg0                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux17~0                                                        ; 3       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux3~0                                                         ; 3       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux2~0                                                         ; 3       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[27]                                                                      ; 3       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[26]                                                                      ; 3       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[25]                                                                      ; 3       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[24]                                                                      ; 3       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[23]                                                                      ; 3       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[22]                                                                      ; 3       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[21]                                                                      ; 3       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[20]                                                                      ; 3       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[19]                                                                      ; 3       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[18]                                                                      ; 3       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[17]                                                                      ; 3       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[16]                                                                      ; 3       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[15]                                                                      ; 3       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[13]                                                                      ; 3       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[12]                                                                      ; 3       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[11]                                                                      ; 3       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[10]                                                                      ; 3       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[9]                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[8]                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[7]                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[6]                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[5]                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[4]                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[3]                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[2]                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[1]                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[31]                                                                      ; 3       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[27]                                                                      ; 3       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[26]                                                                      ; 3       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[25]                                                                      ; 3       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[24]                                                                      ; 3       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[23]                                                                      ; 3       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[22]                                                                      ; 3       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[21]                                                                      ; 3       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[20]                                                                      ; 3       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[19]                                                                      ; 3       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[18]                                                                      ; 3       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[17]                                                                      ; 3       ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[16]                                                                      ; 3       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[15]~reg0                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[14]~reg0                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[13]~reg0                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[12]~reg0                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[11]~reg0                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[10]~reg0                                                                       ; 3       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[9]~reg0                                                                        ; 3       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[8]~reg0                                                                        ; 3       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[7]~reg0                                                                        ; 3       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[6]~reg0                                                                        ; 3       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|Memory~41                                                            ; 2       ;
; cpu1:main_processor|control:CONTROL_UNIT|inc_PC~9                                                                                ; 2       ;
; cpu1:main_processor|reset_circuit:RC|Enable_PD~0                                                                                 ; 2       ;
; cpu1:main_processor|reset_circuit:RC|LessThan0~10                                                                                ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[31]                                                                                   ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[30]                                                                                   ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[29]                                                                                   ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[28]                                                                                   ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[27]                                                                                   ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[26]                                                                                   ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[25]                                                                                   ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[24]                                                                                   ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[21]                                                                                   ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[20]                                                                                   ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[23]                                                                                   ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[22]                                                                                   ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[19]                                                                                   ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[18]                                                                                   ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[17]                                                                                   ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[16]                                                                                   ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[15]                                                                                   ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[14]                                                                                   ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[13]                                                                                   ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[12]                                                                                   ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[11]                                                                                   ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[10]                                                                                   ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[9]                                                                                    ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[8]                                                                                    ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[7]                                                                                    ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[6]                                                                                    ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[5]                                                                                    ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[4]                                                                                    ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[3]                                                                                    ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[2]                                                                                    ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[1]                                                                                    ; 2       ;
; cpu1:main_processor|reset_circuit:RC|state[0]                                                                                    ; 2       ;
; cpu1:main_processor|control:CONTROL_UNIT|DATA_Mux[0]~0                                                                           ; 2       ;
; cpu1:main_processor|control:CONTROL_UNIT|Equal10~2                                                                               ; 2       ;
; cpu1:main_processor|control:CONTROL_UNIT|IM_MUX2[0]~1                                                                            ; 2       ;
; cpu1:main_processor|control:CONTROL_UNIT|Equal7~9                                                                                ; 2       ;
; cpu1:main_processor|control:CONTROL_UNIT|Equal7~8                                                                                ; 2       ;
; cpu1:main_processor|control:CONTROL_UNIT|Equal7~5                                                                                ; 2       ;
; cpu1:main_processor|control:CONTROL_UNIT|IM_MUX1~0                                                                               ; 2       ;
; cpu1:main_processor|control:CONTROL_UNIT|Equal10~1                                                                               ; 2       ;
; cpu1:main_processor|control:CONTROL_UNIT|Equal19~0                                                                               ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux9~11                                                   ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux15~4                                                   ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux15~2                                                   ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux14~4                                                   ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux14~2                                                   ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux13~11                                                  ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux12~11                                                  ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux11~11                                                  ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux10~11                                                  ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux8~11                                                   ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux2~11                                                   ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux7~11                                                   ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux6~11                                                   ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux5~11                                                   ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux4~11                                                   ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux30~3                                                   ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux3~11                                                   ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux30~2                                                   ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux31~2                                                   ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux31~0                                                   ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux1~11                                                   ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux0~2                                                    ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux31~0                                                        ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[0]~31                                                        ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s8|fullAdder:p3|cout~0                             ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s8|fullAdder:p2|cout~0                             ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s8|fullAdder:p1|cout~0                             ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s7|fullAdder:p4|cout~0                             ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s7|fullAdder:p3|cout~0                             ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s7|fullAdder:p2|cout~0                             ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s7|fullAdder:p1|cout~0                             ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s6|fullAdder:p4|cout~0                             ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s6|fullAdder:p3|cout~0                             ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s6|fullAdder:p2|cout~0                             ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s6|fullAdder:p1|cout~0                             ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s5|fullAdder:p4|cout~0                             ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s5|fullAdder:p3|cout~0                             ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s5|fullAdder:p2|cout~0                             ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s5|fullAdder:p1|cout~0                             ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s4|fullAdder:p4|cout~0                             ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[15]~14                                                       ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s4|fullAdder:p3|cout~0                             ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[14]~13                                                       ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s4|fullAdder:p2|cout~0                             ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[13]~12                                                       ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s4|fullAdder:p1|cout~0                             ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s3|fullAdder:p4|cout~0                             ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s3|fullAdder:p3|cout~0                             ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s3|fullAdder:p2|cout~0                             ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s3|fullAdder:p1|cout~0                             ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s2|fullAdder:p4|cout~0                             ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s2|fullAdder:p3|cout~0                             ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s2|fullAdder:p2|cout~0                             ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s2|fullAdder:p1|cout~0                             ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s1|fullAdder:p4|cout~0                             ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s1|fullAdder:p3|cout~0                             ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s1|fullAdder:p2|cout~0                             ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[1]~0                                                         ; 2       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s1|fullAdder:p1|cout~1                             ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux30~0                                                        ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux29~0                                                        ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux28~0                                                        ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux27~0                                                        ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux26~0                                                        ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux25~0                                                        ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux24~0                                                        ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux23~0                                                        ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux22~0                                                        ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux21~0                                                        ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux20~0                                                        ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux19~0                                                        ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux18~0                                                        ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux15~0                                                        ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux14~0                                                        ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux13~0                                                        ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux12~0                                                        ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux11~0                                                        ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux10~0                                                        ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux9~0                                                         ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux8~0                                                         ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux7~0                                                         ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux6~0                                                         ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux5~0                                                         ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux4~0                                                         ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux1~0                                                         ; 2       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux0~0                                                         ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[15]                                 ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[16]                                 ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[17]                                 ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[18]                                 ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[19]                                 ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[20]                                 ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[21]                                 ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[22]                                 ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[23]                                 ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[24]                                 ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[25]                                 ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[26]                                 ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[27]                                 ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[28]                                 ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[29]                                 ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[30]                                 ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[31]                                 ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[14]                                 ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[1]                                  ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[2]                                  ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[3]                                  ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[4]                                  ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[5]                                  ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[6]                                  ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[7]                                  ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[8]                                  ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[9]                                  ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[10]                                 ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[11]                                 ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[12]                                 ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[13]                                 ; 2       ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|q_a[0]                                  ; 2       ;
; cpu1:main_processor|reset_circuit:RC|Enable_PD~1                                                                                 ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|present_state.state_1~0                                                                 ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|present_state.state_0~0                                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux9~13                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux13~13                                                  ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux12~13                                                  ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux11~13                                                  ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux10~13                                                  ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux8~13                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux2~13                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux7~13                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux6~13                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux5~13                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux4~13                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux3~13                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux1~13                                                   ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|inc_PC~11                                                                               ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux2~3                                                                  ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux3~3                                                                  ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux4~3                                                                  ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux5~3                                                                  ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux6~3                                                                  ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux7~3                                                                  ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux8~3                                                                  ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux9~3                                                                  ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux10~3                                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux11~3                                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux12~3                                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux13~3                                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux14~3                                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux15~3                                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Or:or1|result[29]                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux16~5                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Or:or1|result[28]                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux9~12                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux15~5                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux14~5                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux13~12                                                  ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux12~12                                                  ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux11~12                                                  ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux10~12                                                  ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux8~12                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux2~12                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux7~12                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux6~12                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux5~12                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux4~12                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux3~12                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux1~12                                                   ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|REG_Mux~1                                                                               ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~95                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~92                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~89                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~86                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~83                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~80                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~77                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~74                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~71                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~70                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~69                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~66                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~59                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~56                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~53                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~50                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~47                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~44                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~41                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~38                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~35                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~32                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~29                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~26                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~23                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~20                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~17                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~14                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~11                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~8                                                                                      ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~5                                                                                      ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~2                                                                                      ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[31]~31                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[30]~30                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[29]~29                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[28]~28                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[27]~27                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[26]~26                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[25]~25                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[24]~24                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[23]~23                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[22]~22                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[21]~21                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[20]~20                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[19]~19                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[18]~18                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[17]~17                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[16]~16                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[15]~15                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[14]~14                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[13]~13                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[12]~12                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[11]~11                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[10]~10                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[9]~9                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[8]~8                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[7]~7                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[6]~6                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[5]~5                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[4]~4                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[3]~3                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[2]~2                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[1]~1                                                   ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|wen~1                                                                                   ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|wen~0                                                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:Data_memory_multiplexer|f[0]~0                                                   ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|en~1                                                                                    ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|en~0                                                                                    ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|inc_PC~10                                                                               ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|ld_PC~0                                                                                 ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|inc_PC~8                                                                                ; 1       ;
; cpu1:main_processor|reset_circuit:RC|LessThan0~9                                                                                 ; 1       ;
; cpu1:main_processor|reset_circuit:RC|LessThan0~8                                                                                 ; 1       ;
; cpu1:main_processor|reset_circuit:RC|LessThan0~7                                                                                 ; 1       ;
; cpu1:main_processor|reset_circuit:RC|LessThan0~6                                                                                 ; 1       ;
; cpu1:main_processor|reset_circuit:RC|LessThan0~5                                                                                 ; 1       ;
; cpu1:main_processor|reset_circuit:RC|LessThan0~4                                                                                 ; 1       ;
; cpu1:main_processor|reset_circuit:RC|LessThan0~3                                                                                 ; 1       ;
; cpu1:main_processor|reset_circuit:RC|LessThan0~2                                                                                 ; 1       ;
; cpu1:main_processor|reset_circuit:RC|LessThan0~1                                                                                 ; 1       ;
; cpu1:main_processor|reset_circuit:RC|LessThan0~0                                                                                 ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|ld_B~1                                                                                  ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|ld_B~0                                                                                  ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|clr_B~2                                                                                 ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|clr_B~1                                                                                 ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|clr_B~0                                                                                 ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|B_Mux~1                                                                                 ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|B_Mux~0                                                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~31                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~30                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~29                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~28                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~27                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~26                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~25                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~24                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~23                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~22                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~21                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~20                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~19                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~18                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~17                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~16                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~15                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~14                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~13                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~12                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~11                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~10                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~9                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~8                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~7                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~6                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~5                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~4                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~3                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~2                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~1                                                           ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|ld_A~2                                                                                  ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|ld_A~1                                                                                  ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|ld_A~0                                                                                  ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|inc_PC~6                                                                                ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|inc_PC~4                                                                                ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|Equal23~0                                                                               ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|inc_PC~3                                                                                ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|clr_A~0                                                                                 ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|A_Mux~5                                                                                 ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|A_Mux~4                                                                                 ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|A_Mux~3                                                                                 ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|A_Mux~2                                                                                 ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|DATA_Mux[1]~5                                                                           ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|DATA_Mux[1]~3                                                                           ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|DATA_Mux[1]~2                                                                           ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|DATA_Mux[0]~1                                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out~0                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q~31                                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q~30                                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q~29                                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q~28                                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q~27                                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q~26                                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q~25                                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q~24                                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q~23                                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q~22                                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q~21                                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q~20                                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q~19                                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q~18                                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q~17                                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q~16                                                                             ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|ALU_op[1]~7                                                                             ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|ALU_op[0]~6                                                                             ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|ALU_op[0]~5                                                                             ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|IM_MUX2[1]~5                                                                            ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|IM_MUX2[1]~3                                                                            ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|IM_MUX2[0]~2                                                                            ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|IM_MUX2[0]~0                                                                            ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|Equal18~0                                                                               ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|ALU_op[2]~4                                                                             ; 1       ;
; cpu1:main_processor|control:CONTROL_UNIT|ALU_op[2]~1                                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[31]~31                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[30]~30                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[29]~29                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[28]~28                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[27]~27                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[26]~26                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[25]~25                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[24]~24                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[23]~23                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[22]~22                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[21]~21                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[20]~20                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[19]~19                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[18]~18                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[17]~17                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[16]~16                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[15]~15                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[14]~14                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[13]~13                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[12]~12                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[11]~11                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[10]~10                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[9]~9                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[8]~8                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[7]~7                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[6]~6                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[5]~5                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[4]~4                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[3]~3                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[2]~2                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[1]~1                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:B_multiplexer|f[0]~0                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[31]~31                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux0~0                                                                  ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[31]                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[30]~30                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux30~4                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux1~0                                                                  ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[30]                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[29]~29                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[29]                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[28]~28                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[28]                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[27]~27                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[27]                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[26]~26                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[26]                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[25]~25                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[25]                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[24]~24                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[24]                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[23]~23                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[23]                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[22]~22                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[22]                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[21]~21                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[21]                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[20]~20                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[20]                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[19]~19                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[19]                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[18]~18                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[18]                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[17]~17                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[17]                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[16]~16                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[16]                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[15]~15                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux16~0                                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[15]                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[14]~14                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux17~0                                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[14]                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[13]~13                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux18~2                                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[13]                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[12]~12                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux19~2                                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[12]                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[11]~11                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux20~2                                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[11]                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[10]~10                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux21~0                                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[10]                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[9]~9                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux22~2                                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[9]                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[8]~8                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux23~2                                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[8]                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[7]~7                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux24~2                                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[7]                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[6]~6                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux25~2                                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[6]                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[5]~5                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux26~2                                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[5]                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[4]~4                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux27~2                                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[4]                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[3]~3                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux28~2                                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[3]                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[2]~2                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux29~2                                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[2]                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[1]~1                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux30~2                                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[1]                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:A_multiplexer|f[0]~0                                                             ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:mux_data|Mux31~0                                                                 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[0]                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[23]                                                                     ; 1       ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[22]                                                                     ; 1       ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[21]                                                                     ; 1       ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[20]                                                                     ; 1       ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[19]                                                                     ; 1       ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[18]                                                                     ; 1       ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[17]                                                                     ; 1       ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[16]                                                                     ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Equal0~11                                                                      ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Equal0~10                                                                      ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux29~1                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux29~0                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32And:and1|result[29]                                                       ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s8|fullAdder:p2|s                                  ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Equal0~9                                                                       ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux16~3                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux16~2                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux27~2                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux27~1                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux27~0                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux26~2                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux26~1                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux26~0                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux28~1                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux28~0                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32And:and1|result[28]                                                       ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s8|fullAdder:p1|s                                  ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Equal0~8                                                                       ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux9~10                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux25~2                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux25~1                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux25~0                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux24~2                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux24~1                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux24~0                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux23~2                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux23~1                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux23~0                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Equal0~7                                                                       ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux22~2                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux22~1                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux22~0                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux21~2                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux21~1                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux21~0                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux20~2                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux20~1                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux20~0                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux19~2                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux19~1                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux19~0                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Equal0~6                                                                       ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux18~2                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux18~1                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux18~0                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux17~2                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux17~1                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux17~0                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Equal0~5                                                                       ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux15~3                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s4|fullAdder:p4|s~0                                ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux14~3                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer4to1:im_mux2_component|Mux17~1                                                        ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s4|fullAdder:p3|s~0                                ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Equal0~4                                                                       ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux13~10                                                  ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux12~10                                                  ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux11~10                                                  ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux10~10                                                  ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Equal0~3                                                                       ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux8~10                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux2~10                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Equal0~2                                                                       ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux7~10                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux6~10                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux5~10                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux4~10                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Equal0~1                                                                       ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s8|fullAdder:p3|s~0                                ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux3~10                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux30~1                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux30~0                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Equal0~0                                                                       ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux31~1                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s8|fullAdder:p4|s~0                                ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux1~10                                                   ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux0~1                                                    ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|Multiplexer8to1:mux1|Mux0~0                                                    ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s8|fullAdder:p4|cout~0                             ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[12]~11                                                       ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[11]~10                                                       ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[10]~9                                                        ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[9]~8                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[8]~7                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[7]~6                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[6]~5                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[5]~4                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[4]~3                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[3]~2                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|Multiplexer2to1:im_mux1_component|f[2]~1                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|alu:alu_component|bit32Adder:adder1|bit4Adder:s1|fullAdder:p1|cout~0                             ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~93                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~91                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~90                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~88                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~87                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~85                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~84                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~82                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~81                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~79                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~78                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~76                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~75                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~73                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~72                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~68                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~67                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~65                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~64                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~63                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~62                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~61                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~60                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~58                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~57                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~55                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~54                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~52                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~51                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~49                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~48                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~46                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~45                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~43                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~42                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~40                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~39                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~37                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~36                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~34                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~33                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~31                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~30                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~28                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~27                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~25                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~24                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~22                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~21                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~19                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~18                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~16                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~15                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~13                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~12                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~10                                                                                     ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~9                                                                                      ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~7                                                                                      ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~6                                                                                      ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~4                                                                                      ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~3                                                                                      ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~1                                                                                      ; 1       ;
; cpu1:main_processor|reset_circuit:RC|Add0~0                                                                                      ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a1  ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a2  ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a3  ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a4  ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a5  ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a6  ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a7  ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a8  ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a9  ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a10 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a11 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a12 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a13 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a14 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a15 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a16 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a17 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a18 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a19 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a20 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a21 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a22 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a23 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a24 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a25 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a26 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a27 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a28 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a29 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a30 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a31 ; 1       ;
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a0  ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~62                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~61                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~60                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~59                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~58                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~57                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~56                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~55                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~54                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~53                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~52                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~51                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~50                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~49                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~48                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~47                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~46                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~45                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~44                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~43                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~42                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~41                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~40                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~39                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~38                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~37                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~36                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~35                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~34                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~33                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~32                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~31                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~30                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[15]~15                                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~29                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~28                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[14]~14                                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~27                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~26                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[13]~13                                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~25                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~24                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[12]~12                                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~23                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~22                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[11]~11                                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~21                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~20                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[10]~10                                                                         ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~19                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~18                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[9]~9                                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~17                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~16                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[8]~8                                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~15                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~14                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[7]~7                                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~13                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~12                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[6]~6                                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~11                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~10                                                                          ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[5]~5                                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~9                                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~8                                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[4]~4                                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~7                                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~6                                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[3]~3                                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~5                                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~4                                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[2]~2                                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~3                                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~2                                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[1]~1                                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~1                                                                           ; 1       ;
; cpu1:main_processor|datapath:DP|pc:pc_component|Add0~0                                                                           ; 1       ;
+----------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------+----------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                          ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF              ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------+----------------+----------------------+-----------------+-----------------+---------------+
; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192 ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1    ; None             ; M9K_X78_Y49_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ALTSYNCRAM                           ; AUTO ; Single Port      ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 2048 ; 64                          ; 32                          ; --                          ; --                          ; 2048                ; 1    ; CPU_Test_Sim.mif ; M9K_X78_Y48_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------+----------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ALTSYNCRAM                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000010001) (21) (17) (11)    ;(00010000000000000000000000010101) (2000000025) (268435477) (10000015)   ;(00100000000000000000000000010000) (-294967276) (536870928) (20000010)   ;(00110000000000000000000000010001) (1705032725) (805306385) (30000011)   ;(00000000000000000000000000100000) (40) (32) (20)   ;(00000000000000000000000000100001) (41) (33) (21)   ;(10010000000000000000000000010000) (664673184) (-1879048176) (-6-15-15-15-15-15-150)   ;(10100000000000000000000000010001) (-1630294109) (-1610612719) (-5-15-15-15-15-15-14-15)   ;
;8;(01110000000000000000000000000000) (-442450944) (1879048192) (70000000)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+---------------------------------------------------+
; Routing Usage Summary                             ;
+-----------------------+---------------------------+
; Routing Resource Type ; Usage                     ;
+-----------------------+---------------------------+
; Block interconnects   ; 1,428 / 342,891 ( < 1 % ) ;
; C16 interconnects     ; 245 / 10,120 ( 2 % )      ;
; C4 interconnects      ; 1,231 / 209,544 ( < 1 % ) ;
; Direct links          ; 175 / 342,891 ( < 1 % )   ;
; Global clocks         ; 6 / 20 ( 30 % )           ;
; Local interconnects   ; 301 / 119,088 ( < 1 % )   ;
; R24 interconnects     ; 245 / 9,963 ( 2 % )       ;
; R4 interconnects      ; 1,357 / 289,782 ( < 1 % ) ;
+-----------------------+---------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 14.12) ; Number of LABs  (Total = 48) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 0                            ;
; 2                                           ; 0                            ;
; 3                                           ; 1                            ;
; 4                                           ; 2                            ;
; 5                                           ; 2                            ;
; 6                                           ; 0                            ;
; 7                                           ; 1                            ;
; 8                                           ; 1                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 1                            ;
; 13                                          ; 0                            ;
; 14                                          ; 3                            ;
; 15                                          ; 4                            ;
; 16                                          ; 33                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.54) ; Number of LABs  (Total = 48) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 17                           ;
; 1 Clock                            ; 25                           ;
; 1 Clock enable                     ; 7                            ;
; 1 Sync. load                       ; 1                            ;
; 2 Async. clears                    ; 3                            ;
; 2 Clock enables                    ; 14                           ;
; 2 Clocks                           ; 7                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 18.27) ; Number of LABs  (Total = 48) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 1                            ;
; 4                                            ; 0                            ;
; 5                                            ; 3                            ;
; 6                                            ; 0                            ;
; 7                                            ; 1                            ;
; 8                                            ; 2                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 1                            ;
; 15                                           ; 0                            ;
; 16                                           ; 10                           ;
; 17                                           ; 1                            ;
; 18                                           ; 4                            ;
; 19                                           ; 3                            ;
; 20                                           ; 7                            ;
; 21                                           ; 2                            ;
; 22                                           ; 3                            ;
; 23                                           ; 2                            ;
; 24                                           ; 0                            ;
; 25                                           ; 2                            ;
; 26                                           ; 0                            ;
; 27                                           ; 1                            ;
; 28                                           ; 2                            ;
; 29                                           ; 2                            ;
; 30                                           ; 0                            ;
; 31                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+--------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 11.88) ; Number of LABs  (Total = 48) ;
+--------------------------------------------------+------------------------------+
; 0                                                ; 0                            ;
; 1                                                ; 0                            ;
; 2                                                ; 2                            ;
; 3                                                ; 0                            ;
; 4                                                ; 4                            ;
; 5                                                ; 0                            ;
; 6                                                ; 2                            ;
; 7                                                ; 2                            ;
; 8                                                ; 0                            ;
; 9                                                ; 1                            ;
; 10                                               ; 3                            ;
; 11                                               ; 2                            ;
; 12                                               ; 4                            ;
; 13                                               ; 5                            ;
; 14                                               ; 7                            ;
; 15                                               ; 5                            ;
; 16                                               ; 10                           ;
; 17                                               ; 1                            ;
+--------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 22.98) ; Number of LABs  (Total = 48) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 2                            ;
; 10                                           ; 0                            ;
; 11                                           ; 2                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 1                            ;
; 15                                           ; 5                            ;
; 16                                           ; 1                            ;
; 17                                           ; 3                            ;
; 18                                           ; 1                            ;
; 19                                           ; 1                            ;
; 20                                           ; 3                            ;
; 21                                           ; 0                            ;
; 22                                           ; 2                            ;
; 23                                           ; 2                            ;
; 24                                           ; 0                            ;
; 25                                           ; 1                            ;
; 26                                           ; 1                            ;
; 27                                           ; 5                            ;
; 28                                           ; 1                            ;
; 29                                           ; 3                            ;
; 30                                           ; 4                            ;
; 31                                           ; 3                            ;
; 32                                           ; 0                            ;
; 33                                           ; 6                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 209       ; 0            ; 0            ; 209       ; 209       ; 0            ; 206          ; 0            ; 0            ; 3            ; 0            ; 206          ; 3            ; 0            ; 0            ; 0            ; 206          ; 0            ; 0            ; 0            ; 0            ; 0            ; 209       ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 209          ; 209          ; 209          ; 209          ; 209          ; 0         ; 209          ; 209          ; 0         ; 0         ; 209          ; 3            ; 209          ; 209          ; 206          ; 209          ; 3            ; 206          ; 209          ; 209          ; 209          ; 3            ; 209          ; 209          ; 209          ; 209          ; 209          ; 0         ; 209          ; 209          ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; outA[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[8]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[9]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[10]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[11]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[12]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[13]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[14]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[15]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[16]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[17]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[18]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[19]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[20]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[21]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[22]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[23]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[24]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[25]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[26]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[27]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[28]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[29]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[30]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outA[31]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[8]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[9]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[10]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[11]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[12]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[13]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[14]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[15]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[16]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[17]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[18]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[19]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[20]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[21]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[22]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[23]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[24]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[25]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[26]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[27]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[28]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[29]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[30]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outB[31]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outC               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outZ               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[8]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[9]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[10]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[11]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[12]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[13]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[14]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[15]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[16]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[17]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[18]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[19]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[20]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[21]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[22]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[23]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[24]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[25]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[26]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[27]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[28]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[29]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[30]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outIR[31]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[8]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[9]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[10]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[11]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[12]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[13]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[14]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[15]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[16]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[17]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[18]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[19]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[20]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[21]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[22]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[23]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[24]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[25]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[26]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[27]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[28]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[29]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[30]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outPC[31]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addrOut[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addrOut[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addrOut[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addrOut[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addrOut[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addrOut[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wEn                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataOut[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[13]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[14]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[15]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[16]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[17]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[18]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[19]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[20]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[21]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[22]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[23]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[24]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[25]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[26]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[27]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[28]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[29]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[30]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memDataIn[31]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; T_Info[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; T_Info[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; T_Info[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wen_mem            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; en_mem             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cpuClk             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; memClk             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                             ;
+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                       ; Destination Clock(s)                                                                                                          ; Delay Added in ns ;
+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------+
; cpuClk                                                                ; cpu1:main_processor|control:CONTROL_UNIT|present_state.state_2                                                                ; 27.9              ;
; cpuClk,cpu1:main_processor|control:CONTROL_UNIT|present_state.state_0 ; cpuClk                                                                                                                        ; 15.1              ;
; cpu1:main_processor|control:CONTROL_UNIT|present_state.state_0        ; cpuClk                                                                                                                        ; 15.1              ;
; cpuClk                                                                ; memClk                                                                                                                        ; 8.8               ;
; cpuClk                                                                ; cpuClk                                                                                                                        ; 5.8               ;
; memClk                                                                ; cpuClk                                                                                                                        ; 3.6               ;
; cpuClk                                                                ; cpu1:main_processor|control:CONTROL_UNIT|present_state.state_2,cpu1:main_processor|control:CONTROL_UNIT|present_state.state_0 ; 2.6               ;
+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                           ;
+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                ; Destination Register                                                                                                                               ; Delay Added in ns ;
+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; cpu1:main_processor|control:CONTROL_UNIT|present_state.state_0 ; cpu1:main_processor|control:CONTROL_UNIT|inc_PC                                                                                                    ; 2.960             ;
; cpu1:main_processor|control:CONTROL_UNIT|present_state.state_2 ; cpu1:main_processor|control:CONTROL_UNIT|present_state.state_0                                                                                     ; 2.800             ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[28]   ; cpu1:main_processor|control:CONTROL_UNIT|A_Mux                                                                                                     ; 2.644             ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[29]   ; cpu1:main_processor|control:CONTROL_UNIT|A_Mux                                                                                                     ; 2.644             ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[30]   ; cpu1:main_processor|control:CONTROL_UNIT|A_Mux                                                                                                     ; 2.644             ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[31]   ; cpu1:main_processor|control:CONTROL_UNIT|A_Mux                                                                                                     ; 2.644             ;
; cpu1:main_processor|control:CONTROL_UNIT|REG_Mux               ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a29~porta_datain_reg0 ; 1.485             ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[27]   ; cpu1:main_processor|control:CONTROL_UNIT|A_Mux                                                                                                     ; 1.322             ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[24]   ; cpu1:main_processor|control:CONTROL_UNIT|A_Mux                                                                                                     ; 1.322             ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[25]   ; cpu1:main_processor|control:CONTROL_UNIT|A_Mux                                                                                                     ; 1.322             ;
; cpu1:main_processor|datapath:DP|register32:ir_register|Q[26]   ; cpu1:main_processor|control:CONTROL_UNIT|A_Mux                                                                                                     ; 1.322             ;
; cpu1:main_processor|reset_circuit:RC|Enable_PD                 ; cpu1:main_processor|control:CONTROL_UNIT|A_Mux                                                                                                     ; 1.322             ;
; cpu1:main_processor|control:CONTROL_UNIT|present_state.state_1 ; cpu1:main_processor|control:CONTROL_UNIT|inc_PC                                                                                                    ; 1.109             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[29]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a29~porta_datain_reg0 ; 0.743             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[29]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a29~porta_datain_reg0 ; 0.743             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[22]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a22~porta_datain_reg0 ; 0.728             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[22]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a22~porta_datain_reg0 ; 0.728             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[21]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a21~porta_datain_reg0 ; 0.728             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[21]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a21~porta_datain_reg0 ; 0.728             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[17]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a17~porta_datain_reg0 ; 0.728             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[17]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a17~porta_datain_reg0 ; 0.728             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[30]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a30~porta_datain_reg0 ; 0.707             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[30]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a30~porta_datain_reg0 ; 0.707             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[27]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a27~porta_datain_reg0 ; 0.611             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[13]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a13~porta_datain_reg0 ; 0.611             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[13]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a13~porta_datain_reg0 ; 0.611             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[27]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a27~porta_datain_reg0 ; 0.611             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[23]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a23~porta_datain_reg0 ; 0.568             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[23]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a23~porta_datain_reg0 ; 0.568             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[16]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a16~porta_datain_reg0 ; 0.568             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[16]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a16~porta_datain_reg0 ; 0.568             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[31]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a31~porta_datain_reg0 ; 0.436             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[31]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a31~porta_datain_reg0 ; 0.436             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[8]     ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a8~porta_datain_reg0  ; 0.436             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[8]     ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a8~porta_datain_reg0  ; 0.436             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[28]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a28~porta_datain_reg0 ; 0.432             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[28]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a28~porta_datain_reg0 ; 0.432             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[15]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a15~porta_datain_reg0 ; 0.432             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[15]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a15~porta_datain_reg0 ; 0.432             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[7]     ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a7~porta_datain_reg0  ; 0.432             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[7]     ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a7~porta_datain_reg0  ; 0.432             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[2]     ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a2~porta_datain_reg0  ; 0.431             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[18]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a18~porta_datain_reg0 ; 0.431             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[18]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a18~porta_datain_reg0 ; 0.431             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[9]     ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a9~porta_datain_reg0  ; 0.431             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[9]     ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a9~porta_datain_reg0  ; 0.431             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[2]     ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a2~porta_datain_reg0  ; 0.431             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[0]     ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a0~porta_datain_reg0  ; 0.416             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[24]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a24~porta_datain_reg0 ; 0.416             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[20]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a20~porta_datain_reg0 ; 0.416             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[20]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a20~porta_datain_reg0 ; 0.416             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[0]     ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a0~porta_datain_reg0  ; 0.416             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[24]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a24~porta_datain_reg0 ; 0.416             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[25]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a25~porta_datain_reg0 ; 0.411             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[4]     ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a4~porta_datain_reg0  ; 0.411             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[4]     ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a4~porta_datain_reg0  ; 0.411             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[25]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a25~porta_datain_reg0 ; 0.411             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[26]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a26~porta_datain_reg0 ; 0.410             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[26]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a26~porta_datain_reg0 ; 0.410             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[10]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a10~porta_datain_reg0 ; 0.387             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[10]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a10~porta_datain_reg0 ; 0.387             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[5]     ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a5~porta_datain_reg0  ; 0.387             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[5]     ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a5~porta_datain_reg0  ; 0.387             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[3]     ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a3~porta_datain_reg0  ; 0.383             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[3]     ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a3~porta_datain_reg0  ; 0.383             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[1]     ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a1~porta_datain_reg0  ; 0.382             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[19]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a19~porta_datain_reg0 ; 0.382             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[19]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a19~porta_datain_reg0 ; 0.382             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[1]     ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a1~porta_datain_reg0  ; 0.382             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[14]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a14~porta_datain_reg0 ; 0.367             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[14]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a14~porta_datain_reg0 ; 0.367             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[11]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.365             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[11]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.365             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[12]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a12~porta_datain_reg0 ; 0.266             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[12]    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a12~porta_datain_reg0 ; 0.266             ;
; cpu1:main_processor|datapath:DP|register32:B_register|Q[6]     ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a6~porta_datain_reg0  ; 0.233             ;
; cpu1:main_processor|datapath:DP|register32:A_register|Q[6]     ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ram_block1a6~porta_datain_reg0  ; 0.233             ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[3]~reg0      ; memDataOut[0]                                                                                                                                      ; 0.215             ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[1]~reg0      ; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a27~porta_address_reg0                          ; 0.215             ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[5]~reg0      ; memDataOut[29]                                                                                                                                     ; 0.215             ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[2]~reg0      ; memDataOut[0]                                                                                                                                      ; 0.214             ;
; cpu1:main_processor|datapath:DP|pc:pc_component|q[4]~reg0      ; memDataOut[24]                                                                                                                                     ; 0.214             ;
; cpu1:main_processor|control:CONTROL_UNIT|en                    ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[31]                                                                           ; 0.202             ;
; cpu1:main_processor|control:CONTROL_UNIT|wen                   ; cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|data_out[31]                                                                           ; 0.121             ;
; cpuClk                                                         ; cpu1:main_processor|control:CONTROL_UNIT|wen                                                                                                       ; 0.071             ;
+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 85 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "lab6"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (119042): Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a14" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a15" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a16" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a17" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a18" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a19" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a20" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a21" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a22" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a23" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a24" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a25" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a26" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a27" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a28" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a29" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a30" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ram_block1a31" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 209 pins of 209 total pins
    Info (169086): Pin outA[0] not assigned to an exact location on the device
    Info (169086): Pin outA[1] not assigned to an exact location on the device
    Info (169086): Pin outA[2] not assigned to an exact location on the device
    Info (169086): Pin outA[3] not assigned to an exact location on the device
    Info (169086): Pin outA[4] not assigned to an exact location on the device
    Info (169086): Pin outA[5] not assigned to an exact location on the device
    Info (169086): Pin outA[6] not assigned to an exact location on the device
    Info (169086): Pin outA[7] not assigned to an exact location on the device
    Info (169086): Pin outA[8] not assigned to an exact location on the device
    Info (169086): Pin outA[9] not assigned to an exact location on the device
    Info (169086): Pin outA[10] not assigned to an exact location on the device
    Info (169086): Pin outA[11] not assigned to an exact location on the device
    Info (169086): Pin outA[12] not assigned to an exact location on the device
    Info (169086): Pin outA[13] not assigned to an exact location on the device
    Info (169086): Pin outA[14] not assigned to an exact location on the device
    Info (169086): Pin outA[15] not assigned to an exact location on the device
    Info (169086): Pin outA[16] not assigned to an exact location on the device
    Info (169086): Pin outA[17] not assigned to an exact location on the device
    Info (169086): Pin outA[18] not assigned to an exact location on the device
    Info (169086): Pin outA[19] not assigned to an exact location on the device
    Info (169086): Pin outA[20] not assigned to an exact location on the device
    Info (169086): Pin outA[21] not assigned to an exact location on the device
    Info (169086): Pin outA[22] not assigned to an exact location on the device
    Info (169086): Pin outA[23] not assigned to an exact location on the device
    Info (169086): Pin outA[24] not assigned to an exact location on the device
    Info (169086): Pin outA[25] not assigned to an exact location on the device
    Info (169086): Pin outA[26] not assigned to an exact location on the device
    Info (169086): Pin outA[27] not assigned to an exact location on the device
    Info (169086): Pin outA[28] not assigned to an exact location on the device
    Info (169086): Pin outA[29] not assigned to an exact location on the device
    Info (169086): Pin outA[30] not assigned to an exact location on the device
    Info (169086): Pin outA[31] not assigned to an exact location on the device
    Info (169086): Pin outB[0] not assigned to an exact location on the device
    Info (169086): Pin outB[1] not assigned to an exact location on the device
    Info (169086): Pin outB[2] not assigned to an exact location on the device
    Info (169086): Pin outB[3] not assigned to an exact location on the device
    Info (169086): Pin outB[4] not assigned to an exact location on the device
    Info (169086): Pin outB[5] not assigned to an exact location on the device
    Info (169086): Pin outB[6] not assigned to an exact location on the device
    Info (169086): Pin outB[7] not assigned to an exact location on the device
    Info (169086): Pin outB[8] not assigned to an exact location on the device
    Info (169086): Pin outB[9] not assigned to an exact location on the device
    Info (169086): Pin outB[10] not assigned to an exact location on the device
    Info (169086): Pin outB[11] not assigned to an exact location on the device
    Info (169086): Pin outB[12] not assigned to an exact location on the device
    Info (169086): Pin outB[13] not assigned to an exact location on the device
    Info (169086): Pin outB[14] not assigned to an exact location on the device
    Info (169086): Pin outB[15] not assigned to an exact location on the device
    Info (169086): Pin outB[16] not assigned to an exact location on the device
    Info (169086): Pin outB[17] not assigned to an exact location on the device
    Info (169086): Pin outB[18] not assigned to an exact location on the device
    Info (169086): Pin outB[19] not assigned to an exact location on the device
    Info (169086): Pin outB[20] not assigned to an exact location on the device
    Info (169086): Pin outB[21] not assigned to an exact location on the device
    Info (169086): Pin outB[22] not assigned to an exact location on the device
    Info (169086): Pin outB[23] not assigned to an exact location on the device
    Info (169086): Pin outB[24] not assigned to an exact location on the device
    Info (169086): Pin outB[25] not assigned to an exact location on the device
    Info (169086): Pin outB[26] not assigned to an exact location on the device
    Info (169086): Pin outB[27] not assigned to an exact location on the device
    Info (169086): Pin outB[28] not assigned to an exact location on the device
    Info (169086): Pin outB[29] not assigned to an exact location on the device
    Info (169086): Pin outB[30] not assigned to an exact location on the device
    Info (169086): Pin outB[31] not assigned to an exact location on the device
    Info (169086): Pin outC not assigned to an exact location on the device
    Info (169086): Pin outZ not assigned to an exact location on the device
    Info (169086): Pin outIR[0] not assigned to an exact location on the device
    Info (169086): Pin outIR[1] not assigned to an exact location on the device
    Info (169086): Pin outIR[2] not assigned to an exact location on the device
    Info (169086): Pin outIR[3] not assigned to an exact location on the device
    Info (169086): Pin outIR[4] not assigned to an exact location on the device
    Info (169086): Pin outIR[5] not assigned to an exact location on the device
    Info (169086): Pin outIR[6] not assigned to an exact location on the device
    Info (169086): Pin outIR[7] not assigned to an exact location on the device
    Info (169086): Pin outIR[8] not assigned to an exact location on the device
    Info (169086): Pin outIR[9] not assigned to an exact location on the device
    Info (169086): Pin outIR[10] not assigned to an exact location on the device
    Info (169086): Pin outIR[11] not assigned to an exact location on the device
    Info (169086): Pin outIR[12] not assigned to an exact location on the device
    Info (169086): Pin outIR[13] not assigned to an exact location on the device
    Info (169086): Pin outIR[14] not assigned to an exact location on the device
    Info (169086): Pin outIR[15] not assigned to an exact location on the device
    Info (169086): Pin outIR[16] not assigned to an exact location on the device
    Info (169086): Pin outIR[17] not assigned to an exact location on the device
    Info (169086): Pin outIR[18] not assigned to an exact location on the device
    Info (169086): Pin outIR[19] not assigned to an exact location on the device
    Info (169086): Pin outIR[20] not assigned to an exact location on the device
    Info (169086): Pin outIR[21] not assigned to an exact location on the device
    Info (169086): Pin outIR[22] not assigned to an exact location on the device
    Info (169086): Pin outIR[23] not assigned to an exact location on the device
    Info (169086): Pin outIR[24] not assigned to an exact location on the device
    Info (169086): Pin outIR[25] not assigned to an exact location on the device
    Info (169086): Pin outIR[26] not assigned to an exact location on the device
    Info (169086): Pin outIR[27] not assigned to an exact location on the device
    Info (169086): Pin outIR[28] not assigned to an exact location on the device
    Info (169086): Pin outIR[29] not assigned to an exact location on the device
    Info (169086): Pin outIR[30] not assigned to an exact location on the device
    Info (169086): Pin outIR[31] not assigned to an exact location on the device
    Info (169086): Pin outPC[0] not assigned to an exact location on the device
    Info (169086): Pin outPC[1] not assigned to an exact location on the device
    Info (169086): Pin outPC[2] not assigned to an exact location on the device
    Info (169086): Pin outPC[3] not assigned to an exact location on the device
    Info (169086): Pin outPC[4] not assigned to an exact location on the device
    Info (169086): Pin outPC[5] not assigned to an exact location on the device
    Info (169086): Pin outPC[6] not assigned to an exact location on the device
    Info (169086): Pin outPC[7] not assigned to an exact location on the device
    Info (169086): Pin outPC[8] not assigned to an exact location on the device
    Info (169086): Pin outPC[9] not assigned to an exact location on the device
    Info (169086): Pin outPC[10] not assigned to an exact location on the device
    Info (169086): Pin outPC[11] not assigned to an exact location on the device
    Info (169086): Pin outPC[12] not assigned to an exact location on the device
    Info (169086): Pin outPC[13] not assigned to an exact location on the device
    Info (169086): Pin outPC[14] not assigned to an exact location on the device
    Info (169086): Pin outPC[15] not assigned to an exact location on the device
    Info (169086): Pin outPC[16] not assigned to an exact location on the device
    Info (169086): Pin outPC[17] not assigned to an exact location on the device
    Info (169086): Pin outPC[18] not assigned to an exact location on the device
    Info (169086): Pin outPC[19] not assigned to an exact location on the device
    Info (169086): Pin outPC[20] not assigned to an exact location on the device
    Info (169086): Pin outPC[21] not assigned to an exact location on the device
    Info (169086): Pin outPC[22] not assigned to an exact location on the device
    Info (169086): Pin outPC[23] not assigned to an exact location on the device
    Info (169086): Pin outPC[24] not assigned to an exact location on the device
    Info (169086): Pin outPC[25] not assigned to an exact location on the device
    Info (169086): Pin outPC[26] not assigned to an exact location on the device
    Info (169086): Pin outPC[27] not assigned to an exact location on the device
    Info (169086): Pin outPC[28] not assigned to an exact location on the device
    Info (169086): Pin outPC[29] not assigned to an exact location on the device
    Info (169086): Pin outPC[30] not assigned to an exact location on the device
    Info (169086): Pin outPC[31] not assigned to an exact location on the device
    Info (169086): Pin addrOut[0] not assigned to an exact location on the device
    Info (169086): Pin addrOut[1] not assigned to an exact location on the device
    Info (169086): Pin addrOut[2] not assigned to an exact location on the device
    Info (169086): Pin addrOut[3] not assigned to an exact location on the device
    Info (169086): Pin addrOut[4] not assigned to an exact location on the device
    Info (169086): Pin addrOut[5] not assigned to an exact location on the device
    Info (169086): Pin wEn not assigned to an exact location on the device
    Info (169086): Pin memDataOut[0] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[1] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[2] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[3] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[4] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[5] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[6] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[7] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[8] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[9] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[10] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[11] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[12] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[13] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[14] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[15] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[16] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[17] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[18] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[19] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[20] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[21] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[22] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[23] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[24] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[25] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[26] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[27] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[28] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[29] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[30] not assigned to an exact location on the device
    Info (169086): Pin memDataOut[31] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[0] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[1] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[2] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[3] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[4] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[5] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[6] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[7] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[8] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[9] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[10] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[11] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[12] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[13] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[14] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[15] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[16] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[17] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[18] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[19] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[20] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[21] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[22] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[23] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[24] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[25] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[26] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[27] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[28] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[29] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[30] not assigned to an exact location on the device
    Info (169086): Pin memDataIn[31] not assigned to an exact location on the device
    Info (169086): Pin T_Info[0] not assigned to an exact location on the device
    Info (169086): Pin T_Info[1] not assigned to an exact location on the device
    Info (169086): Pin T_Info[2] not assigned to an exact location on the device
    Info (169086): Pin wen_mem not assigned to an exact location on the device
    Info (169086): Pin en_mem not assigned to an exact location on the device
    Info (169086): Pin cpuClk not assigned to an exact location on the device
    Info (169086): Pin memClk not assigned to an exact location on the device
    Info (169086): Pin rst not assigned to an exact location on the device
Warning (335093): TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab6.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node cpuClk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node cpu1:main_processor|datapath:DP|register32:ir_register|Q[24]
        Info (176357): Destination node cpu1:main_processor|datapath:DP|register32:ir_register|Q[25]
        Info (176357): Destination node cpu1:main_processor|datapath:DP|register32:ir_register|Q[26]
        Info (176357): Destination node cpu1:main_processor|datapath:DP|register32:ir_register|Q[27]
        Info (176357): Destination node cpu1:main_processor|datapath:DP|register32:ir_register|Q[28]
        Info (176357): Destination node cpu1:main_processor|datapath:DP|register32:ir_register|Q[29]
        Info (176357): Destination node cpu1:main_processor|datapath:DP|register32:ir_register|Q[30]
        Info (176357): Destination node cpu1:main_processor|datapath:DP|register32:ir_register|Q[31]
        Info (176357): Destination node cpu1:main_processor|control:CONTROL_UNIT|present_state.state_1
        Info (176357): Destination node cpu1:main_processor|reset_circuit:RC|Enable_PD
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node memClk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node cpu1:main_processor|control:CONTROL_UNIT|inc_PC~7 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node cpu1:main_processor|control:CONTROL_UNIT|IM_MUX1~2 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node cpu1:main_processor|control:CONTROL_UNIT|DATA_Mux[1]~4 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node cpu1:main_processor|control:CONTROL_UNIT|IM_MUX2[1]~4 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 207 (unused VREF, 2.5V VCCIO, 1 input, 206 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:08
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48
Info (170194): Fitter routing operations ending: elapsed time is 00:00:06
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.86 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Info: Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 866 megabytes
    Info: Processing ended: Thu Apr  5 15:33:29 2018
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:42


