TimeQuest Timing Analyzer report for SDRAM_CONTROL
Tue Oct 11 16:12:19 2011
Quartus II Version 10.0 Build 218 06/27/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 12. Slow 1200mV 85C Model Setup: 'pll_27_inst|altpll_component|pll|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'pll_27_inst|altpll_component|pll|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Recovery: 'u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Recovery: 'pll_27_inst|altpll_component|pll|clk[0]'
 17. Slow 1200mV 85C Model Removal: 'pll_27_inst|altpll_component|pll|clk[0]'
 18. Slow 1200mV 85C Model Removal: 'u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_27_inst|altpll_component|pll|clk[0]'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Output Enable Times
 27. Minimum Output Enable Times
 28. Output Disable Times
 29. Minimum Output Disable Times
 30. MTBF Summary
 31. Synchronizer Summary
 32. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 33. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 34. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 35. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 36. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 37. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
 68. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
 71. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
 72. Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
 74. Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
 75. Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
 76. Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
 77. Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
 78. Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
 81. Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
 82. Synchronizer Chain #51: Typical MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #52: Typical MTBF is Greater than 1 Billion Years
 84. Synchronizer Chain #53: Typical MTBF is Greater than 1 Billion Years
 85. Synchronizer Chain #54: Typical MTBF is Greater than 1 Billion Years
 86. Synchronizer Chain #55: Typical MTBF is Greater than 1 Billion Years
 87. Synchronizer Chain #56: Typical MTBF is Greater than 1 Billion Years
 88. Slow 1200mV 0C Model Fmax Summary
 89. Slow 1200mV 0C Model Setup Summary
 90. Slow 1200mV 0C Model Hold Summary
 91. Slow 1200mV 0C Model Recovery Summary
 92. Slow 1200mV 0C Model Removal Summary
 93. Slow 1200mV 0C Model Minimum Pulse Width Summary
 94. Slow 1200mV 0C Model Setup: 'u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 95. Slow 1200mV 0C Model Setup: 'pll_27_inst|altpll_component|pll|clk[0]'
 96. Slow 1200mV 0C Model Hold: 'u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 97. Slow 1200mV 0C Model Hold: 'pll_27_inst|altpll_component|pll|clk[0]'
 98. Slow 1200mV 0C Model Recovery: 'u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 99. Slow 1200mV 0C Model Recovery: 'pll_27_inst|altpll_component|pll|clk[0]'
100. Slow 1200mV 0C Model Removal: 'pll_27_inst|altpll_component|pll|clk[0]'
101. Slow 1200mV 0C Model Removal: 'u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
102. Slow 1200mV 0C Model Minimum Pulse Width: 'u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
103. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
104. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_27_inst|altpll_component|pll|clk[0]'
105. Setup Times
106. Hold Times
107. Clock to Output Times
108. Minimum Clock to Output Times
109. Output Enable Times
110. Minimum Output Enable Times
111. Output Disable Times
112. Minimum Output Disable Times
113. MTBF Summary
114. Synchronizer Summary
115. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
127. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
132. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
133. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
144. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
145. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
146. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
147. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
148. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
149. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
150. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
151. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
152. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
153. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
154. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
155. Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
156. Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
157. Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
158. Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
159. Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
160. Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
161. Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
162. Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
163. Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
164. Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
165. Synchronizer Chain #51: Typical MTBF is Greater than 1 Billion Years
166. Synchronizer Chain #52: Typical MTBF is Greater than 1 Billion Years
167. Synchronizer Chain #53: Typical MTBF is Greater than 1 Billion Years
168. Synchronizer Chain #54: Typical MTBF is Greater than 1 Billion Years
169. Synchronizer Chain #55: Typical MTBF is Greater than 1 Billion Years
170. Synchronizer Chain #56: Typical MTBF is Greater than 1 Billion Years
171. Fast 1200mV 0C Model Setup Summary
172. Fast 1200mV 0C Model Hold Summary
173. Fast 1200mV 0C Model Recovery Summary
174. Fast 1200mV 0C Model Removal Summary
175. Fast 1200mV 0C Model Minimum Pulse Width Summary
176. Fast 1200mV 0C Model Setup: 'u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
177. Fast 1200mV 0C Model Setup: 'pll_27_inst|altpll_component|pll|clk[0]'
178. Fast 1200mV 0C Model Hold: 'pll_27_inst|altpll_component|pll|clk[0]'
179. Fast 1200mV 0C Model Hold: 'u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
180. Fast 1200mV 0C Model Recovery: 'u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
181. Fast 1200mV 0C Model Recovery: 'pll_27_inst|altpll_component|pll|clk[0]'
182. Fast 1200mV 0C Model Removal: 'pll_27_inst|altpll_component|pll|clk[0]'
183. Fast 1200mV 0C Model Removal: 'u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
184. Fast 1200mV 0C Model Minimum Pulse Width: 'u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
185. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
186. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_27_inst|altpll_component|pll|clk[0]'
187. Setup Times
188. Hold Times
189. Clock to Output Times
190. Minimum Clock to Output Times
191. Output Enable Times
192. Minimum Output Enable Times
193. Output Disable Times
194. Minimum Output Disable Times
195. MTBF Summary
196. Synchronizer Summary
197. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
198. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
199. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
200. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
201. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
202. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
203. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
204. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
205. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
206. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
207. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
208. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
209. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
210. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
211. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
212. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
213. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
214. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
215. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
216. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
217. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
218. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
219. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
220. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
221. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
222. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
223. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
224. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
225. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
226. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
227. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
228. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
229. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
230. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
231. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
232. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
233. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
234. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
235. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
236. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
237. Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
238. Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
239. Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
240. Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
241. Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
242. Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
243. Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
244. Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
245. Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
246. Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
247. Synchronizer Chain #51: Typical MTBF is Greater than 1 Billion Years
248. Synchronizer Chain #52: Typical MTBF is Greater than 1 Billion Years
249. Synchronizer Chain #53: Typical MTBF is Greater than 1 Billion Years
250. Synchronizer Chain #54: Typical MTBF is Greater than 1 Billion Years
251. Synchronizer Chain #55: Typical MTBF is Greater than 1 Billion Years
252. Synchronizer Chain #56: Typical MTBF is Greater than 1 Billion Years
253. Multicorner Timing Analysis Summary
254. Setup Times
255. Hold Times
256. Clock to Output Times
257. Minimum Clock to Output Times
258. Board Trace Model Assignments
259. Input Transition Times
260. Signal Integrity Metrics (Slow 1200mv 0c Model)
261. Signal Integrity Metrics (Slow 1200mv 85c Model)
262. Signal Integrity Metrics (Fast 1200mv 0c Model)
263. Setup Transfers
264. Hold Transfers
265. Recovery Transfers
266. Removal Transfers
267. Report TCCS
268. Report RSKM
269. Unconstrained Paths
270. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 10.0 Build 218 06/27/2010 SJ Full Version ;
; Revision Name      ; SDRAM_CONTROL                                     ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE115F29C7                                     ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+
; Clock Name                                                 ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                  ; Source                                                       ; Targets                                                        ;
+------------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+
; CLOCK_50                                                   ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;                                         ;                                                              ; { CLOCK_50 }                                                   ;
; pll_27_inst|altpll_component|pll|clk[0]                    ; Generated ; 37.037 ; 27.0 MHz  ; 0.000  ; 18.518 ; 50.00      ; 50        ; 27          ;        ;        ;           ;            ; false    ; CLOCK_50                                ; pll_27_inst|altpll_component|pll|inclk[0]                    ; { pll_27_inst|altpll_component|pll|clk[0] }                    ;
; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 27        ; 100         ;        ;        ;           ;            ; false    ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz ; -3.055 ; 1.945  ; 50.00      ; 27        ; 100         ; -110.0 ;        ;           ;            ; false    ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                               ;
+------------+-----------------+------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                 ; Note ;
+------------+-----------------+------------------------------------------------------------+------+
; 118.62 MHz ; 118.62 MHz      ; pll_27_inst|altpll_component|pll|clk[0]                    ;      ;
; 125.64 MHz ; 125.64 MHz      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                 ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -4.839 ; -244.955      ;
; pll_27_inst|altpll_component|pll|clk[0]                    ; 28.607 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                 ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; pll_27_inst|altpll_component|pll|clk[0]                    ; 0.382 ; 0.000         ;
; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.382 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                              ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -6.344 ; -912.909      ;
; pll_27_inst|altpll_component|pll|clk[0]                    ; 31.738 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                              ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; pll_27_inst|altpll_component|pll|clk[0]                    ; 4.305 ; 0.000         ;
; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 5.572 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                   ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.699  ; 0.000         ;
; CLOCK_50                                                   ; 9.819  ; 0.000         ;
; pll_27_inst|altpll_component|pll|clk[0]                    ; 18.225 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                              ;
+--------+--------------+--------------------------------+-----------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                        ; Launch Clock                            ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------------------------+-----------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -4.839 ; wr1_wen_d[3] ; Sdram_Control:u1|WR_MASK       ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.764     ; 3.404      ;
; -4.709 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[8]      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.765     ; 3.273      ;
; -4.709 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[9]      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.765     ; 3.273      ;
; -4.709 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[10]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.765     ; 3.273      ;
; -4.709 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[11]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.765     ; 3.273      ;
; -4.709 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[12]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.765     ; 3.273      ;
; -4.709 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[13]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.765     ; 3.273      ;
; -4.709 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[14]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.765     ; 3.273      ;
; -4.709 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[16]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.765     ; 3.273      ;
; -4.700 ; wr1_wen      ; Sdram_Control:u1|WR_MASK       ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.764     ; 3.265      ;
; -4.570 ; wr1_wen      ; Sdram_Control:u1|mADDR[8]      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.765     ; 3.134      ;
; -4.570 ; wr1_wen      ; Sdram_Control:u1|mADDR[9]      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.765     ; 3.134      ;
; -4.570 ; wr1_wen      ; Sdram_Control:u1|mADDR[10]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.765     ; 3.134      ;
; -4.570 ; wr1_wen      ; Sdram_Control:u1|mADDR[11]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.765     ; 3.134      ;
; -4.570 ; wr1_wen      ; Sdram_Control:u1|mADDR[12]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.765     ; 3.134      ;
; -4.570 ; wr1_wen      ; Sdram_Control:u1|mADDR[13]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.765     ; 3.134      ;
; -4.570 ; wr1_wen      ; Sdram_Control:u1|mADDR[14]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.765     ; 3.134      ;
; -4.570 ; wr1_wen      ; Sdram_Control:u1|mADDR[16]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.765     ; 3.134      ;
; -4.539 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[6]      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.763     ; 3.105      ;
; -4.539 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[15]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.763     ; 3.105      ;
; -4.539 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[7]      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.763     ; 3.105      ;
; -4.539 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[17]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.763     ; 3.105      ;
; -4.539 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[18]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.763     ; 3.105      ;
; -4.539 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[19]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.763     ; 3.105      ;
; -4.539 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[22]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.763     ; 3.105      ;
; -4.464 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[20]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.766     ; 3.027      ;
; -4.464 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[21]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.766     ; 3.027      ;
; -4.442 ; wr1_wen      ; Sdram_Control:u1|mADDR[6]      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.763     ; 3.008      ;
; -4.442 ; wr1_wen      ; Sdram_Control:u1|mADDR[15]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.763     ; 3.008      ;
; -4.442 ; wr1_wen      ; Sdram_Control:u1|mADDR[7]      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.763     ; 3.008      ;
; -4.442 ; wr1_wen      ; Sdram_Control:u1|mADDR[17]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.763     ; 3.008      ;
; -4.442 ; wr1_wen      ; Sdram_Control:u1|mADDR[18]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.763     ; 3.008      ;
; -4.442 ; wr1_wen      ; Sdram_Control:u1|mADDR[19]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.763     ; 3.008      ;
; -4.442 ; wr1_wen      ; Sdram_Control:u1|mADDR[22]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.763     ; 3.008      ;
; -4.400 ; wr1_wen      ; Sdram_Control:u1|mADDR[20]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.766     ; 2.963      ;
; -4.400 ; wr1_wen      ; Sdram_Control:u1|mADDR[21]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.766     ; 2.963      ;
; -4.199 ; wr1_wen_d[3] ; Sdram_Control:u1|mLENGTH[6]    ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.764     ; 2.764      ;
; -4.193 ; wr1_wen_d[3] ; Sdram_Control:u1|RD_MASK[0]    ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.764     ; 2.758      ;
; -4.193 ; wr1_wen_d[3] ; Sdram_Control:u1|RD_MASK[1]    ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.764     ; 2.758      ;
; -4.193 ; wr1_wen_d[3] ; Sdram_Control:u1|mRD           ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.764     ; 2.758      ;
; -4.135 ; wr1_wen      ; Sdram_Control:u1|mLENGTH[6]    ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.764     ; 2.700      ;
; -4.129 ; wr1_wen      ; Sdram_Control:u1|RD_MASK[0]    ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.764     ; 2.694      ;
; -4.129 ; wr1_wen      ; Sdram_Control:u1|RD_MASK[1]    ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.764     ; 2.694      ;
; -4.129 ; wr1_wen      ; Sdram_Control:u1|mRD           ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.764     ; 2.694      ;
; -4.093 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[8]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.761     ; 2.661      ;
; -4.093 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[7]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.761     ; 2.661      ;
; -4.093 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[12] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.761     ; 2.661      ;
; -4.093 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[13] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.761     ; 2.661      ;
; -4.093 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[11] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.761     ; 2.661      ;
; -4.093 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[10] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.761     ; 2.661      ;
; -4.093 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[9]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.761     ; 2.661      ;
; -4.093 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[6]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.761     ; 2.661      ;
; -4.091 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[8]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.767     ; 2.653      ;
; -4.091 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[7]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.767     ; 2.653      ;
; -4.091 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[6]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.767     ; 2.653      ;
; -4.091 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[13] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.767     ; 2.653      ;
; -4.091 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[5]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.767     ; 2.653      ;
; -4.091 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[10] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.767     ; 2.653      ;
; -4.091 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[11] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.767     ; 2.653      ;
; -4.091 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[12] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.767     ; 2.653      ;
; -4.091 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[9]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.767     ; 2.653      ;
; -4.086 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[8]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.761     ; 2.654      ;
; -4.086 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[7]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.761     ; 2.654      ;
; -4.086 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[12] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.761     ; 2.654      ;
; -4.086 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[13] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.761     ; 2.654      ;
; -4.086 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[11] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.761     ; 2.654      ;
; -4.086 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[10] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.761     ; 2.654      ;
; -4.086 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[9]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.761     ; 2.654      ;
; -4.086 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[6]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.761     ; 2.654      ;
; -4.084 ; wr1_wen      ; Sdram_Control:u1|rRD2_ADDR[8]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.767     ; 2.646      ;
; -4.084 ; wr1_wen      ; Sdram_Control:u1|rRD2_ADDR[7]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.767     ; 2.646      ;
; -4.084 ; wr1_wen      ; Sdram_Control:u1|rRD2_ADDR[6]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.767     ; 2.646      ;
; -4.084 ; wr1_wen      ; Sdram_Control:u1|rRD2_ADDR[13] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.767     ; 2.646      ;
; -4.084 ; wr1_wen      ; Sdram_Control:u1|rRD2_ADDR[5]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.767     ; 2.646      ;
; -4.084 ; wr1_wen      ; Sdram_Control:u1|rRD2_ADDR[10] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.767     ; 2.646      ;
; -4.084 ; wr1_wen      ; Sdram_Control:u1|rRD2_ADDR[11] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.767     ; 2.646      ;
; -4.084 ; wr1_wen      ; Sdram_Control:u1|rRD2_ADDR[12] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.767     ; 2.646      ;
; -4.084 ; wr1_wen      ; Sdram_Control:u1|rRD2_ADDR[9]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.767     ; 2.646      ;
; -4.077 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[5]      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.764     ; 2.642      ;
; -4.073 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[14] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.759     ; 2.643      ;
; -4.073 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[19] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.759     ; 2.643      ;
; -4.073 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[21] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.759     ; 2.643      ;
; -4.073 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[20] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.759     ; 2.643      ;
; -4.073 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[16] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.759     ; 2.643      ;
; -4.073 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[22] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.759     ; 2.643      ;
; -4.073 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[15] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.759     ; 2.643      ;
; -4.073 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[18] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.759     ; 2.643      ;
; -4.073 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[17] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.759     ; 2.643      ;
; -4.066 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[14] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.759     ; 2.636      ;
; -4.066 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[19] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.759     ; 2.636      ;
; -4.066 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[21] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.759     ; 2.636      ;
; -4.066 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[20] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.759     ; 2.636      ;
; -4.066 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[16] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.759     ; 2.636      ;
; -4.066 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[22] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.759     ; 2.636      ;
; -4.066 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[15] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.759     ; 2.636      ;
; -4.066 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[18] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.759     ; 2.636      ;
; -4.066 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[17] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.759     ; 2.636      ;
; -3.938 ; wr1_wen      ; Sdram_Control:u1|mADDR[5]      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.764     ; 2.503      ;
; -3.852 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[14] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.765     ; 2.416      ;
; -3.852 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[16] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.765     ; 2.416      ;
+--------+--------------+--------------------------------+-----------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_27_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                                                                                                                                                                            ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 28.607 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[2] ; display_latch[10]                                                                                                                                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.375     ; 8.053      ;
; 29.396 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[4] ; display_latch[12]                                                                                                                                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.370     ; 7.269      ;
; 30.279 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[5] ; display_latch[13]                                                                                                                                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.370     ; 6.386      ;
; 30.861 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[3] ; display_latch[3]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.392     ; 5.782      ;
; 31.495 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[6] ; display_latch[6]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.386     ; 5.154      ;
; 31.518 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[0] ; display_latch[0]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.392     ; 5.125      ;
; 31.553 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.080     ; 5.402      ;
; 31.553 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.080     ; 5.402      ;
; 31.553 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.080     ; 5.402      ;
; 31.553 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.080     ; 5.402      ;
; 31.553 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.080     ; 5.402      ;
; 31.553 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.080     ; 5.402      ;
; 31.553 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.080     ; 5.402      ;
; 31.553 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.080     ; 5.402      ;
; 31.618 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.084     ; 5.333      ;
; 31.619 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.084     ; 5.332      ;
; 31.649 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[4]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[6]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.082     ; 5.304      ;
; 31.649 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[4]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[7]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.082     ; 5.304      ;
; 31.650 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[4]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[5]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.081     ; 5.304      ;
; 31.679 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[0]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.205      ; 5.485      ;
; 31.679 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[1]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.205      ; 5.485      ;
; 31.679 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[2]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.205      ; 5.485      ;
; 31.679 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[3]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.205      ; 5.485      ;
; 31.771 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[4]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|parity8                       ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.083     ; 5.181      ;
; 31.771 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[4]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[0]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.083     ; 5.181      ;
; 31.771 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[4]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity9a1                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.083     ; 5.181      ;
; 31.771 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[4]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity9a0                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.083     ; 5.181      ;
; 31.837 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~portb_address_reg0 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.211      ; 5.449      ;
; 31.845 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.089     ; 5.101      ;
; 31.845 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.089     ; 5.101      ;
; 31.845 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                        ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.089     ; 5.101      ;
; 31.845 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                        ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.089     ; 5.101      ;
; 31.850 ; key3_dly[1]                                                                                                                                              ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.081     ; 5.104      ;
; 31.851 ; key3_dly[1]                                                                                                                                              ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.081     ; 5.103      ;
; 31.857 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.080     ; 5.098      ;
; 31.857 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.080     ; 5.098      ;
; 31.857 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.080     ; 5.098      ;
; 31.857 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.080     ; 5.098      ;
; 31.857 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.080     ; 5.098      ;
; 31.857 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.080     ; 5.098      ;
; 31.857 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.080     ; 5.098      ;
; 31.857 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.080     ; 5.098      ;
; 31.916 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[4]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[4]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.082     ; 5.037      ;
; 31.935 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.084     ; 5.016      ;
; 31.935 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.084     ; 5.016      ;
; 31.936 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.084     ; 5.015      ;
; 31.936 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.084     ; 5.015      ;
; 31.948 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[5]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[6]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.081     ; 5.006      ;
; 31.948 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[5]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[7]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.081     ; 5.006      ;
; 31.949 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[5]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[5]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.080     ; 5.006      ;
; 31.968 ; latch1                                                                                                                                                   ; display_latch[3]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.092     ; 4.975      ;
; 31.968 ; latch1                                                                                                                                                   ; display_latch[1]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.092     ; 4.975      ;
; 31.968 ; latch1                                                                                                                                                   ; display_latch[0]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.092     ; 4.975      ;
; 31.968 ; latch1                                                                                                                                                   ; display_latch[2]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.092     ; 4.975      ;
; 31.968 ; latch1                                                                                                                                                   ; display_latch[6]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.092     ; 4.975      ;
; 31.968 ; latch1                                                                                                                                                   ; display_latch[7]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.092     ; 4.975      ;
; 31.968 ; latch1                                                                                                                                                   ; display_latch[4]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.092     ; 4.975      ;
; 31.968 ; latch1                                                                                                                                                   ; display_latch[5]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.092     ; 4.975      ;
; 31.978 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.071     ; 4.986      ;
; 31.978 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.071     ; 4.986      ;
; 31.978 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.071     ; 4.986      ;
; 31.978 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.071     ; 4.986      ;
; 31.978 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.071     ; 4.986      ;
; 31.978 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.071     ; 4.986      ;
; 31.978 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.071     ; 4.986      ;
; 31.978 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.071     ; 4.986      ;
; 31.982 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[0]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.205      ; 5.182      ;
; 31.982 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[1]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.205      ; 5.182      ;
; 31.982 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[2]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.205      ; 5.182      ;
; 31.982 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[3]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.205      ; 5.182      ;
; 31.986 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[4]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.200      ; 5.173      ;
; 31.986 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[5]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.200      ; 5.173      ;
; 31.986 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[6]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.200      ; 5.173      ;
; 31.986 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[7]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.200      ; 5.173      ;
; 32.043 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.075     ; 4.917      ;
; 32.044 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.075     ; 4.916      ;
; 32.046 ; wr1_wen                                                                                                                                                  ; wr1_wen                                                                                                                                                                            ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.081     ; 4.908      ;
; 32.058 ; counter[3]                                                                                                                                               ; wr1_wen                                                                                                                                                                            ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.081     ; 4.896      ;
; 32.070 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[5]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|parity8                       ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.082     ; 4.883      ;
; 32.070 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[5]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[0]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.082     ; 4.883      ;
; 32.070 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[5]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity9a1                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.082     ; 4.883      ;
; 32.070 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[5]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity9a0                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.082     ; 4.883      ;
; 32.104 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[0]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.214      ; 5.069      ;
; 32.104 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[1]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.214      ; 5.069      ;
; 32.104 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[2]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.214      ; 5.069      ;
; 32.104 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[3]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.214      ; 5.069      ;
; 32.105 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[6]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[6]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.081     ; 4.849      ;
; 32.105 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[6]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[7]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.081     ; 4.849      ;
; 32.106 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[6]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[5]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.080     ; 4.849      ;
; 32.118 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~portb_address_reg0 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.211      ; 5.168      ;
; 32.128 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.084     ; 4.823      ;
; 32.131 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.084     ; 4.820      ;
; 32.147 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.084     ; 4.804      ;
; 32.147 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[4]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.205      ; 5.017      ;
; 32.147 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[5]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.205      ; 5.017      ;
; 32.147 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[6]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.205      ; 5.017      ;
; 32.147 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[7]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.205      ; 5.017      ;
; 32.152 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.089     ; 4.794      ;
; 32.152 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.089     ; 4.794      ;
; 32.152 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                        ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.089     ; 4.794      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_27_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.382 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[5]                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[6]                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[7]                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[4]                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[2]                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[3]                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[1]                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[0]                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.384 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.385 ; counter[0]                                                                                                                                                                           ; counter[0]                                                                                                                                                                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.444 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.365      ; 1.051      ;
; 0.445 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.366      ; 1.053      ;
; 0.448 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.733      ;
; 0.459 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.360      ; 1.061      ;
; 0.469 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.365      ; 1.076      ;
; 0.491 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|ram_block11a0~porta_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.435      ; 1.168      ;
; 0.498 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.360      ; 1.100      ;
; 0.521 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|ram_block11a0~porta_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.436      ; 1.199      ;
; 0.531 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|ram_block11a0~porta_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.435      ; 1.208      ;
; 0.544 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|ram_block11a0~porta_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.436      ; 1.222      ;
; 0.547 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.832      ;
; 0.560 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.846      ;
; 0.562 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.847      ;
; 0.573 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|parity8                         ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[0]                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.859      ;
; 0.579 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.864      ;
; 0.579 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.866      ;
; 0.579 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.866      ;
; 0.580 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.867      ;
; 0.580 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.867      ;
; 0.580 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.867      ;
; 0.581 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[7] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.867      ;
; 0.581 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[6] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.867      ;
; 0.582 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.869      ;
; 0.583 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.867      ;
; 0.583 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.869      ;
; 0.590 ; key1_dly[0]                                                                                                                                                                          ; key1_dly[1]                                                                                                                                                                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.874      ;
; 0.592 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.878      ;
; 0.596 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.882      ;
; 0.599 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.885      ;
; 0.602 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.888      ;
; 0.604 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.889      ;
; 0.604 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[8]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.890      ;
; 0.612 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[6]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.899      ;
; 0.612 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.897      ;
; 0.614 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|ram_block11a0~porta_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.436      ; 1.292      ;
; 0.616 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.902      ;
; 0.617 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity9a1                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|parity8                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.903      ;
; 0.618 ; wr1_wen_d[1]                                                                                                                                                                         ; wr1_wen_d[2]                                                                                                                                                                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.904      ;
; 0.619 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.905      ;
; 0.619 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.905      ;
; 0.620 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.905      ;
; 0.620 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity9a0                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|parity8                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.906      ;
; 0.620 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.906      ;
; 0.623 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.908      ;
; 0.627 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[6]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.913      ;
; 0.634 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[7]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.920      ;
; 0.634 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.920      ;
; 0.635 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[5]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.922      ;
; 0.635 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.921      ;
; 0.638 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.923      ;
; 0.639 ; counter[2]                                                                                                                                                                           ; counter[2]                                                                                                                                                                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.639 ; counter[6]                                                                                                                                                                           ; counter[6]                                                                                                                                                                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.639 ; counter[5]                                                                                                                                                                           ; counter[5]                                                                                                                                                                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.639 ; counter[4]                                                                                                                                                                           ; counter[4]                                                                                                                                                                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.639 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.639 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|ram_block11a0~porta_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.435      ; 1.316      ;
; 0.640 ; counter[7]                                                                                                                                                                           ; counter[7]                                                                                                                                                                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.641 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[9]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.927      ;
; 0.642 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.927      ;
; 0.642 ; counter[3]                                                                                                                                                                           ; counter[3]                                                                                                                                                                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.642 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[7]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.929      ;
; 0.646 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity9a0                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.932      ;
; 0.648 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.934      ;
; 0.650 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.935      ;
; 0.650 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.935      ;
; 0.651 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.937      ;
; 0.652 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.938      ;
; 0.654 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.939      ;
; 0.656 ; counter[1]                                                                                                                                                                           ; counter[1]                                                                                                                                                                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.942      ;
; 0.656 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.941      ;
; 0.657 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.365      ; 1.264      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.382 ; Sdram_Control:u1|OUT_VALID                                                                                                                                                           ; Sdram_Control:u1|OUT_VALID                                                                                                                                                           ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; Sdram_Control:u1|ST[0]                                                                                                                                                               ; Sdram_Control:u1|ST[0]                                                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; Sdram_Control:u1|mWR_DONE                                                                                                                                                            ; Sdram_Control:u1|mWR_DONE                                                                                                                                                            ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; Sdram_Control:u1|Write                                                                                                                                                               ; Sdram_Control:u1|Write                                                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; Sdram_Control:u1|IN_REQ                                                                                                                                                              ; Sdram_Control:u1|IN_REQ                                                                                                                                                              ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; Sdram_Control:u1|mRD_DONE                                                                                                                                                            ; Sdram_Control:u1|mRD_DONE                                                                                                                                                            ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; Sdram_Control:u1|WR_MASK                                                                                                                                                             ; Sdram_Control:u1|WR_MASK                                                                                                                                                             ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|command:u_command|CM_ACK                                                                                                                                            ; Sdram_Control:u1|command:u_command|CM_ACK                                                                                                                                            ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|control_interface:u_control|REF_REQ                                                                                                                                 ; Sdram_Control:u1|control_interface:u_control|REF_REQ                                                                                                                                 ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|command:u_command|REF_ACK                                                                                                                                           ; Sdram_Control:u1|command:u_command|REF_ACK                                                                                                                                           ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|control_interface:u_control|init_timer[0]                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|init_timer[0]                                                                                                                           ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|command:u_command|do_rw                                                                                                                                             ; Sdram_Control:u1|command:u_command|do_rw                                                                                                                                             ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u1|command:u_command|rw_flag                                                                                                                                           ; Sdram_Control:u1|command:u_command|rw_flag                                                                                                                                           ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.384 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.388 ; Sdram_Control:u1|control_interface:u_control|CMD_ACK                                                                                                                                 ; Sdram_Control:u1|control_interface:u_control|CMD_ACK                                                                                                                                 ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.388 ; Sdram_Control:u1|command:u_command|do_refresh                                                                                                                                        ; Sdram_Control:u1|command:u_command|do_refresh                                                                                                                                        ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.388 ; Sdram_Control:u1|command:u_command|do_load_mode                                                                                                                                      ; Sdram_Control:u1|command:u_command|do_load_mode                                                                                                                                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.388 ; Sdram_Control:u1|command:u_command|do_precharge                                                                                                                                      ; Sdram_Control:u1|command:u_command|do_precharge                                                                                                                                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.388 ; Sdram_Control:u1|command:u_command|do_reada                                                                                                                                          ; Sdram_Control:u1|command:u_command|do_reada                                                                                                                                          ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.388 ; Sdram_Control:u1|command:u_command|do_writea                                                                                                                                         ; Sdram_Control:u1|command:u_command|do_writea                                                                                                                                         ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.562 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[5] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[5] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.850      ;
; 0.565 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[0] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.853      ;
; 0.566 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.852      ;
; 0.584 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[6]                                                  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.872      ;
; 0.585 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~porta_address_reg0   ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.254      ;
; 0.589 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[3] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.877      ;
; 0.590 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[7] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.878      ;
; 0.593 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.879      ;
; 0.593 ; Sdram_Control:u1|mDATAOUT[29]                                                                                                                                                        ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~porta_datain_reg0    ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.309      ;
; 0.597 ; Sdram_Control:u1|mADDR[16]                                                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|SADDR[16]                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.898      ;
; 0.600 ; Sdram_Control:u1|mADDR[12]                                                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|SADDR[12]                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.901      ;
; 0.607 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~porta_address_reg0   ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.276      ;
; 0.607 ; Sdram_Control:u1|mADDR[9]                                                                                                                                                            ; Sdram_Control:u1|control_interface:u_control|SADDR[9]                                                                                                                                ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.908      ;
; 0.617 ; Sdram_Control:u1|mADDR[6]                                                                                                                                                            ; Sdram_Control:u1|control_interface:u_control|SADDR[6]                                                                                                                                ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.904      ;
; 0.617 ; Sdram_Control:u1|mADDR[20]                                                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|SADDR[20]                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.904      ;
; 0.618 ; Sdram_Control:u1|mADDR[15]                                                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|SADDR[15]                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.905      ;
; 0.618 ; Sdram_Control:u1|mADDR[18]                                                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|SADDR[18]                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.905      ;
; 0.618 ; Sdram_Control:u1|command:u_command|BA[1]                                                                                                                                             ; Sdram_Control:u1|BA[1]                                                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.905      ;
; 0.619 ; Sdram_Control:u1|mADDR[21]                                                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|SADDR[21]                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.906      ;
; 0.620 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.906      ;
; 0.620 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.907      ;
; 0.620 ; Sdram_Control:u1|command:u_command|SA[5]                                                                                                                                             ; Sdram_Control:u1|SA[5]                                                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.905      ;
; 0.620 ; Sdram_Control:u1|mADDR[8]                                                                                                                                                            ; Sdram_Control:u1|control_interface:u_control|SADDR[8]                                                                                                                                ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.907      ;
; 0.621 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.906      ;
; 0.622 ; Sdram_Control:u1|command:u_command|BA[0]                                                                                                                                             ; Sdram_Control:u1|BA[0]                                                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.909      ;
; 0.623 ; Sdram_Control:u1|mADDR[11]                                                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|SADDR[11]                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.924      ;
; 0.628 ; Sdram_Control:u1|mADDR[10]                                                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|SADDR[10]                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.929      ;
; 0.632 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[1]                                                  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.916      ;
; 0.632 ; Sdram_Control:u1|mDATAOUT[20]                                                                                                                                                        ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~porta_datain_reg0    ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.328      ;
; 0.635 ; Sdram_Control:u1|rWR1_ADDR[11]                                                                                                                                                       ; Sdram_Control:u1|rWR1_ADDR[11]                                                                                                                                                       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.922      ;
; 0.636 ; Sdram_Control:u1|mDATAOUT[20]                                                                                                                                                        ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~porta_datain_reg0    ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.327      ;
; 0.637 ; Sdram_Control:u1|control_interface:u_control|init_timer[2]                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|init_timer[2]                                                                                                                           ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.637 ; Sdram_Control:u1|rWR1_ADDR[15]                                                                                                                                                       ; Sdram_Control:u1|rWR1_ADDR[15]                                                                                                                                                       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.638 ; Sdram_Control:u1|control_interface:u_control|timer[4]                                                                                                                                ; Sdram_Control:u1|control_interface:u_control|timer[4]                                                                                                                                ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.638 ; Sdram_Control:u1|control_interface:u_control|timer[2]                                                                                                                                ; Sdram_Control:u1|control_interface:u_control|timer[2]                                                                                                                                ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.639 ; Sdram_Control:u1|mDATAOUT[9]                                                                                                                                                         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~porta_datain_reg0    ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 1.346      ;
; 0.639 ; Sdram_Control:u1|control_interface:u_control|timer[14]                                                                                                                               ; Sdram_Control:u1|control_interface:u_control|timer[14]                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.639 ; Sdram_Control:u1|control_interface:u_control|timer[12]                                                                                                                               ; Sdram_Control:u1|control_interface:u_control|timer[12]                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.639 ; Sdram_Control:u1|control_interface:u_control|timer[10]                                                                                                                               ; Sdram_Control:u1|control_interface:u_control|timer[10]                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.639 ; Sdram_Control:u1|control_interface:u_control|timer[8]                                                                                                                                ; Sdram_Control:u1|control_interface:u_control|timer[8]                                                                                                                                ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.639 ; Sdram_Control:u1|control_interface:u_control|init_timer[8]                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|init_timer[8]                                                                                                                           ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.639 ; Sdram_Control:u1|rWR1_ADDR[21]                                                                                                                                                       ; Sdram_Control:u1|rWR1_ADDR[21]                                                                                                                                                       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.926      ;
; 0.639 ; Sdram_Control:u1|rRD1_ADDR[20]                                                                                                                                                       ; Sdram_Control:u1|rRD1_ADDR[20]                                                                                                                                                       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.640 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[3]                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.925      ;
; 0.640 ; Sdram_Control:u1|control_interface:u_control|timer[1]                                                                                                                                ; Sdram_Control:u1|control_interface:u_control|timer[1]                                                                                                                                ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.640 ; Sdram_Control:u1|rRD1_ADDR[21]                                                                                                                                                       ; Sdram_Control:u1|rRD1_ADDR[21]                                                                                                                                                       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.640 ; Sdram_Control:u1|rWR1_ADDR[10]                                                                                                                                                       ; Sdram_Control:u1|rWR1_ADDR[10]                                                                                                                                                       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.927      ;
; 0.641 ; Sdram_Control:u1|rWR1_ADDR[8]                                                                                                                                                        ; Sdram_Control:u1|rWR1_ADDR[8]                                                                                                                                                        ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.928      ;
; 0.641 ; Sdram_Control:u1|rRD1_ADDR[12]                                                                                                                                                       ; Sdram_Control:u1|rRD1_ADDR[12]                                                                                                                                                       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.927      ;
; 0.641 ; Sdram_Control:u1|rRD2_ADDR[15]                                                                                                                                                       ; Sdram_Control:u1|rRD2_ADDR[15]                                                                                                                                                       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.927      ;
; 0.642 ; Sdram_Control:u1|control_interface:u_control|timer[7]                                                                                                                                ; Sdram_Control:u1|control_interface:u_control|timer[7]                                                                                                                                ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.642 ; Sdram_Control:u1|control_interface:u_control|timer[9]                                                                                                                                ; Sdram_Control:u1|control_interface:u_control|timer[9]                                                                                                                                ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.642 ; Sdram_Control:u1|control_interface:u_control|init_timer[13]                                                                                                                          ; Sdram_Control:u1|control_interface:u_control|init_timer[13]                                                                                                                          ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                 ;
+--------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                                                                                                                                                                              ; Launch Clock                            ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -6.344 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[1]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.796     ; 4.877      ;
; -6.344 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[8]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.791     ; 4.882      ;
; -6.344 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[4]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.797     ; 4.876      ;
; -6.344 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[7]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.791     ; 4.882      ;
; -6.344 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[6]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.796     ; 4.877      ;
; -6.344 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[6]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.791     ; 4.882      ;
; -6.344 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[5]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.792     ; 4.881      ;
; -6.344 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[7]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.792     ; 4.881      ;
; -6.344 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[6]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.792     ; 4.881      ;
; -6.344 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[8]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.792     ; 4.881      ;
; -6.344 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[5]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.797     ; 4.876      ;
; -6.344 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[5]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.791     ; 4.882      ;
; -6.344 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[5]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.797     ; 4.876      ;
; -6.344 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[4]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.792     ; 4.881      ;
; -6.344 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[4]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.797     ; 4.876      ;
; -6.344 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[4]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.791     ; 4.882      ;
; -6.344 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[3]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.792     ; 4.881      ;
; -6.344 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[3]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.791     ; 4.882      ;
; -6.344 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[2]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.792     ; 4.881      ;
; -6.344 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[2]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.791     ; 4.882      ;
; -6.344 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[1]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.792     ; 4.881      ;
; -6.344 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[1]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.796     ; 4.877      ;
; -6.344 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[1]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.796     ; 4.877      ;
; -6.344 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.793     ; 4.880      ;
; -6.344 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[0]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.792     ; 4.881      ;
; -6.344 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[0]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.796     ; 4.877      ;
; -6.344 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[0]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.796     ; 4.877      ;
; -6.343 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.795     ; 4.877      ;
; -6.343 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.798     ; 4.874      ;
; -6.343 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[0]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.797     ; 4.875      ;
; -6.343 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.798     ; 4.874      ;
; -6.343 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[6]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.797     ; 4.875      ;
; -6.343 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[7]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.797     ; 4.875      ;
; -6.343 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[2]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.804     ; 4.868      ;
; -6.343 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[6]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.786     ; 4.886      ;
; -6.343 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[3]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.797     ; 4.875      ;
; -6.343 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[2]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.804     ; 4.868      ;
; -6.343 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[0]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.786     ; 4.886      ;
; -6.343 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[9]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.786     ; 4.886      ;
; -6.343 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[0]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.786     ; 4.886      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[5]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.794     ; 4.877      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[7]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.782     ; 4.889      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[8]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.782     ; 4.889      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[4]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.794     ; 4.877      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.783     ; 4.888      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[5]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.782     ; 4.889      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[3]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.782     ; 4.889      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.783     ; 4.888      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.783     ; 4.888      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.783     ; 4.888      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[8]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.781     ; 4.890      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[7]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.782     ; 4.889      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[9]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.781     ; 4.890      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.783     ; 4.888      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[6]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.782     ; 4.889      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.783     ; 4.888      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[4]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.782     ; 4.889      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.783     ; 4.888      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[2]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.789     ; 4.882      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.783     ; 4.888      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.783     ; 4.888      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.783     ; 4.888      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.782     ; 4.889      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.784     ; 4.887      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.783     ; 4.888      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[3]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.782     ; 4.889      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[1]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.789     ; 4.882      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.783     ; 4.888      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.782     ; 4.889      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.783     ; 4.888      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.783     ; 4.888      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[1]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.782     ; 4.889      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[0]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.782     ; 4.889      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.783     ; 4.888      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.783     ; 4.888      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.782     ; 4.889      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.783     ; 4.888      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[2]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.782     ; 4.889      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.787     ; 4.884      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.781     ; 4.890      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.783     ; 4.888      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.781     ; 4.890      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.781     ; 4.890      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.781     ; 4.890      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.783     ; 4.888      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.787     ; 4.884      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.781     ; 4.890      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.782     ; 4.889      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.781     ; 4.890      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.781     ; 4.890      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[1]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.789     ; 4.882      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[7]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.786     ; 4.885      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[5]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.794     ; 4.877      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[3]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.786     ; 4.885      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[8]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.781     ; 4.890      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[6]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.786     ; 4.885      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[4]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.794     ; 4.877      ;
; -6.342 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[2]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.789     ; 4.882      ;
; -6.341 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[8]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.815     ; 4.855      ;
; -6.333 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[0]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.791     ; 4.871      ;
+--------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_27_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                 ;
+--------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                                                                                                                                                                              ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 31.738 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[0]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.145      ; 5.366      ;
; 31.738 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[1]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.145      ; 5.366      ;
; 31.738 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[2]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.145      ; 5.366      ;
; 31.738 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[3]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.145      ; 5.366      ;
; 31.738 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[4]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.139      ; 5.360      ;
; 31.738 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[5]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.139      ; 5.360      ;
; 31.738 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[6]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.139      ; 5.360      ;
; 31.738 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[7]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.139      ; 5.360      ;
; 31.739 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[4]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.155      ; 5.375      ;
; 31.739 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[5]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.155      ; 5.375      ;
; 31.739 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[6]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.155      ; 5.375      ;
; 31.739 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[7]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.155      ; 5.375      ;
; 31.740 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[0]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.160      ; 5.379      ;
; 31.740 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[1]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.160      ; 5.379      ;
; 31.740 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[2]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.160      ; 5.379      ;
; 31.740 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[3]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.160      ; 5.379      ;
; 31.802 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[0]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.145      ; 5.302      ;
; 31.802 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[1]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.145      ; 5.302      ;
; 31.802 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[2]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.145      ; 5.302      ;
; 31.802 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[3]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.145      ; 5.302      ;
; 31.802 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[4]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.139      ; 5.296      ;
; 31.802 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[5]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.139      ; 5.296      ;
; 31.802 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[6]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.139      ; 5.296      ;
; 31.802 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[7]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.139      ; 5.296      ;
; 31.803 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[4]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.155      ; 5.311      ;
; 31.803 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[5]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.155      ; 5.311      ;
; 31.803 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[6]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.155      ; 5.311      ;
; 31.803 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[7]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.155      ; 5.311      ;
; 31.804 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[0]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.160      ; 5.315      ;
; 31.804 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[1]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.160      ; 5.315      ;
; 31.804 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[2]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.160      ; 5.315      ;
; 31.804 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[3]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.160      ; 5.315      ;
; 31.861 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.151      ; 5.365      ;
; 31.861 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.145      ; 5.359      ;
; 31.862 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.161      ; 5.374      ;
; 31.863 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.166      ; 5.378      ;
; 31.914 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.161      ; 5.322      ;
; 31.915 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.151      ; 5.311      ;
; 31.915 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.145      ; 5.305      ;
; 31.915 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.166      ; 5.326      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.146     ; 4.868      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.140     ; 4.874      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.140     ; 4.874      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.140     ; 4.874      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.140     ; 4.874      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.140     ; 4.874      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.140     ; 4.874      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.140     ; 4.874      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.140     ; 4.874      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.146     ; 4.868      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.140     ; 4.874      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.140     ; 4.874      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.145     ; 4.869      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.145     ; 4.869      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.137     ; 4.877      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.140     ; 4.874      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.145     ; 4.869      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.145     ; 4.869      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.145     ; 4.869      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.145     ; 4.869      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.146     ; 4.868      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.145     ; 4.869      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.145     ; 4.869      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.145     ; 4.869      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.139     ; 4.875      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.139     ; 4.875      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.138     ; 4.876      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.139     ; 4.875      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.137     ; 4.877      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.140     ; 4.874      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.140     ; 4.874      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.140     ; 4.874      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.139     ; 4.875      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.138     ; 4.876      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.139     ; 4.875      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.134     ; 4.880      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.134     ; 4.880      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.134     ; 4.880      ;
; 32.021 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.134     ; 4.880      ;
; 32.022 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.139     ; 4.874      ;
; 32.022 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.139     ; 4.874      ;
; 32.022 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.139     ; 4.874      ;
; 32.022 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.139     ; 4.874      ;
; 32.022 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.139     ; 4.874      ;
; 32.022 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.139     ; 4.874      ;
; 32.022 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.139     ; 4.874      ;
; 32.022 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.139     ; 4.874      ;
; 32.022 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.145     ; 4.868      ;
; 32.022 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.125     ; 4.888      ;
; 32.022 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.125     ; 4.888      ;
; 32.022 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.125     ; 4.888      ;
; 32.022 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.125     ; 4.888      ;
; 32.022 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.125     ; 4.888      ;
; 32.022 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.127     ; 4.886      ;
; 32.022 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.125     ; 4.888      ;
; 32.022 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.125     ; 4.888      ;
; 32.022 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.125     ; 4.888      ;
; 32.022 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.127     ; 4.886      ;
; 32.022 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.128     ; 4.885      ;
; 32.022 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.128     ; 4.885      ;
+--------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_27_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                 ;
+-------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node                                                                                                                                                                              ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 4.583      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 4.582      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 4.583      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 4.582      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 4.595      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 4.591      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 4.595      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 4.595      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 4.595      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 4.591      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 4.595      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 4.593      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 4.595      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 4.592      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 4.595      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 4.595      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 4.586      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 4.591      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 4.591      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 4.591      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 4.591      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 4.591      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 4.592      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 4.592      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 4.592      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 4.592      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 4.586      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 4.592      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 4.592      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 4.592      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 4.593      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 4.590      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 4.591      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 4.591      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 4.591      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 4.591      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 4.592      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 4.585      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 4.592      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 4.592      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 4.593      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 4.593      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 4.592      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 4.585      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 4.590      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 4.591      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 4.591      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 4.591      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 4.586      ;
; 4.305 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 4.586      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 4.574      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.580      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.580      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.580      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.580      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.580      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.580      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.580      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.580      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 4.574      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.580      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.580      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 4.575      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 4.575      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 4.581      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.580      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 4.575      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 4.575      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 4.581      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 4.581      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 4.575      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 4.575      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 4.581      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 4.581      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 4.574      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 4.575      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 4.581      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 4.581      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 4.575      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 4.575      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 4.581      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 4.582      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 4.582      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 4.575      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 4.582      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.580      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.580      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.580      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 4.582      ;
; 4.306 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 4.582      ;
; 4.307 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 4.564      ;
; 4.307 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 4.564      ;
; 4.329 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 4.607      ;
; 4.329 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 4.606      ;
; 4.329 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 4.607      ;
; 4.329 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 4.606      ;
; 4.329 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 4.619      ;
; 4.329 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 4.615      ;
; 4.329 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 4.619      ;
; 4.329 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 4.619      ;
+-------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                              ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                              ; Launch Clock                            ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[0]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.577      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[1]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.577      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[2]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.577      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[3]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.577      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[4]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.577      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[5]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.577      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[6]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.577      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[7]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.577      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.271     ; 4.578      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.271     ; 4.578      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.577      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.577      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[9]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.271     ; 4.578      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[8]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.271     ; 4.578      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.577      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.577      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.271     ; 4.578      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.271     ; 4.578      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.577      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.577      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.577      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.577      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.577      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.577      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.577      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.577      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.274     ; 4.575      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.577      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.577      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.273     ; 4.576      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.274     ; 4.575      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.274     ; 4.575      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.274     ; 4.575      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.274     ; 4.575      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.271     ; 4.578      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[8]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.577      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.275     ; 4.574      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.274     ; 4.575      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.274     ; 4.575      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[9]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.271     ; 4.578      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[7]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.577      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.271     ; 4.578      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.577      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.271     ; 4.578      ;
; 5.572 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[3]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.577      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[1]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.276     ; 4.583      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[4]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.277     ; 4.582      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[6]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.276     ; 4.583      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[5]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.587      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[5]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.274     ; 4.585      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[7]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.587      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[7]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.262     ; 4.597      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[6]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.587      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[6]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.266     ; 4.593      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[8]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.262     ; 4.597      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[8]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.587      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[5]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.277     ; 4.582      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[5]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.277     ; 4.582      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[4]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.274     ; 4.585      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[4]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.587      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[4]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.277     ; 4.582      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.263     ; 4.596      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[5]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.262     ; 4.597      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[3]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.587      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[3]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.262     ; 4.597      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.263     ; 4.596      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.263     ; 4.596      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.263     ; 4.596      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[8]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.261     ; 4.598      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[7]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.262     ; 4.597      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[9]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.261     ; 4.598      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.263     ; 4.596      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[6]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.262     ; 4.597      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.264     ; 4.595      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[4]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.262     ; 4.597      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.263     ; 4.596      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[2]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.269     ; 4.590      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[2]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.587      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.264     ; 4.595      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.264     ; 4.595      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.263     ; 4.596      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.262     ; 4.597      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.264     ; 4.595      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.263     ; 4.596      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[3]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.262     ; 4.597      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[1]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.272     ; 4.587      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[1]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.269     ; 4.590      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.264     ; 4.595      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.262     ; 4.597      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.263     ; 4.596      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.264     ; 4.595      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[1]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.276     ; 4.583      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[1]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.276     ; 4.583      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[1]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.262     ; 4.597      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[0]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.262     ; 4.597      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.263     ; 4.596      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.263     ; 4.596      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.262     ; 4.597      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.264     ; 4.595      ;
; 5.582 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.273     ; 4.586      ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[8]                                          ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[8]                                                  ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[9]                                                  ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[8]                                                                                                                                                         ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[8]                                          ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[0]                                          ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[1]                                          ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[2]                                          ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[3]                                          ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[4]                                          ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[5]                                          ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[6]                                          ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[7]                                          ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[9]                                          ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[0]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[1]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[2]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[3]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[4]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[5]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[6]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[7]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[8]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[0]                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[1]                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[2]                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[3]                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[4]                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[5]                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[6]                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[7]                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[18]                                                                                                                                                        ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[29]                                                                                                                                                        ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[30]                                                                                                                                                        ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[3]                                                                                                                                                         ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[4]                                                                                                                                                         ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[9]                                                                                                                                                         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[1]                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[4]                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[5]                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[0]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[1]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[0]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[1]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[4]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[5]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[6]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[0]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[1]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[2]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[3]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[4]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[5]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[6]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[7]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[8]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[13]                                                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[14]                                                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[1]                                                                                                                                                         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[20]                                                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[22]                                                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[24]                                                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[28]                                                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[31]                                                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[6]                                                                                                                                                         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[7]                                                                                                                                                         ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|BA[0]                                                                                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------+
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                  ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_27_inst|altpll_component|pll|observablevcoout ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_27_inst|altpll_component|pll|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                  ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_27_inst|altpll_component|pll|inclk[0]         ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_27_inst|altpll_component|pll|observablevcoout ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_27_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 18.225 ; 18.445       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ;
; 18.225 ; 18.445       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ;
; 18.225 ; 18.445       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ;
; 18.225 ; 18.445       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ;
; 18.225 ; 18.445       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ;
; 18.225 ; 18.445       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ;
; 18.225 ; 18.445       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ;
; 18.225 ; 18.445       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ;
; 18.225 ; 18.445       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; counter[1]                                                                                                                                                                           ;
; 18.225 ; 18.445       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; counter[2]                                                                                                                                                                           ;
; 18.225 ; 18.445       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; counter[3]                                                                                                                                                                           ;
; 18.225 ; 18.445       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; counter[4]                                                                                                                                                                           ;
; 18.225 ; 18.445       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; counter[5]                                                                                                                                                                           ;
; 18.225 ; 18.445       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; counter[6]                                                                                                                                                                           ;
; 18.225 ; 18.445       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; counter[7]                                                                                                                                                                           ;
; 18.225 ; 18.445       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; key3_dly[1]                                                                                                                                                                          ;
; 18.225 ; 18.445       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; wr1_wen_d[1]                                                                                                                                                                         ;
; 18.225 ; 18.445       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; wr1_wen_d[2]                                                                                                                                                                         ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                  ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                  ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                  ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                  ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                  ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                  ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                  ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                  ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; counter[0]                                                                                                                                                                           ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; key1_dly[0]                                                                                                                                                                          ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; key1_dly[1]                                                                                                                                                                          ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; key2_dly[0]                                                                                                                                                                          ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; key3_dly[0]                                                                                                                                                                          ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; latch1                                                                                                                                                                               ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; latch2                                                                                                                                                                               ;
; 18.226 ; 18.446       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; wr1_wen_d[0]                                                                                                                                                                         ;
; 18.227 ; 18.447       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;
; 18.227 ; 18.447       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;
; 18.227 ; 18.447       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;
; 18.227 ; 18.447       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ;
; 18.227 ; 18.447       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ;
; 18.227 ; 18.447       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ;
; 18.227 ; 18.447       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ;
; 18.227 ; 18.447       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ;
; 18.227 ; 18.447       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ;
; 18.227 ; 18.447       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ;
; 18.227 ; 18.447       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ;
; 18.227 ; 18.447       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ;
; 18.227 ; 18.447       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; display_latch[10]                                                                                                                                                                    ;
; 18.227 ; 18.447       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; display_latch[11]                                                                                                                                                                    ;
; 18.227 ; 18.447       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; display_latch[12]                                                                                                                                                                    ;
; 18.227 ; 18.447       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; display_latch[13]                                                                                                                                                                    ;
; 18.227 ; 18.447       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; display_latch[14]                                                                                                                                                                    ;
; 18.227 ; 18.447       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; display_latch[15]                                                                                                                                                                    ;
; 18.227 ; 18.447       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; display_latch[8]                                                                                                                                                                     ;
; 18.227 ; 18.447       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; display_latch[9]                                                                                                                                                                     ;
; 18.227 ; 18.447       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; key2_dly[1]                                                                                                                                                                          ;
; 18.228 ; 18.448       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ;
; 18.228 ; 18.448       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ;
; 18.228 ; 18.448       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ;
; 18.228 ; 18.448       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ;
; 18.228 ; 18.448       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ;
; 18.228 ; 18.448       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ;
; 18.228 ; 18.448       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ;
; 18.228 ; 18.448       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ;
; 18.228 ; 18.448       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ;
; 18.228 ; 18.448       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ;
; 18.228 ; 18.448       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ;
; 18.228 ; 18.448       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ;
; 18.228 ; 18.448       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ;
; 18.228 ; 18.448       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ;
; 18.228 ; 18.448       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;
; 18.228 ; 18.448       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;
; 18.228 ; 18.448       ; 0.220          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                           ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+
; KEY[*]       ; CLOCK_50   ; 10.106 ; 10.468 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[0]      ; CLOCK_50   ; 10.106 ; 10.468 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[1]      ; CLOCK_50   ; 5.317  ; 5.822  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[2]      ; CLOCK_50   ; 5.902  ; 6.430  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[3]      ; CLOCK_50   ; 5.977  ; 6.537  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; DRAM_DQ[*]   ; CLOCK_50   ; 8.005  ; 8.596  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 8.005  ; 8.596  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 7.418  ; 7.950  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.417  ; 6.850  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 7.600  ; 8.128  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 7.362  ; 7.881  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 7.463  ; 8.001  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 7.309  ; 7.785  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 7.427  ; 7.955  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 7.500  ; 8.020  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 7.647  ; 8.200  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 7.512  ; 8.049  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 7.737  ; 8.298  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 7.280  ; 7.801  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 7.443  ; 7.974  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 7.260  ; 7.770  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 7.418  ; 7.958  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 6.970  ; 7.454  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 6.927  ; 7.416  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 7.214  ; 7.735  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 6.870  ; 7.339  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 6.989  ; 7.494  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 6.436  ; 6.831  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 7.389  ; 7.928  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 7.093  ; 7.602  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 7.089  ; 7.476  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 7.334  ; 7.861  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 7.591  ; 8.136  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 6.873  ; 7.304  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 7.346  ; 7.868  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 7.433  ; 7.964  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 7.710  ; 8.259  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 7.446  ; 7.972  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK_50   ; 10.234 ; 10.857 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK_50   ; 10.234 ; 10.857 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+
; KEY[*]       ; CLOCK_50   ; -4.459 ; -4.956 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[0]      ; CLOCK_50   ; -8.517 ; -9.137 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[1]      ; CLOCK_50   ; -4.459 ; -4.956 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[2]      ; CLOCK_50   ; -5.017 ; -5.539 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[3]      ; CLOCK_50   ; -5.092 ; -5.643 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; DRAM_DQ[*]   ; CLOCK_50   ; -5.276 ; -5.669 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -6.815 ; -7.387 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -6.241 ; -6.746 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -5.276 ; -5.687 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -6.432 ; -6.942 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -6.187 ; -6.680 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -6.284 ; -6.795 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -6.139 ; -6.590 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -6.252 ; -6.754 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -6.335 ; -6.838 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -6.476 ; -7.011 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -6.331 ; -6.841 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -6.546 ; -7.078 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -6.109 ; -6.603 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -6.268 ; -6.772 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -6.090 ; -6.573 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -6.241 ; -6.754 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; -5.809 ; -6.267 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; -5.768 ; -6.231 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; -6.058 ; -6.562 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; -5.715 ; -6.160 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; -5.826 ; -6.306 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; -5.295 ; -5.669 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; -6.212 ; -6.723 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; -5.943 ; -6.435 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; -5.927 ; -6.292 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; -6.158 ; -6.658 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; -6.421 ; -6.947 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; -5.714 ; -6.122 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; -6.173 ; -6.669 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; -6.255 ; -6.759 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; -6.521 ; -7.042 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; -6.269 ; -6.769 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK_50   ; -6.668 ; -7.192 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK_50   ; -6.668 ; -7.192 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; HEX0[*]        ; CLOCK_50   ; 8.232  ; 8.015  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[0]       ; CLOCK_50   ; 6.534  ; 6.495  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[1]       ; CLOCK_50   ; 8.094  ; 7.630  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[2]       ; CLOCK_50   ; 8.232  ; 8.015  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[3]       ; CLOCK_50   ; 5.586  ; 5.540  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[4]       ; CLOCK_50   ; 5.398  ; 5.188  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[5]       ; CLOCK_50   ; 7.472  ; 7.001  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[6]       ; CLOCK_50   ; 5.137  ; 5.215  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; HEX1[*]        ; CLOCK_50   ; 9.848  ; 9.463  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[0]       ; CLOCK_50   ; 5.361  ; 5.244  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[1]       ; CLOCK_50   ; 7.070  ; 6.932  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[2]       ; CLOCK_50   ; 5.982  ; 5.957  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[3]       ; CLOCK_50   ; 7.458  ; 7.264  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[4]       ; CLOCK_50   ; 7.909  ; 7.674  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[5]       ; CLOCK_50   ; 9.848  ; 9.314  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[6]       ; CLOCK_50   ; 9.014  ; 9.463  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; HEX2[*]        ; CLOCK_50   ; 6.166  ; 6.025  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[0]       ; CLOCK_50   ; 5.763  ; 5.588  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[1]       ; CLOCK_50   ; 6.166  ; 6.025  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[2]       ; CLOCK_50   ; 5.878  ; 5.740  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[3]       ; CLOCK_50   ; 5.832  ; 5.697  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[4]       ; CLOCK_50   ; 5.920  ; 5.719  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[5]       ; CLOCK_50   ; 5.645  ; 5.439  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[6]       ; CLOCK_50   ; 5.551  ; 5.704  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; HEX3[*]        ; CLOCK_50   ; 9.145  ; 8.679  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[0]       ; CLOCK_50   ; 5.429  ; 5.218  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[1]       ; CLOCK_50   ; 5.196  ; 4.994  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[2]       ; CLOCK_50   ; 9.145  ; 8.679  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[3]       ; CLOCK_50   ; 7.337  ; 7.190  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[4]       ; CLOCK_50   ; 7.092  ; 6.916  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[5]       ; CLOCK_50   ; 7.003  ; 6.794  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[6]       ; CLOCK_50   ; 6.751  ; 6.889  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 8.133  ; 7.894  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.755  ; 5.741  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 7.013  ; 6.954  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 4.465  ; 4.551  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.488  ; 5.292  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 6.964  ; 6.964  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 4.864  ; 4.936  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 7.701  ; 7.729  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 8.133  ; 7.894  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 6.727  ; 6.628  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 4.932  ; 4.984  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 4.687  ; 4.758  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 7.508  ; 7.475  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 6.953  ; 6.926  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 4.665  ; 4.738  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 6.953  ; 6.926  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 6.168  ; 6.219  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 4.251  ; 4.126  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 7.376  ; 7.258  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 6.052  ; 6.064  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 4.928  ; 4.917  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.482  ; 5.476  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 7.376  ; 7.258  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 6.406  ; 6.369  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 6.992  ; 6.734  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 6.213  ; 6.231  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.055  ; 4.978  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 6.009  ; 5.977  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 4.767  ; 4.731  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 6.374  ; 6.164  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.047  ; 5.020  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 4.824  ; 4.787  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 7.012  ; 6.929  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 6.049  ; 5.910  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.503  ; 5.431  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 5.045  ; 4.959  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 5.441  ; 5.306  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 4.758  ; 4.722  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 6.564  ; 6.298  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 6.864  ; 6.870  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 5.303  ; 5.204  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 5.276  ; 5.210  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 6.171  ; 6.118  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 6.320  ; 6.150  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 6.372  ; 6.124  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 6.402  ; 6.146  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 6.432  ; 6.189  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 4.526  ; 4.458  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 6.673  ; 6.417  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 4.884  ; 4.816  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 7.146  ; 6.870  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 4.862  ; 4.784  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 3.732  ; 3.701  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 3.978  ; 3.973  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK_50   ; 4.862  ; 4.784  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK_50   ; 3.386  ; 3.324  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.660  ; 4.671  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 7.879  ; 7.903  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.580 ;        ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.736 ; Fall       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; HEX0[*]        ; CLOCK_50   ; 4.020  ; 4.024  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[0]       ; CLOCK_50   ; 5.323  ; 5.247  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[1]       ; CLOCK_50   ; 6.905  ; 6.480  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[2]       ; CLOCK_50   ; 6.916  ; 6.750  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[3]       ; CLOCK_50   ; 4.389  ; 4.258  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[4]       ; CLOCK_50   ; 4.148  ; 4.024  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[5]       ; CLOCK_50   ; 6.207  ; 5.755  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[6]       ; CLOCK_50   ; 4.020  ; 4.142  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; HEX1[*]        ; CLOCK_50   ; 4.291  ; 4.187  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[0]       ; CLOCK_50   ; 4.291  ; 4.187  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[1]       ; CLOCK_50   ; 5.951  ; 5.786  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[2]       ; CLOCK_50   ; 4.965  ; 4.919  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[3]       ; CLOCK_50   ; 6.253  ; 6.076  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[4]       ; CLOCK_50   ; 6.685  ; 6.497  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[5]       ; CLOCK_50   ; 8.625  ; 8.119  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[6]       ; CLOCK_50   ; 7.735  ; 8.198  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; HEX2[*]        ; CLOCK_50   ; 4.415  ; 4.397  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[0]       ; CLOCK_50   ; 4.627  ; 4.493  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[1]       ; CLOCK_50   ; 5.115  ; 4.928  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[2]       ; CLOCK_50   ; 4.825  ; 4.654  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[3]       ; CLOCK_50   ; 4.781  ; 4.612  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[4]       ; CLOCK_50   ; 4.777  ; 4.617  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[5]       ; CLOCK_50   ; 4.575  ; 4.397  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[6]       ; CLOCK_50   ; 4.415  ; 4.590  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; HEX3[*]        ; CLOCK_50   ; 4.093  ; 3.924  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[0]       ; CLOCK_50   ; 4.209  ; 4.027  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[1]       ; CLOCK_50   ; 4.093  ; 3.924  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[2]       ; CLOCK_50   ; 7.962  ; 7.512  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[3]       ; CLOCK_50   ; 5.902  ; 5.673  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[4]       ; CLOCK_50   ; 5.678  ; 5.519  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[5]       ; CLOCK_50   ; 5.580  ; 5.396  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[6]       ; CLOCK_50   ; 5.339  ; 5.523  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.473  ; 3.551  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 4.717  ; 4.700  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.925  ; 5.864  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.473  ; 3.551  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 4.462  ; 4.270  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.878  ; 5.874  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.862  ; 3.927  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 6.579  ; 6.603  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 6.995  ; 6.762  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.651  ; 5.551  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.927  ; 3.974  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.686  ; 3.751  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 6.401  ; 6.365  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 3.664  ; 3.731  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 3.664  ; 3.731  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 5.866  ; 5.836  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 5.113  ; 5.158  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.273  ; 3.149  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.553  ; 3.484  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 5.018  ; 5.026  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.940  ; 3.926  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 4.472  ; 4.462  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 6.291  ; 6.173  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.359  ; 5.319  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.922  ; 5.670  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.174  ; 5.188  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 4.063  ; 3.985  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 4.978  ; 4.943  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.785  ; 3.748  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.330  ; 5.124  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 4.054  ; 4.024  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.840  ; 3.802  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.943  ; 5.859  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 5.011  ; 4.874  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 4.493  ; 4.421  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 4.052  ; 3.965  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 4.431  ; 4.298  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 3.777  ; 3.738  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 5.511  ; 5.252  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 5.798  ; 5.801  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 4.300  ; 4.201  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 4.273  ; 4.206  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 5.132  ; 5.078  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 5.275  ; 5.108  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 5.325  ; 5.084  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 5.355  ; 5.106  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 5.384  ; 5.147  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 3.553  ; 3.484  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 5.614  ; 5.365  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 3.898  ; 3.829  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 6.070  ; 5.801  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 2.437  ; 2.374  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 2.776  ; 2.743  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 3.012  ; 3.003  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK_50   ; 3.860  ; 3.781  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK_50   ; 2.437  ; 2.374  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.664  ; 3.671  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 6.756  ; 6.775  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.437 ;        ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.591 ; Fall       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                 ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 8.009 ; 7.864 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 9.804 ; 9.659 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 8.417 ; 8.272 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 8.009 ; 7.864 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 8.388 ; 8.243 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 8.009 ; 7.864 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 8.379 ; 8.234 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 8.379 ; 8.234 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 8.749 ; 8.604 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 8.790 ; 8.645 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 8.790 ; 8.645 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 8.379 ; 8.234 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 9.149 ; 9.004 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 8.379 ; 8.234 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 8.797 ; 8.652 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 8.958 ; 8.820 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 8.790 ; 8.645 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 8.839 ; 8.694 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 9.167 ; 9.022 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 8.656 ; 8.511 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 9.180 ; 9.035 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 9.180 ; 9.035 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 9.475 ; 9.330 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 8.839 ; 8.694 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 9.195 ; 9.050 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 8.790 ; 8.645 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 8.643 ; 8.498 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 8.643 ; 8.498 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 8.643 ; 8.498 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 8.749 ; 8.604 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 8.368 ; 8.223 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 8.749 ; 8.604 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 8.376 ; 8.231 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 6.064 ; 5.919 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 7.788 ; 7.643 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.457 ; 6.312 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.064 ; 5.919 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.428 ; 6.283 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.064 ; 5.919 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.420 ; 6.275 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.420 ; 6.275 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.775 ; 6.630 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.814 ; 6.669 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.814 ; 6.669 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.420 ; 6.275 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 7.159 ; 7.014 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.420 ; 6.275 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.821 ; 6.676 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.971 ; 6.833 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.814 ; 6.669 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 6.862 ; 6.717 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 7.177 ; 7.032 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 6.685 ; 6.540 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 7.189 ; 7.044 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 7.189 ; 7.044 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 7.472 ; 7.327 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 6.862 ; 6.717 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 7.204 ; 7.059 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 6.814 ; 6.669 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 6.673 ; 6.528 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 6.673 ; 6.528 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 6.673 ; 6.528 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 6.775 ; 6.630 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 6.409 ; 6.264 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 6.775 ; 6.630 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 6.417 ; 6.272 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                        ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 7.927     ; 8.072     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 9.707     ; 9.852     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 8.343     ; 8.488     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 7.927     ; 8.072     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 8.307     ; 8.452     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 7.927     ; 8.072     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 8.294     ; 8.439     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 8.294     ; 8.439     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 8.661     ; 8.806     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 8.709     ; 8.854     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 8.709     ; 8.854     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 8.297     ; 8.442     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 9.067     ; 9.212     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 8.297     ; 8.442     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 8.717     ; 8.862     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 8.879     ; 9.017     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 8.709     ; 8.854     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 8.743     ; 8.888     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 9.076     ; 9.221     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 8.588     ; 8.733     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 9.090     ; 9.235     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 9.090     ; 9.235     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 9.378     ; 9.523     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 8.743     ; 8.888     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 9.108     ; 9.253     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 8.709     ; 8.854     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 8.576     ; 8.721     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 8.576     ; 8.721     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 8.576     ; 8.721     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 8.661     ; 8.806     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 8.286     ; 8.431     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 8.661     ; 8.806     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 8.294     ; 8.439     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.948     ; 6.093     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 7.657     ; 7.802     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.347     ; 6.492     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.948     ; 6.093     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.313     ; 6.458     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.948     ; 6.093     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.301     ; 6.446     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.301     ; 6.446     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.653     ; 6.798     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.699     ; 6.844     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.699     ; 6.844     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.303     ; 6.448     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 7.043     ; 7.188     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.303     ; 6.448     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.707     ; 6.852     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.856     ; 6.994     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.699     ; 6.844     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 6.731     ; 6.876     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 7.051     ; 7.196     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 6.583     ; 6.728     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 7.065     ; 7.210     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 7.065     ; 7.210     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 7.341     ; 7.486     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 6.731     ; 6.876     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 7.082     ; 7.227     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 6.699     ; 6.844     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 6.571     ; 6.716     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 6.571     ; 6.716     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 6.571     ; 6.716     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 6.653     ; 6.798     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 6.292     ; 6.437     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 6.653     ; 6.798     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 6.301     ; 6.446     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 56
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.346 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                 ; Synchronization Node                                                                                                                                                                 ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[3]         ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[2]         ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[0]         ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[9] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[1]         ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[6]         ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[7]         ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[9] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[4]         ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[5]         ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5] ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 14.346                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 8.786        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 5.560        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 14.476                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 8.602        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 5.874        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 14.479                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 8.561        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 5.918        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 14.601                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 8.507        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 6.094        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 14.640                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 8.775        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 5.865        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 14.668                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 8.587        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 6.081        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 14.693                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 8.784        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 5.909        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 14.721                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 8.810        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 5.911        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 14.827                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 8.792        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 6.035        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 14.844                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 8.806        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 6.038        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 14.858                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 8.616        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 6.242        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 14.872                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 8.786        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 6.086        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 14.993                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 8.576        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 6.417        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.036                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 8.579        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 6.457        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.062                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 8.809        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 6.253        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.172                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 8.966        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 6.206        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.198                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 8.827        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 6.371        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.356                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 8.601        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 6.755        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.401                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 8.991        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 6.410        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.422                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 8.809        ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 6.613        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.430                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 8.810        ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 6.620        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.451                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 8.742        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 6.709        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.535                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 8.967        ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 6.568        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.548                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 8.609        ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 6.939        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.560                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 8.991        ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 6.569        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.566                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 8.785        ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 6.781        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.580                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 8.993        ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 6.587        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.806                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 8.965        ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 6.841        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 68.565                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 35.989       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 32.576       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 68.591                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 35.985       ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 32.606       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 68.611                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 35.536       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 33.075       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 68.613                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 35.986       ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 32.627       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 68.731                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 35.805       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 32.926       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 68.753                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 35.701       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 33.052       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 68.841                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 35.640       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 33.201       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 68.946                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 35.987       ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 32.959       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 68.949                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 35.768       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 33.181       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 68.949                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;                        ;              ;                  ; 35.984       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ;                        ;              ;                  ; 32.965       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 68.999                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 35.787       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 33.212       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.032                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 35.800       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 33.232       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.049                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 35.540       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 33.509       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.056                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 35.816       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 33.240       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.168                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 35.988       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 33.180       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.179                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 35.833       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 33.346       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.199                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 35.804       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 33.395       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.238                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 35.823       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 33.415       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.294                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 35.983       ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 33.311       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.334                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 36.011       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 33.323       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.460                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 35.986       ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 33.474       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.467                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 35.984       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 33.483       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #51: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.483                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 35.987       ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 33.496       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #52: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.505                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;                        ;              ;                  ; 35.833       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ;                        ;              ;                  ; 33.672       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #53: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.601                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 35.618       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 33.983       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #54: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.606                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 35.986       ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 33.620       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #55: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.627                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 35.803       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 33.824       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #56: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.630                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 35.987       ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 33.643       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                ;
+------------+-----------------+------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                 ; Note ;
+------------+-----------------+------------------------------------------------------------+------+
; 127.42 MHz ; 127.42 MHz      ; pll_27_inst|altpll_component|pll|clk[0]                    ;      ;
; 137.01 MHz ; 137.01 MHz      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                  ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -4.347 ; -221.318      ;
; pll_27_inst|altpll_component|pll|clk[0]                    ; 29.189 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                  ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.333 ; 0.000         ;
; pll_27_inst|altpll_component|pll|clk[0]                    ; 0.334 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                               ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -5.644 ; -812.074      ;
; pll_27_inst|altpll_component|pll|clk[0]                    ; 32.299 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                               ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; pll_27_inst|altpll_component|pll|clk[0]                    ; 3.846 ; 0.000         ;
; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.967 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                    ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.701  ; 0.000         ;
; CLOCK_50                                                   ; 9.799  ; 0.000         ;
; pll_27_inst|altpll_component|pll|clk[0]                    ; 18.228 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                               ;
+--------+--------------+--------------------------------+-----------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                        ; Launch Clock                            ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------------------------+-----------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -4.347 ; wr1_wen_d[3] ; Sdram_Control:u1|WR_MASK       ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.571     ; 3.106      ;
; -4.249 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[8]      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.573     ; 3.006      ;
; -4.249 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[9]      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.573     ; 3.006      ;
; -4.249 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[10]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.573     ; 3.006      ;
; -4.249 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[11]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.573     ; 3.006      ;
; -4.249 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[12]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.573     ; 3.006      ;
; -4.249 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[13]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.573     ; 3.006      ;
; -4.249 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[14]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.573     ; 3.006      ;
; -4.249 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[16]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.573     ; 3.006      ;
; -4.222 ; wr1_wen      ; Sdram_Control:u1|WR_MASK       ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.571     ; 2.981      ;
; -4.124 ; wr1_wen      ; Sdram_Control:u1|mADDR[8]      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.573     ; 2.881      ;
; -4.124 ; wr1_wen      ; Sdram_Control:u1|mADDR[9]      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.573     ; 2.881      ;
; -4.124 ; wr1_wen      ; Sdram_Control:u1|mADDR[10]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.573     ; 2.881      ;
; -4.124 ; wr1_wen      ; Sdram_Control:u1|mADDR[11]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.573     ; 2.881      ;
; -4.124 ; wr1_wen      ; Sdram_Control:u1|mADDR[12]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.573     ; 2.881      ;
; -4.124 ; wr1_wen      ; Sdram_Control:u1|mADDR[13]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.573     ; 2.881      ;
; -4.124 ; wr1_wen      ; Sdram_Control:u1|mADDR[14]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.573     ; 2.881      ;
; -4.124 ; wr1_wen      ; Sdram_Control:u1|mADDR[16]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.573     ; 2.881      ;
; -4.091 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[6]      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.570     ; 2.851      ;
; -4.091 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[15]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.570     ; 2.851      ;
; -4.091 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[7]      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.570     ; 2.851      ;
; -4.091 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[17]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.570     ; 2.851      ;
; -4.091 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[18]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.570     ; 2.851      ;
; -4.091 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[19]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.570     ; 2.851      ;
; -4.091 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[22]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.570     ; 2.851      ;
; -4.026 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[20]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.574     ; 2.782      ;
; -4.026 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[21]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.574     ; 2.782      ;
; -3.996 ; wr1_wen      ; Sdram_Control:u1|mADDR[6]      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.570     ; 2.756      ;
; -3.996 ; wr1_wen      ; Sdram_Control:u1|mADDR[15]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.570     ; 2.756      ;
; -3.996 ; wr1_wen      ; Sdram_Control:u1|mADDR[7]      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.570     ; 2.756      ;
; -3.996 ; wr1_wen      ; Sdram_Control:u1|mADDR[17]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.570     ; 2.756      ;
; -3.996 ; wr1_wen      ; Sdram_Control:u1|mADDR[18]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.570     ; 2.756      ;
; -3.996 ; wr1_wen      ; Sdram_Control:u1|mADDR[19]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.570     ; 2.756      ;
; -3.996 ; wr1_wen      ; Sdram_Control:u1|mADDR[22]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.570     ; 2.756      ;
; -3.960 ; wr1_wen      ; Sdram_Control:u1|mADDR[20]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.574     ; 2.716      ;
; -3.960 ; wr1_wen      ; Sdram_Control:u1|mADDR[21]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.574     ; 2.716      ;
; -3.770 ; wr1_wen_d[3] ; Sdram_Control:u1|mLENGTH[6]    ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.572     ; 2.528      ;
; -3.767 ; wr1_wen_d[3] ; Sdram_Control:u1|RD_MASK[0]    ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.572     ; 2.525      ;
; -3.767 ; wr1_wen_d[3] ; Sdram_Control:u1|RD_MASK[1]    ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.572     ; 2.525      ;
; -3.767 ; wr1_wen_d[3] ; Sdram_Control:u1|mRD           ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.572     ; 2.525      ;
; -3.710 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[8]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.569     ; 2.471      ;
; -3.710 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[7]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.569     ; 2.471      ;
; -3.710 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[12] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.569     ; 2.471      ;
; -3.710 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[13] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.569     ; 2.471      ;
; -3.710 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[11] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.569     ; 2.471      ;
; -3.710 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[10] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.569     ; 2.471      ;
; -3.710 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[9]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.569     ; 2.471      ;
; -3.710 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[6]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.569     ; 2.471      ;
; -3.708 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[8]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.576     ; 2.462      ;
; -3.708 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[7]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.576     ; 2.462      ;
; -3.708 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[6]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.576     ; 2.462      ;
; -3.708 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[13] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.576     ; 2.462      ;
; -3.708 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[5]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.576     ; 2.462      ;
; -3.708 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[10] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.576     ; 2.462      ;
; -3.708 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[11] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.576     ; 2.462      ;
; -3.708 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[12] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.576     ; 2.462      ;
; -3.708 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[9]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.576     ; 2.462      ;
; -3.704 ; wr1_wen      ; Sdram_Control:u1|mLENGTH[6]    ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.572     ; 2.462      ;
; -3.701 ; wr1_wen      ; Sdram_Control:u1|RD_MASK[0]    ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.572     ; 2.459      ;
; -3.701 ; wr1_wen      ; Sdram_Control:u1|RD_MASK[1]    ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.572     ; 2.459      ;
; -3.701 ; wr1_wen      ; Sdram_Control:u1|mRD           ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.572     ; 2.459      ;
; -3.694 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[14] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.567     ; 2.457      ;
; -3.694 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[19] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.567     ; 2.457      ;
; -3.694 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[21] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.567     ; 2.457      ;
; -3.694 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[20] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.567     ; 2.457      ;
; -3.694 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[16] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.567     ; 2.457      ;
; -3.694 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[22] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.567     ; 2.457      ;
; -3.694 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[15] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.567     ; 2.457      ;
; -3.694 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[18] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.567     ; 2.457      ;
; -3.694 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[17] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.567     ; 2.457      ;
; -3.692 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[8]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.569     ; 2.453      ;
; -3.692 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[7]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.569     ; 2.453      ;
; -3.692 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[12] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.569     ; 2.453      ;
; -3.692 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[13] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.569     ; 2.453      ;
; -3.692 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[11] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.569     ; 2.453      ;
; -3.692 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[10] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.569     ; 2.453      ;
; -3.692 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[9]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.569     ; 2.453      ;
; -3.692 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[6]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.569     ; 2.453      ;
; -3.690 ; wr1_wen      ; Sdram_Control:u1|rRD2_ADDR[8]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.576     ; 2.444      ;
; -3.690 ; wr1_wen      ; Sdram_Control:u1|rRD2_ADDR[7]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.576     ; 2.444      ;
; -3.690 ; wr1_wen      ; Sdram_Control:u1|rRD2_ADDR[6]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.576     ; 2.444      ;
; -3.690 ; wr1_wen      ; Sdram_Control:u1|rRD2_ADDR[13] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.576     ; 2.444      ;
; -3.690 ; wr1_wen      ; Sdram_Control:u1|rRD2_ADDR[5]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.576     ; 2.444      ;
; -3.690 ; wr1_wen      ; Sdram_Control:u1|rRD2_ADDR[10] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.576     ; 2.444      ;
; -3.690 ; wr1_wen      ; Sdram_Control:u1|rRD2_ADDR[11] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.576     ; 2.444      ;
; -3.690 ; wr1_wen      ; Sdram_Control:u1|rRD2_ADDR[12] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.576     ; 2.444      ;
; -3.690 ; wr1_wen      ; Sdram_Control:u1|rRD2_ADDR[9]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.576     ; 2.444      ;
; -3.676 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[14] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.567     ; 2.439      ;
; -3.676 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[19] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.567     ; 2.439      ;
; -3.676 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[21] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.567     ; 2.439      ;
; -3.676 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[20] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.567     ; 2.439      ;
; -3.676 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[16] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.567     ; 2.439      ;
; -3.676 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[22] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.567     ; 2.439      ;
; -3.676 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[15] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.567     ; 2.439      ;
; -3.676 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[18] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.567     ; 2.439      ;
; -3.676 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[17] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.567     ; 2.439      ;
; -3.664 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[5]      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.571     ; 2.423      ;
; -3.539 ; wr1_wen      ; Sdram_Control:u1|mADDR[5]      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.571     ; 2.298      ;
; -3.473 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[14] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.572     ; 2.231      ;
; -3.473 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[16] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.572     ; 2.231      ;
+--------+--------------+--------------------------------+-----------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_27_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                                                                                                                                                                            ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 29.189 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[2] ; display_latch[10]                                                                                                                                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.327     ; 7.520      ;
; 29.930 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[4] ; display_latch[12]                                                                                                                                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.323     ; 6.783      ;
; 30.749 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[5] ; display_latch[13]                                                                                                                                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.323     ; 5.964      ;
; 31.306 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[3] ; display_latch[3]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.344     ; 5.386      ;
; 31.891 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[6] ; display_latch[6]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.339     ; 4.806      ;
; 31.916 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[0] ; display_latch[0]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.344     ; 4.776      ;
; 31.957 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.071     ; 5.008      ;
; 31.957 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.071     ; 5.008      ;
; 31.957 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.071     ; 5.008      ;
; 31.957 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.071     ; 5.008      ;
; 31.957 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.071     ; 5.008      ;
; 31.957 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.071     ; 5.008      ;
; 31.957 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.071     ; 5.008      ;
; 31.957 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.071     ; 5.008      ;
; 32.052 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.075     ; 4.909      ;
; 32.052 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.075     ; 4.909      ;
; 32.089 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[0]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.179      ; 5.058      ;
; 32.089 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[1]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.179      ; 5.058      ;
; 32.089 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[2]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.179      ; 5.058      ;
; 32.089 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[3]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.179      ; 5.058      ;
; 32.144 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[4]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[5]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.072     ; 4.820      ;
; 32.146 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[4]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[6]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.073     ; 4.817      ;
; 32.146 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[4]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[7]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.073     ; 4.817      ;
; 32.188 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~portb_address_reg0 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.184      ; 5.063      ;
; 32.215 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[4]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|parity8                       ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.074     ; 4.747      ;
; 32.215 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[4]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[0]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.074     ; 4.747      ;
; 32.215 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[4]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity9a1                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.074     ; 4.747      ;
; 32.215 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[4]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity9a0                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.074     ; 4.747      ;
; 32.222 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.071     ; 4.743      ;
; 32.222 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.071     ; 4.743      ;
; 32.222 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.071     ; 4.743      ;
; 32.222 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.071     ; 4.743      ;
; 32.222 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.071     ; 4.743      ;
; 32.222 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.071     ; 4.743      ;
; 32.222 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.071     ; 4.743      ;
; 32.222 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.071     ; 4.743      ;
; 32.235 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.079     ; 4.722      ;
; 32.235 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.079     ; 4.722      ;
; 32.235 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                        ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.079     ; 4.722      ;
; 32.235 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                        ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.079     ; 4.722      ;
; 32.288 ; key3_dly[1]                                                                                                                                              ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.072     ; 4.676      ;
; 32.288 ; key3_dly[1]                                                                                                                                              ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.072     ; 4.676      ;
; 32.317 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.075     ; 4.644      ;
; 32.317 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.075     ; 4.644      ;
; 32.317 ; latch1                                                                                                                                                   ; display_latch[3]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.081     ; 4.638      ;
; 32.317 ; latch1                                                                                                                                                   ; display_latch[1]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.081     ; 4.638      ;
; 32.317 ; latch1                                                                                                                                                   ; display_latch[0]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.081     ; 4.638      ;
; 32.317 ; latch1                                                                                                                                                   ; display_latch[2]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.081     ; 4.638      ;
; 32.317 ; latch1                                                                                                                                                   ; display_latch[6]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.081     ; 4.638      ;
; 32.317 ; latch1                                                                                                                                                   ; display_latch[7]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.081     ; 4.638      ;
; 32.317 ; latch1                                                                                                                                                   ; display_latch[4]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.081     ; 4.638      ;
; 32.317 ; latch1                                                                                                                                                   ; display_latch[5]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.081     ; 4.638      ;
; 32.332 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.075     ; 4.629      ;
; 32.332 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.075     ; 4.629      ;
; 32.353 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[4]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[4]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.073     ; 4.610      ;
; 32.353 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.063     ; 4.620      ;
; 32.353 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.063     ; 4.620      ;
; 32.353 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.063     ; 4.620      ;
; 32.353 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.063     ; 4.620      ;
; 32.353 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.063     ; 4.620      ;
; 32.353 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.063     ; 4.620      ;
; 32.353 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.063     ; 4.620      ;
; 32.353 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.063     ; 4.620      ;
; 32.354 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[0]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.179      ; 4.793      ;
; 32.354 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[1]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.179      ; 4.793      ;
; 32.354 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[2]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.179      ; 4.793      ;
; 32.354 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[3]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.179      ; 4.793      ;
; 32.388 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[4]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.176      ; 4.756      ;
; 32.388 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[5]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.176      ; 4.756      ;
; 32.388 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[6]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.176      ; 4.756      ;
; 32.388 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[7]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.176      ; 4.756      ;
; 32.432 ; wr1_wen                                                                                                                                                  ; wr1_wen                                                                                                                                                                            ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.073     ; 4.531      ;
; 32.448 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.067     ; 4.521      ;
; 32.448 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.067     ; 4.521      ;
; 32.451 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[6]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[5]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.071     ; 4.514      ;
; 32.452 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[5]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[5]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.071     ; 4.513      ;
; 32.453 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~portb_address_reg0 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.184      ; 4.798      ;
; 32.455 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[6]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[6]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.072     ; 4.509      ;
; 32.455 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[6]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[7]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.072     ; 4.509      ;
; 32.456 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[5]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[6]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.072     ; 4.508      ;
; 32.456 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[5]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[7]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.072     ; 4.508      ;
; 32.485 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[0]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.187      ; 4.670      ;
; 32.485 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[1]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.187      ; 4.670      ;
; 32.485 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[2]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.187      ; 4.670      ;
; 32.485 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[3]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.187      ; 4.670      ;
; 32.496 ; counter[3]                                                                                                                                               ; wr1_wen                                                                                                                                                                            ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.068     ; 4.472      ;
; 32.500 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.079     ; 4.457      ;
; 32.500 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.079     ; 4.457      ;
; 32.500 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                        ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.079     ; 4.457      ;
; 32.500 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                        ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.079     ; 4.457      ;
; 32.501 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.075     ; 4.460      ;
; 32.503 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.075     ; 4.458      ;
; 32.519 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.075     ; 4.442      ;
; 32.522 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[6]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|parity8                       ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.073     ; 4.441      ;
; 32.522 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[6]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[0]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.073     ; 4.441      ;
; 32.522 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[6]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity9a1                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.073     ; 4.441      ;
; 32.522 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[6]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity9a0                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.073     ; 4.441      ;
; 32.523 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[5]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|parity8                       ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.073     ; 4.440      ;
; 32.523 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[5]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[0]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.073     ; 4.440      ;
; 32.523 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[5]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity9a1                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.073     ; 4.440      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.333 ; Sdram_Control:u1|OUT_VALID                                                                                                                                                           ; Sdram_Control:u1|OUT_VALID                                                                                                                                                           ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.333 ; Sdram_Control:u1|mWR_DONE                                                                                                                                                            ; Sdram_Control:u1|mWR_DONE                                                                                                                                                            ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.333 ; Sdram_Control:u1|Write                                                                                                                                                               ; Sdram_Control:u1|Write                                                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.333 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.333 ; Sdram_Control:u1|IN_REQ                                                                                                                                                              ; Sdram_Control:u1|IN_REQ                                                                                                                                                              ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.333 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.333 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.333 ; Sdram_Control:u1|WR_MASK                                                                                                                                                             ; Sdram_Control:u1|WR_MASK                                                                                                                                                             ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|ST[0]                                                                                                                                                               ; Sdram_Control:u1|ST[0]                                                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|command:u_command|CM_ACK                                                                                                                                            ; Sdram_Control:u1|command:u_command|CM_ACK                                                                                                                                            ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|control_interface:u_control|REF_REQ                                                                                                                                 ; Sdram_Control:u1|control_interface:u_control|REF_REQ                                                                                                                                 ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|command:u_command|REF_ACK                                                                                                                                           ; Sdram_Control:u1|command:u_command|REF_ACK                                                                                                                                           ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|control_interface:u_control|init_timer[0]                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|init_timer[0]                                                                                                                           ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|mRD_DONE                                                                                                                                                            ; Sdram_Control:u1|mRD_DONE                                                                                                                                                            ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.335 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; Sdram_Control:u1|command:u_command|do_rw                                                                                                                                             ; Sdram_Control:u1|command:u_command|do_rw                                                                                                                                             ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; Sdram_Control:u1|command:u_command|rw_flag                                                                                                                                           ; Sdram_Control:u1|command:u_command|rw_flag                                                                                                                                           ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.345 ; Sdram_Control:u1|control_interface:u_control|CMD_ACK                                                                                                                                 ; Sdram_Control:u1|control_interface:u_control|CMD_ACK                                                                                                                                 ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.345 ; Sdram_Control:u1|command:u_command|do_reada                                                                                                                                          ; Sdram_Control:u1|command:u_command|do_reada                                                                                                                                          ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.345 ; Sdram_Control:u1|command:u_command|do_writea                                                                                                                                         ; Sdram_Control:u1|command:u_command|do_writea                                                                                                                                         ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.346 ; Sdram_Control:u1|command:u_command|do_refresh                                                                                                                                        ; Sdram_Control:u1|command:u_command|do_refresh                                                                                                                                        ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.346 ; Sdram_Control:u1|command:u_command|do_load_mode                                                                                                                                      ; Sdram_Control:u1|command:u_command|do_load_mode                                                                                                                                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.346 ; Sdram_Control:u1|command:u_command|do_precharge                                                                                                                                      ; Sdram_Control:u1|command:u_command|do_precharge                                                                                                                                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.516 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[5] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[5] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.781      ;
; 0.518 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[0] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.783      ;
; 0.520 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.783      ;
; 0.537 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[7] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.802      ;
; 0.538 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[3] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.803      ;
; 0.541 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[6]                                                  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.805      ;
; 0.541 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.804      ;
; 0.559 ; Sdram_Control:u1|mDATAOUT[29]                                                                                                                                                        ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~porta_datain_reg0    ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.207      ;
; 0.559 ; Sdram_Control:u1|mADDR[16]                                                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|SADDR[16]                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.834      ;
; 0.561 ; Sdram_Control:u1|mADDR[12]                                                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|SADDR[12]                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.836      ;
; 0.563 ; Sdram_Control:u1|mADDR[6]                                                                                                                                                            ; Sdram_Control:u1|control_interface:u_control|SADDR[6]                                                                                                                                ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.826      ;
; 0.563 ; Sdram_Control:u1|mADDR[20]                                                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|SADDR[20]                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.826      ;
; 0.564 ; Sdram_Control:u1|mADDR[18]                                                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|SADDR[18]                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.827      ;
; 0.564 ; Sdram_Control:u1|command:u_command|BA[1]                                                                                                                                             ; Sdram_Control:u1|BA[1]                                                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.827      ;
; 0.565 ; Sdram_Control:u1|command:u_command|SA[5]                                                                                                                                             ; Sdram_Control:u1|SA[5]                                                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.827      ;
; 0.565 ; Sdram_Control:u1|mADDR[15]                                                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|SADDR[15]                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.828      ;
; 0.566 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.828      ;
; 0.566 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.829      ;
; 0.566 ; Sdram_Control:u1|mADDR[21]                                                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|SADDR[21]                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.829      ;
; 0.567 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.829      ;
; 0.567 ; Sdram_Control:u1|mADDR[8]                                                                                                                                                            ; Sdram_Control:u1|control_interface:u_control|SADDR[8]                                                                                                                                ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.567 ; Sdram_Control:u1|mADDR[9]                                                                                                                                                            ; Sdram_Control:u1|control_interface:u_control|SADDR[9]                                                                                                                                ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.842      ;
; 0.568 ; Sdram_Control:u1|command:u_command|BA[0]                                                                                                                                             ; Sdram_Control:u1|BA[0]                                                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.831      ;
; 0.571 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~porta_address_reg0   ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.171      ;
; 0.578 ; Sdram_Control:u1|rWR1_ADDR[11]                                                                                                                                                       ; Sdram_Control:u1|rWR1_ADDR[11]                                                                                                                                                       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.842      ;
; 0.581 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[1]                                                  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.842      ;
; 0.581 ; Sdram_Control:u1|control_interface:u_control|init_timer[2]                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|init_timer[2]                                                                                                                           ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.581 ; Sdram_Control:u1|rRD1_ADDR[20]                                                                                                                                                       ; Sdram_Control:u1|rRD1_ADDR[20]                                                                                                                                                       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.581 ; Sdram_Control:u1|rWR1_ADDR[15]                                                                                                                                                       ; Sdram_Control:u1|rWR1_ADDR[15]                                                                                                                                                       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.845      ;
; 0.582 ; Sdram_Control:u1|control_interface:u_control|timer[14]                                                                                                                               ; Sdram_Control:u1|control_interface:u_control|timer[14]                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.845      ;
; 0.582 ; Sdram_Control:u1|control_interface:u_control|timer[4]                                                                                                                                ; Sdram_Control:u1|control_interface:u_control|timer[4]                                                                                                                                ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.845      ;
; 0.582 ; Sdram_Control:u1|control_interface:u_control|timer[2]                                                                                                                                ; Sdram_Control:u1|control_interface:u_control|timer[2]                                                                                                                                ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.845      ;
; 0.582 ; Sdram_Control:u1|mADDR[11]                                                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|SADDR[11]                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.857      ;
; 0.583 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[3]                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.845      ;
; 0.583 ; Sdram_Control:u1|control_interface:u_control|timer[12]                                                                                                                               ; Sdram_Control:u1|control_interface:u_control|timer[12]                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.583 ; Sdram_Control:u1|control_interface:u_control|timer[10]                                                                                                                               ; Sdram_Control:u1|control_interface:u_control|timer[10]                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.583 ; Sdram_Control:u1|control_interface:u_control|timer[8]                                                                                                                                ; Sdram_Control:u1|control_interface:u_control|timer[8]                                                                                                                                ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.583 ; Sdram_Control:u1|control_interface:u_control|timer[1]                                                                                                                                ; Sdram_Control:u1|control_interface:u_control|timer[1]                                                                                                                                ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.583 ; Sdram_Control:u1|control_interface:u_control|init_timer[8]                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|init_timer[8]                                                                                                                           ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.583 ; Sdram_Control:u1|rWR1_ADDR[21]                                                                                                                                                       ; Sdram_Control:u1|rWR1_ADDR[21]                                                                                                                                                       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.847      ;
; 0.583 ; Sdram_Control:u1|rRD1_ADDR[12]                                                                                                                                                       ; Sdram_Control:u1|rRD1_ADDR[12]                                                                                                                                                       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.847      ;
; 0.583 ; Sdram_Control:u1|rWR1_ADDR[10]                                                                                                                                                       ; Sdram_Control:u1|rWR1_ADDR[10]                                                                                                                                                       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.847      ;
; 0.584 ; Sdram_Control:u1|rRD1_ADDR[8]                                                                                                                                                        ; Sdram_Control:u1|rRD1_ADDR[8]                                                                                                                                                        ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.848      ;
; 0.584 ; Sdram_Control:u1|rWR1_ADDR[8]                                                                                                                                                        ; Sdram_Control:u1|rWR1_ADDR[8]                                                                                                                                                        ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.848      ;
; 0.584 ; Sdram_Control:u1|rRD1_ADDR[21]                                                                                                                                                       ; Sdram_Control:u1|rRD1_ADDR[21]                                                                                                                                                       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.847      ;
; 0.584 ; Sdram_Control:u1|rRD2_ADDR[15]                                                                                                                                                       ; Sdram_Control:u1|rRD2_ADDR[15]                                                                                                                                                       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.847      ;
; 0.585 ; Sdram_Control:u1|control_interface:u_control|timer[7]                                                                                                                                ; Sdram_Control:u1|control_interface:u_control|timer[7]                                                                                                                                ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.585 ; Sdram_Control:u1|control_interface:u_control|timer[9]                                                                                                                                ; Sdram_Control:u1|control_interface:u_control|timer[9]                                                                                                                                ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.585 ; Sdram_Control:u1|control_interface:u_control|init_timer[13]                                                                                                                          ; Sdram_Control:u1|control_interface:u_control|init_timer[13]                                                                                                                          ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.585 ; Sdram_Control:u1|control_interface:u_control|init_timer[9]                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|init_timer[9]                                                                                                                           ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.585 ; Sdram_Control:u1|control_interface:u_control|init_timer[11]                                                                                                                          ; Sdram_Control:u1|control_interface:u_control|init_timer[11]                                                                                                                          ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.586 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~porta_address_reg0   ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.186      ;
; 0.587 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[4]                                                  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.850      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_27_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.334 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[6]                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[7]                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[5]                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[4]                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[2]                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[3]                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[1]                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[0]                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.335 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.336 ; counter[0]                                                                                                                                                                           ; counter[0]                                                                                                                                                                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.402 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.664      ;
; 0.442 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.322      ; 0.985      ;
; 0.442 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.322      ; 0.985      ;
; 0.448 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.317      ; 0.986      ;
; 0.463 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|ram_block11a0~porta_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.388      ; 1.072      ;
; 0.466 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.322      ; 1.009      ;
; 0.486 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.317      ; 1.024      ;
; 0.493 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.755      ;
; 0.498 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|ram_block11a0~porta_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.389      ; 1.108      ;
; 0.498 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|ram_block11a0~porta_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.388      ; 1.107      ;
; 0.505 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.768      ;
; 0.506 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|ram_block11a0~porta_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.389      ; 1.116      ;
; 0.509 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.771      ;
; 0.527 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.790      ;
; 0.528 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[7] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.528 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.528 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.528 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.529 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[6] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.792      ;
; 0.529 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.792      ;
; 0.530 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|parity8                         ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[0]                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.793      ;
; 0.531 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.792      ;
; 0.531 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.794      ;
; 0.532 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.794      ;
; 0.533 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.796      ;
; 0.534 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.795      ;
; 0.537 ; key1_dly[0]                                                                                                                                                                          ; key1_dly[1]                                                                                                                                                                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.798      ;
; 0.547 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.810      ;
; 0.550 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[8]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.813      ;
; 0.552 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.813      ;
; 0.553 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.816      ;
; 0.556 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.817      ;
; 0.561 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.823      ;
; 0.562 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.824      ;
; 0.562 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity9a1                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|parity8                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.825      ;
; 0.564 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.827      ;
; 0.565 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.827      ;
; 0.565 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.827      ;
; 0.565 ; wr1_wen_d[1]                                                                                                                                                                         ; wr1_wen_d[2]                                                                                                                                                                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.827      ;
; 0.565 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity9a0                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|parity8                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.828      ;
; 0.565 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.828      ;
; 0.566 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[6]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.829      ;
; 0.569 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.831      ;
; 0.571 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[6]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.834      ;
; 0.578 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.841      ;
; 0.578 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|ram_block11a0~porta_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.389      ; 1.188      ;
; 0.579 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[7]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.842      ;
; 0.579 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.841      ;
; 0.582 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.844      ;
; 0.582 ; counter[5]                                                                                                                                                                           ; counter[5]                                                                                                                                                                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.844      ;
; 0.583 ; counter[7]                                                                                                                                                                           ; counter[7]                                                                                                                                                                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.845      ;
; 0.583 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.584 ; counter[6]                                                                                                                                                                           ; counter[6]                                                                                                                                                                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.846      ;
; 0.584 ; counter[4]                                                                                                                                                                           ; counter[4]                                                                                                                                                                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.846      ;
; 0.585 ; counter[2]                                                                                                                                                                           ; counter[2]                                                                                                                                                                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.847      ;
; 0.585 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[9]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.586 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.848      ;
; 0.586 ; counter[3]                                                                                                                                                                           ; counter[3]                                                                                                                                                                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.848      ;
; 0.587 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[7]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.850      ;
; 0.587 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[5]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.850      ;
; 0.589 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity9a0                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.852      ;
; 0.591 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.853      ;
; 0.592 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.854      ;
; 0.592 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.854      ;
; 0.594 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.857      ;
; 0.594 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.857      ;
; 0.596 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.858      ;
; 0.597 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.859      ;
; 0.597 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.859      ;
; 0.598 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.860      ;
; 0.598 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.860      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                  ;
+--------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                                                                                                                                                                              ; Launch Clock                            ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -5.644 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[7]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.591     ; 4.383      ;
; -5.644 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[6]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.594     ; 4.380      ;
; -5.644 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[8]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.591     ; 4.383      ;
; -5.644 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[5]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.591     ; 4.383      ;
; -5.644 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[3]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.591     ; 4.383      ;
; -5.644 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[7]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.591     ; 4.383      ;
; -5.644 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[6]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.591     ; 4.383      ;
; -5.644 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[4]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.591     ; 4.383      ;
; -5.644 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.591     ; 4.383      ;
; -5.644 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[3]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.591     ; 4.383      ;
; -5.644 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.591     ; 4.383      ;
; -5.644 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[1]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.591     ; 4.383      ;
; -5.644 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[0]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.591     ; 4.383      ;
; -5.644 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.591     ; 4.383      ;
; -5.644 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[2]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.591     ; 4.383      ;
; -5.644 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[0]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.594     ; 4.380      ;
; -5.644 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.591     ; 4.383      ;
; -5.644 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[9]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.594     ; 4.380      ;
; -5.644 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[0]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.594     ; 4.380      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.603     ; 4.370      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.606     ; 4.367      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[1]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.604     ; 4.369      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[8]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.599     ; 4.374      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.606     ; 4.367      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[4]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.605     ; 4.368      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[2]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.612     ; 4.361      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[7]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.599     ; 4.374      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[6]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.604     ; 4.369      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[6]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.599     ; 4.374      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[5]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.599     ; 4.374      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[7]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.599     ; 4.374      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[6]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.599     ; 4.374      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[8]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.599     ; 4.374      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[5]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.605     ; 4.368      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[5]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.599     ; 4.374      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[5]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.605     ; 4.368      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[4]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.599     ; 4.374      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[4]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.605     ; 4.368      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[4]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.599     ; 4.374      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.591     ; 4.382      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[3]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.599     ; 4.374      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.591     ; 4.382      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.591     ; 4.382      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.591     ; 4.382      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[8]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.590     ; 4.383      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[9]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.590     ; 4.383      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.591     ; 4.382      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[3]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.599     ; 4.374      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.592     ; 4.381      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.591     ; 4.382      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[2]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.596     ; 4.377      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[2]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.599     ; 4.374      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.592     ; 4.381      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.592     ; 4.381      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.591     ; 4.382      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[2]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.599     ; 4.374      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[2]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.612     ; 4.361      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.593     ; 4.380      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.591     ; 4.382      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[1]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.599     ; 4.374      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[1]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.596     ; 4.377      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.592     ; 4.381      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.591     ; 4.382      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.592     ; 4.381      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[1]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.604     ; 4.369      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[1]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.604     ; 4.369      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.591     ; 4.382      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.591     ; 4.382      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.592     ; 4.381      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.600     ; 4.373      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.595     ; 4.378      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[0]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.599     ; 4.374      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[0]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.604     ; 4.369      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[0]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.604     ; 4.369      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.590     ; 4.383      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.592     ; 4.381      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.590     ; 4.383      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.590     ; 4.383      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.590     ; 4.383      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.592     ; 4.381      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.595     ; 4.378      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.590     ; 4.383      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.590     ; 4.383      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.590     ; 4.383      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[1]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.596     ; 4.377      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[7]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.594     ; 4.379      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[3]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.594     ; 4.379      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[8]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.590     ; 4.383      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[6]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.594     ; 4.379      ;
; -5.643 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[2]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.596     ; 4.377      ;
; -5.642 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[0]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.605     ; 4.367      ;
; -5.642 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[6]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.605     ; 4.367      ;
; -5.642 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[7]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.605     ; 4.367      ;
; -5.642 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[8]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.623     ; 4.349      ;
; -5.642 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[5]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.601     ; 4.371      ;
; -5.642 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[3]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.605     ; 4.367      ;
; -5.642 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[4]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.601     ; 4.371      ;
; -5.642 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[5]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.601     ; 4.371      ;
; -5.642 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[4]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.601     ; 4.371      ;
; -5.632 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -1.599     ; 4.363      ;
+--------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_27_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                  ;
+--------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                                                                                                                                                                              ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 32.299 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[0]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.135      ; 4.804      ;
; 32.299 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[1]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.135      ; 4.804      ;
; 32.299 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[2]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.135      ; 4.804      ;
; 32.299 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[3]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.135      ; 4.804      ;
; 32.300 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[0]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.121      ; 4.789      ;
; 32.300 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[1]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.121      ; 4.789      ;
; 32.300 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[2]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.121      ; 4.789      ;
; 32.300 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[3]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.121      ; 4.789      ;
; 32.300 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[4]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.116      ; 4.784      ;
; 32.300 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[5]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.116      ; 4.784      ;
; 32.300 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[6]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.116      ; 4.784      ;
; 32.300 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[7]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.116      ; 4.784      ;
; 32.300 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[4]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.132      ; 4.800      ;
; 32.300 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[5]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.132      ; 4.800      ;
; 32.300 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[6]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.132      ; 4.800      ;
; 32.300 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[7]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.132      ; 4.800      ;
; 32.317 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[0]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.135      ; 4.786      ;
; 32.317 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[1]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.135      ; 4.786      ;
; 32.317 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[2]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.135      ; 4.786      ;
; 32.317 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[3]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.135      ; 4.786      ;
; 32.318 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[0]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.121      ; 4.771      ;
; 32.318 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[1]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.121      ; 4.771      ;
; 32.318 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[2]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.121      ; 4.771      ;
; 32.318 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[3]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.121      ; 4.771      ;
; 32.318 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[4]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.116      ; 4.766      ;
; 32.318 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[5]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.116      ; 4.766      ;
; 32.318 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[6]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.116      ; 4.766      ;
; 32.318 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[7]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.116      ; 4.766      ;
; 32.318 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[4]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.132      ; 4.782      ;
; 32.318 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[5]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.132      ; 4.782      ;
; 32.318 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[6]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.132      ; 4.782      ;
; 32.318 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[7]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.132      ; 4.782      ;
; 32.351 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.140      ; 4.856      ;
; 32.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.126      ; 4.841      ;
; 32.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.121      ; 4.836      ;
; 32.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.137      ; 4.852      ;
; 32.369 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.140      ; 4.838      ;
; 32.370 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.126      ; 4.823      ;
; 32.370 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.121      ; 4.818      ;
; 32.370 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.137      ; 4.834      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.130     ; 4.366      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.130     ; 4.366      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.130     ; 4.366      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.130     ; 4.366      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.130     ; 4.366      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.130     ; 4.366      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.130     ; 4.366      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.130     ; 4.366      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.130     ; 4.366      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.130     ; 4.366      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.129     ; 4.367      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.127     ; 4.369      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.130     ; 4.366      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.129     ; 4.367      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.129     ; 4.367      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.129     ; 4.367      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.129     ; 4.367      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.129     ; 4.367      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.129     ; 4.367      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.129     ; 4.367      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.128     ; 4.368      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.135     ; 4.361      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.127     ; 4.369      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.130     ; 4.366      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.130     ; 4.366      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.130     ; 4.366      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.128     ; 4.368      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.115     ; 4.381      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.119     ; 4.377      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.115     ; 4.381      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.115     ; 4.381      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.115     ; 4.381      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.119     ; 4.377      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.115     ; 4.381      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.116     ; 4.380      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.115     ; 4.381      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.118     ; 4.378      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.115     ; 4.381      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.115     ; 4.381      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.123     ; 4.373      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.119     ; 4.377      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.119     ; 4.377      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.119     ; 4.377      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.119     ; 4.377      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.119     ; 4.377      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.118     ; 4.378      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.118     ; 4.378      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.118     ; 4.378      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.118     ; 4.378      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.123     ; 4.373      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.118     ; 4.378      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.118     ; 4.378      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.118     ; 4.378      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.116     ; 4.380      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.119     ; 4.377      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.119     ; 4.377      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.119     ; 4.377      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.119     ; 4.377      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.119     ; 4.377      ;
; 32.540 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.117     ; 4.379      ;
+--------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_27_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                  ;
+-------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node                                                                                                                                                                              ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 3.846 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 4.088      ;
; 3.846 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 4.088      ;
; 3.846 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 4.088      ;
; 3.846 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.105      ;
; 3.846 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.105      ;
; 3.846 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.105      ;
; 3.846 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.105      ;
; 3.846 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.105      ;
; 3.846 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.105      ;
; 3.846 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.105      ;
; 3.846 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 4.104      ;
; 3.846 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.105      ;
; 3.846 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.105      ;
; 3.846 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.105      ;
; 3.846 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.105      ;
; 3.846 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 4.099      ;
; 3.846 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 4.099      ;
; 3.846 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 4.104      ;
; 3.846 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.105      ;
; 3.846 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.105      ;
; 3.846 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.105      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 4.089      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 4.089      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 4.095      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 4.089      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 4.089      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 4.095      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 4.095      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 4.089      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 4.089      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 4.095      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 4.095      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 4.089      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 4.095      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 4.095      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 4.089      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 4.089      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 4.095      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 4.096      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 4.096      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 4.089      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 4.096      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 4.096      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 4.096      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 4.109      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 4.109      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 4.109      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 4.109      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 4.109      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 4.108      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 4.109      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.106      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 4.109      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 4.109      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.106      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.106      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.106      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.106      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.106      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.106      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.106      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 4.108      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 4.107      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 4.107      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 4.107      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 4.108      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 4.108      ;
; 3.847 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 4.107      ;
; 3.848 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 4.095      ;
; 3.848 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 4.095      ;
; 3.848 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 4.095      ;
; 3.848 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 4.095      ;
; 3.848 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 4.095      ;
; 3.848 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 4.095      ;
; 3.848 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 4.095      ;
; 3.848 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 4.095      ;
; 3.848 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 4.095      ;
; 3.848 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 4.095      ;
; 3.848 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 4.098      ;
; 3.848 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 4.095      ;
; 3.848 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 4.078      ;
; 3.848 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 4.097      ;
; 3.848 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 4.078      ;
; 3.848 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 4.098      ;
; 3.848 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 4.095      ;
; 3.848 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 4.095      ;
; 3.848 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 4.095      ;
; 3.848 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 4.097      ;
; 3.848 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 4.102      ;
; 3.848 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 4.102      ;
; 3.848 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 4.102      ;
; 3.848 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 4.102      ;
; 3.926 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 4.168      ;
; 3.926 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 4.168      ;
; 3.926 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 4.168      ;
; 3.926 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.185      ;
; 3.926 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.185      ;
; 3.926 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.185      ;
; 3.926 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.185      ;
; 3.926 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 4.185      ;
+-------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                               ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                              ; Launch Clock                            ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 4.967 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.140     ; 4.089      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[0]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.139     ; 4.091      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[1]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.139     ; 4.091      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[2]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.139     ; 4.091      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[3]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.139     ; 4.091      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[4]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.139     ; 4.091      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[5]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.139     ; 4.091      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[6]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.139     ; 4.091      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[7]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.139     ; 4.091      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.138     ; 4.092      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.138     ; 4.092      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.139     ; 4.091      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.139     ; 4.091      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[9]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.138     ; 4.092      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[8]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.138     ; 4.092      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.140     ; 4.090      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.140     ; 4.090      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.138     ; 4.092      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.138     ; 4.092      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.139     ; 4.091      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.140     ; 4.090      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.140     ; 4.090      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.140     ; 4.090      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.140     ; 4.090      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.140     ; 4.090      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.140     ; 4.090      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.140     ; 4.090      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.141     ; 4.089      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.140     ; 4.090      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.140     ; 4.090      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.141     ; 4.089      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.141     ; 4.089      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.141     ; 4.089      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.141     ; 4.089      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.138     ; 4.092      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[8]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.139     ; 4.091      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.142     ; 4.088      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.141     ; 4.089      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.141     ; 4.089      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[9]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.138     ; 4.092      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[7]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.139     ; 4.091      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.138     ; 4.092      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.139     ; 4.091      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.138     ; 4.092      ;
; 4.968 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[3]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.139     ; 4.091      ;
; 4.979 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[5]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.142     ; 4.099      ;
; 4.979 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[4]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.142     ; 4.099      ;
; 4.979 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[2]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.137     ; 4.104      ;
; 4.979 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[1]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.137     ; 4.104      ;
; 4.979 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[1]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.137     ; 4.104      ;
; 4.979 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[5]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.142     ; 4.099      ;
; 4.979 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[4]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.142     ; 4.099      ;
; 4.979 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[2]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.137     ; 4.104      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.144     ; 4.098      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.147     ; 4.095      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[0]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.146     ; 4.096      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[8]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.139     ; 4.103      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.147     ; 4.095      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[6]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.146     ; 4.096      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[7]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.146     ; 4.096      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[2]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.153     ; 4.089      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[7]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.139     ; 4.103      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[6]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.139     ; 4.103      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[5]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.140     ; 4.102      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[7]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.140     ; 4.102      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[7]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.131     ; 4.111      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[6]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.140     ; 4.102      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[6]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.134     ; 4.108      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[8]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.131     ; 4.111      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[8]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.140     ; 4.102      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[3]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.146     ; 4.096      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[5]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.139     ; 4.103      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[4]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.140     ; 4.102      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[4]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.139     ; 4.103      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.132     ; 4.110      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[5]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.131     ; 4.111      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[3]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.140     ; 4.102      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[3]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.131     ; 4.111      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.132     ; 4.110      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.132     ; 4.110      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.132     ; 4.110      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[8]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.130     ; 4.112      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[7]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.131     ; 4.111      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[9]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.130     ; 4.112      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.132     ; 4.110      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[6]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.131     ; 4.111      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[3]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.139     ; 4.103      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.133     ; 4.109      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[4]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.131     ; 4.111      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.132     ; 4.110      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[2]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.140     ; 4.102      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.133     ; 4.109      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.133     ; 4.109      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.132     ; 4.110      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.131     ; 4.111      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[2]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.139     ; 4.103      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[2]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.153     ; 4.089      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.133     ; 4.109      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.132     ; 4.110      ;
; 4.980 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[3]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.131     ; 4.111      ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.701 ; 4.919        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[15]                                                                                                                                                        ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[9]                                          ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[3]                               ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[7]                               ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[8]                               ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[0]                                                  ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[1]                                                  ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[2]                                                  ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[3]                                                  ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[4]                                                  ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[5]                                                  ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[6]                                                  ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[7]                                                  ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[8]                                                  ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[9]                                                  ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[11]                                                                                                                                                        ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[12]                                                                                                                                                        ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[13]                                                                                                                                                        ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[16]                                                                                                                                                        ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[17]                                                                                                                                                        ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[19]                                                                                                                                                        ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[21]                                                                                                                                                        ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[25]                                                                                                                                                        ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[27]                                                                                                                                                        ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[28]                                                                                                                                                        ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[5]                                                                                                                                                         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|CS_N[0]                                                                                                                                                             ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Read                                                                                                                                                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[0] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[1] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[2] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[3] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[4] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[5] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[6] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[7] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[5] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[6] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|dffpipe_fd9:rs_brp|dffe12a[0]                               ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|dffpipe_fd9:rs_brp|dffe12a[2]                               ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|dffpipe_fd9:rs_brp|dffe12a[3]                               ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|dffpipe_fd9:rs_bwp|dffe12a[0]                               ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|dffpipe_fd9:rs_bwp|dffe12a[3]                               ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[0]                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[23]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[24]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[7]                                                                                                                                                         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mRD_DONE                                                                                                                                                            ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|rRD1_ADDR[10]                                                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|rRD1_ADDR[11]                                                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|rRD1_ADDR[12]                                                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|rRD1_ADDR[13]                                                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|rRD1_ADDR[6]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|rRD1_ADDR[7]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|rRD1_ADDR[8]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|rRD1_ADDR[9]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|rWR1_ADDR[10]                                                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|rWR1_ADDR[11]                                                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|rWR1_ADDR[12]                                                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|rWR1_ADDR[13]                                                                                                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------+
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_27_inst|altpll_component|pll|observablevcoout ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                  ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_27_inst|altpll_component|pll|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                  ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_27_inst|altpll_component|pll|inclk[0]         ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                  ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_27_inst|altpll_component|pll|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_27_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 18.228 ; 18.446       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ;
; 18.228 ; 18.446       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ;
; 18.228 ; 18.446       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                  ;
; 18.228 ; 18.446       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; display_latch[10]                                                                                                                                                                    ;
; 18.228 ; 18.446       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; display_latch[11]                                                                                                                                                                    ;
; 18.228 ; 18.446       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; display_latch[12]                                                                                                                                                                    ;
; 18.228 ; 18.446       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; display_latch[13]                                                                                                                                                                    ;
; 18.228 ; 18.446       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; display_latch[14]                                                                                                                                                                    ;
; 18.228 ; 18.446       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; display_latch[15]                                                                                                                                                                    ;
; 18.228 ; 18.446       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; display_latch[8]                                                                                                                                                                     ;
; 18.228 ; 18.446       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; display_latch[9]                                                                                                                                                                     ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                  ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                  ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                                                  ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                  ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                  ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                  ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                  ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                  ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                  ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[0]                   ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|parity8                         ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity9a0                   ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity9a1                   ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; display_latch[0]                                                                                                                                                                     ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; display_latch[1]                                                                                                                                                                     ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; display_latch[2]                                                                                                                                                                     ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; display_latch[3]                                                                                                                                                                     ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; display_latch[4]                                                                                                                                                                     ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; display_latch[5]                                                                                                                                                                     ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; display_latch[6]                                                                                                                                                                     ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; display_latch[7]                                                                                                                                                                     ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; wr1_wen                                                                                                                                                                              ;
; 18.229 ; 18.447       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; wr1_wen_d[3]                                                                                                                                                                         ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ;
; 18.230 ; 18.448       ; 0.218          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; KEY[*]       ; CLOCK_50   ; 9.149 ; 9.217 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[0]      ; CLOCK_50   ; 9.149 ; 9.217 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[1]      ; CLOCK_50   ; 4.669 ; 5.041 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[2]      ; CLOCK_50   ; 5.210 ; 5.588 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[3]      ; CLOCK_50   ; 5.289 ; 5.676 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; DRAM_DQ[*]   ; CLOCK_50   ; 7.102 ; 7.518 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 7.102 ; 7.518 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.570 ; 6.935 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.633 ; 5.935 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.733 ; 7.104 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.518 ; 6.869 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.603 ; 6.980 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.474 ; 6.795 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.582 ; 6.941 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.643 ; 7.013 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.777 ; 7.174 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.652 ; 7.026 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.863 ; 7.241 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.444 ; 6.797 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.596 ; 6.960 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.423 ; 6.768 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.574 ; 6.943 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 6.140 ; 6.479 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 6.100 ; 6.446 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 6.372 ; 6.753 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 6.054 ; 6.380 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 6.165 ; 6.524 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.648 ; 5.928 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 6.533 ; 6.908 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 6.250 ; 6.631 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 6.267 ; 6.512 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 6.481 ; 6.845 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 6.719 ; 7.112 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 6.054 ; 6.348 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 6.498 ; 6.855 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 6.574 ; 6.940 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 6.840 ; 7.208 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 6.593 ; 6.954 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK_50   ; 9.149 ; 9.573 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK_50   ; 9.149 ; 9.573 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+
; KEY[*]       ; CLOCK_50   ; -3.906 ; -4.273 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[0]      ; CLOCK_50   ; -7.688 ; -8.042 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[1]      ; CLOCK_50   ; -3.906 ; -4.273 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[2]      ; CLOCK_50   ; -4.424 ; -4.796 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[3]      ; CLOCK_50   ; -4.501 ; -4.882 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; DRAM_DQ[*]   ; CLOCK_50   ; -4.622 ; -4.900 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -6.047 ; -6.447 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -5.525 ; -5.871 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -4.622 ; -4.906 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -5.697 ; -6.055 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -5.476 ; -5.807 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -5.556 ; -5.913 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -5.436 ; -5.739 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -5.540 ; -5.879 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -5.611 ; -5.969 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -5.739 ; -6.122 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -5.604 ; -5.958 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -5.806 ; -6.162 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -5.404 ; -5.737 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -5.555 ; -5.898 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -5.385 ; -5.711 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -5.529 ; -5.878 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; -5.110 ; -5.430 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; -5.074 ; -5.399 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; -5.348 ; -5.715 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; -5.031 ; -5.338 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; -5.135 ; -5.474 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; -4.638 ; -4.900 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; -5.489 ; -5.843 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; -5.231 ; -5.599 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; -5.236 ; -5.465 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; -5.437 ; -5.780 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; -5.681 ; -6.060 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; -5.028 ; -5.304 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; -5.458 ; -5.794 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; -5.529 ; -5.874 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; -5.786 ; -6.132 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; -5.549 ; -5.889 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK_50   ; -5.901 ; -6.257 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK_50   ; -5.901 ; -6.257 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; HEX0[*]        ; CLOCK_50   ; 7.684  ; 7.299  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[0]       ; CLOCK_50   ; 6.109  ; 5.908  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[1]       ; CLOCK_50   ; 7.426  ; 6.825  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[2]       ; CLOCK_50   ; 7.684  ; 7.299  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[3]       ; CLOCK_50   ; 5.166  ; 5.047  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[4]       ; CLOCK_50   ; 4.985  ; 4.779  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[5]       ; CLOCK_50   ; 6.794  ; 6.254  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[6]       ; CLOCK_50   ; 4.690  ; 4.819  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; HEX1[*]        ; CLOCK_50   ; 9.026  ; 8.656  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[0]       ; CLOCK_50   ; 4.951  ; 4.793  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[1]       ; CLOCK_50   ; 6.510  ; 6.262  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[2]       ; CLOCK_50   ; 5.509  ; 5.371  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[3]       ; CLOCK_50   ; 6.866  ; 6.570  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[4]       ; CLOCK_50   ; 7.298  ; 6.938  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[5]       ; CLOCK_50   ; 9.026  ; 8.354  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[6]       ; CLOCK_50   ; 8.080  ; 8.656  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; HEX2[*]        ; CLOCK_50   ; 5.702  ; 5.433  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[0]       ; CLOCK_50   ; 5.298  ; 5.042  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[1]       ; CLOCK_50   ; 5.702  ; 5.433  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[2]       ; CLOCK_50   ; 5.420  ; 5.174  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[3]       ; CLOCK_50   ; 5.378  ; 5.136  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[4]       ; CLOCK_50   ; 5.443  ; 5.153  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[5]       ; CLOCK_50   ; 5.188  ; 4.908  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[6]       ; CLOCK_50   ; 5.008  ; 5.243  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; HEX3[*]        ; CLOCK_50   ; 8.367  ; 7.771  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[0]       ; CLOCK_50   ; 4.972  ; 4.727  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[1]       ; CLOCK_50   ; 4.804  ; 4.568  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[2]       ; CLOCK_50   ; 8.367  ; 7.771  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[3]       ; CLOCK_50   ; 6.837  ; 6.546  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[4]       ; CLOCK_50   ; 6.561  ; 6.346  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[5]       ; CLOCK_50   ; 6.477  ; 6.239  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[6]       ; CLOCK_50   ; 6.154  ; 6.416  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 7.721  ; 7.184  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.399  ; 5.170  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 6.607  ; 6.252  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 4.205  ; 4.178  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.204  ; 4.765  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 6.511  ; 6.280  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 4.546  ; 4.463  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 7.252  ; 7.036  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 7.721  ; 7.184  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 6.303  ; 5.991  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 4.600  ; 4.510  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 4.422  ; 4.352  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 7.033  ; 6.753  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 6.538  ; 6.229  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 4.410  ; 4.342  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 6.538  ; 6.229  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 5.795  ; 5.604  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 4.006  ; 3.731  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 6.915  ; 6.532  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 5.650  ; 5.453  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 4.587  ; 4.439  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.111  ; 4.938  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 6.915  ; 6.532  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.978  ; 5.735  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 6.607  ; 6.054  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.805  ; 5.617  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 4.710  ; 4.497  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.623  ; 5.380  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 4.441  ; 4.268  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.996  ; 5.547  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 4.711  ; 4.515  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 4.495  ; 4.316  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 6.557  ; 6.243  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 5.697  ; 5.394  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.126  ; 4.914  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 4.704  ; 4.477  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 5.087  ; 4.782  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 4.434  ; 4.255  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 6.206  ; 5.656  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 6.436  ; 6.177  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 4.943  ; 4.698  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 4.922  ; 4.690  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 5.767  ; 5.497  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 5.920  ; 5.545  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 6.017  ; 5.500  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 6.044  ; 5.525  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 6.073  ; 5.559  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 4.208  ; 4.026  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 6.301  ; 5.766  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 4.543  ; 4.354  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 6.740  ; 6.179  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 4.567  ; 4.321  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 3.492  ; 3.349  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 3.728  ; 3.591  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK_50   ; 4.567  ; 4.321  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK_50   ; 3.210  ; 3.072  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.369  ; 4.219  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 7.390  ; 7.131  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.623 ;        ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.789 ; Fall       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; HEX0[*]        ; CLOCK_50   ; 3.678  ; 3.691  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[0]       ; CLOCK_50   ; 4.982  ; 4.785  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[1]       ; CLOCK_50   ; 6.319  ; 5.784  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[2]       ; CLOCK_50   ; 6.501  ; 6.124  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[3]       ; CLOCK_50   ; 4.080  ; 3.888  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[4]       ; CLOCK_50   ; 3.854  ; 3.691  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[5]       ; CLOCK_50   ; 5.652  ; 5.127  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[6]       ; CLOCK_50   ; 3.678  ; 3.846  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; HEX1[*]        ; CLOCK_50   ; 3.995  ; 3.839  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[0]       ; CLOCK_50   ; 3.995  ; 3.839  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[1]       ; CLOCK_50   ; 5.507  ; 5.227  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[2]       ; CLOCK_50   ; 4.592  ; 4.428  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[3]       ; CLOCK_50   ; 5.775  ; 5.488  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[4]       ; CLOCK_50   ; 6.188  ; 5.867  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[5]       ; CLOCK_50   ; 7.918  ; 7.270  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[6]       ; CLOCK_50   ; 6.924  ; 7.514  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; HEX2[*]        ; CLOCK_50   ; 3.975  ; 3.964  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[0]       ; CLOCK_50   ; 4.264  ; 4.047  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[1]       ; CLOCK_50   ; 4.730  ; 4.462  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[2]       ; CLOCK_50   ; 4.462  ; 4.214  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[3]       ; CLOCK_50   ; 4.421  ; 4.177  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[4]       ; CLOCK_50   ; 4.406  ; 4.152  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[5]       ; CLOCK_50   ; 4.217  ; 3.964  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[6]       ; CLOCK_50   ; 3.975  ; 4.227  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; HEX3[*]        ; CLOCK_50   ; 3.806  ; 3.596  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[0]       ; CLOCK_50   ; 3.873  ; 3.631  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[1]       ; CLOCK_50   ; 3.806  ; 3.596  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[2]       ; CLOCK_50   ; 7.291  ; 6.710  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[3]       ; CLOCK_50   ; 5.495  ; 5.177  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[4]       ; CLOCK_50   ; 5.291  ; 5.046  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[5]       ; CLOCK_50   ; 5.203  ; 4.944  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[6]       ; CLOCK_50   ; 4.888  ; 5.147  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.308  ; 3.279  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 4.458  ; 4.233  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.617  ; 5.272  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.308  ; 3.279  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 4.272  ; 3.846  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.525  ; 5.300  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.639  ; 3.555  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 6.233  ; 6.022  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 6.684  ; 6.165  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.326  ; 5.022  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.691  ; 3.600  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.516  ; 3.446  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 6.028  ; 5.753  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 3.505  ; 3.437  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 3.505  ; 3.437  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 5.551  ; 5.250  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 4.838  ; 4.650  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.121  ; 2.853  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.331  ; 3.152  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 4.716  ; 4.522  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.697  ; 3.550  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 4.200  ; 4.029  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.932  ; 5.559  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.031  ; 4.794  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.636  ; 5.100  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 4.866  ; 4.682  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.815  ; 3.605  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 4.690  ; 4.453  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.556  ; 3.385  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.050  ; 4.615  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.815  ; 3.622  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.608  ; 3.432  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.589  ; 5.283  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 4.759  ; 4.465  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 4.215  ; 4.006  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 3.808  ; 3.585  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 4.175  ; 3.877  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 3.549  ; 3.373  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 5.251  ; 4.718  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 5.471  ; 5.218  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 4.037  ; 3.797  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 4.017  ; 3.790  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 4.827  ; 4.564  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 4.975  ; 4.610  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 5.067  ; 4.567  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 5.095  ; 4.592  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 5.122  ; 4.625  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 3.331  ; 3.152  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 5.341  ; 4.823  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 3.655  ; 3.468  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 5.764  ; 5.221  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 2.352  ; 2.216  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 2.629  ; 2.486  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 2.854  ; 2.718  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK_50   ; 3.659  ; 3.418  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK_50   ; 2.352  ; 2.216  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.469  ; 3.320  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 6.370  ; 6.116  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.397 ;        ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.561 ; Fall       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                 ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 7.505 ; 7.340 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 9.170 ; 9.005 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 7.885 ; 7.720 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 7.505 ; 7.340 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 7.858 ; 7.693 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 7.505 ; 7.340 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 7.848 ; 7.683 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 7.848 ; 7.683 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 8.190 ; 8.025 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 8.226 ; 8.061 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 8.226 ; 8.061 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 7.848 ; 7.683 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 8.562 ; 8.397 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 7.848 ; 7.683 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 8.233 ; 8.068 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 8.421 ; 8.291 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 8.226 ; 8.061 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 8.297 ; 8.132 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 8.600 ; 8.435 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 8.119 ; 7.954 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 8.609 ; 8.444 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 8.609 ; 8.444 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 8.890 ; 8.725 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 8.297 ; 8.132 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 8.624 ; 8.459 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 8.226 ; 8.061 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 8.105 ; 7.940 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 8.105 ; 7.940 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 8.105 ; 7.940 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 8.190 ; 8.025 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 7.839 ; 7.674 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 8.190 ; 8.025 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 7.846 ; 7.681 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.710 ; 5.545 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 7.309 ; 7.144 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.075 ; 5.910 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.710 ; 5.545 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.049 ; 5.884 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.710 ; 5.545 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.039 ; 5.874 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.039 ; 5.874 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.368 ; 6.203 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.403 ; 6.238 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.403 ; 6.238 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.040 ; 5.875 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.726 ; 6.561 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.040 ; 5.875 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.410 ; 6.245 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.586 ; 6.456 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.403 ; 6.238 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 6.470 ; 6.305 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 6.761 ; 6.596 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 6.300 ; 6.135 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 6.770 ; 6.605 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 6.770 ; 6.605 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 7.041 ; 6.876 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 6.470 ; 6.305 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 6.785 ; 6.620 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 6.403 ; 6.238 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 6.287 ; 6.122 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 6.287 ; 6.122 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 6.287 ; 6.122 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 6.368 ; 6.203 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 6.031 ; 5.866 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 6.368 ; 6.203 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 6.038 ; 5.873 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                        ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 7.117     ; 7.282     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 8.726     ; 8.891     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 7.488     ; 7.653     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 7.117     ; 7.282     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 7.458     ; 7.623     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 7.117     ; 7.282     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 7.445     ; 7.610     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 7.445     ; 7.610     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 7.779     ; 7.944     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 7.824     ; 7.989     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 7.824     ; 7.989     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 7.448     ; 7.613     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 8.149     ; 8.314     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 7.448     ; 7.613     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 7.832     ; 7.997     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 8.041     ; 8.171     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 7.824     ; 7.989     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 7.843     ; 8.008     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 8.146     ; 8.311     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 7.707     ; 7.872     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 8.157     ; 8.322     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 8.157     ; 8.322     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 8.417     ; 8.582     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 7.843     ; 8.008     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 8.175     ; 8.340     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 7.824     ; 7.989     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 7.694     ; 7.859     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 7.694     ; 7.859     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 7.694     ; 7.859     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 7.779     ; 7.944     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 7.439     ; 7.604     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 7.779     ; 7.944     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 7.445     ; 7.610     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.351     ; 5.516     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.895     ; 7.060     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.707     ; 5.872     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.351     ; 5.516     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.678     ; 5.843     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.351     ; 5.516     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.666     ; 5.831     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.666     ; 5.831     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.987     ; 6.152     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.030     ; 6.195     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.030     ; 6.195     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.669     ; 5.834     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.342     ; 6.507     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.669     ; 5.834     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.037     ; 6.202     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.236     ; 6.366     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.030     ; 6.195     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 6.048     ; 6.213     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 6.339     ; 6.504     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.917     ; 6.082     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 6.350     ; 6.515     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 6.350     ; 6.515     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 6.599     ; 6.764     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 6.048     ; 6.213     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 6.367     ; 6.532     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 6.030     ; 6.195     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.905     ; 6.070     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.905     ; 6.070     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.905     ; 6.070     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.987     ; 6.152     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 5.660     ; 5.825     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.987     ; 6.152     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 5.666     ; 5.831     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 56
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.864 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                 ; Synchronization Node                                                                                                                                                                 ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[3]         ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[2]         ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[9] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[0]         ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[1]         ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[6]         ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[7]         ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[9] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[4]         ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[5]         ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 14.864                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 8.911        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 5.953        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.021                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 8.738        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 6.283        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.028                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 8.695        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 6.333        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.143                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 8.651        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 6.492        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.151                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 8.870        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 6.281        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.186                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 8.708        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 6.478        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.214                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 8.910        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 6.304        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.251                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 8.922        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 6.329        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.310                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 8.879        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 6.431        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.351                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 8.932        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 6.419        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.365                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 8.740        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 6.625        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.390                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 8.904        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 6.486        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.480                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 8.705        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 6.775        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.523                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 8.704        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 6.819        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.555                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 8.923        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 6.632        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.639                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 8.949        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 6.690        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.641                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 9.072        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 6.569        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.801                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 8.716        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 7.085        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.837                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 8.837        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 7.000        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.858                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 8.921        ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 6.937        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.858                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 8.921        ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 6.937        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.869                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 9.098        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 6.771        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.924                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 9.071        ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 6.853        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.931                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 8.729        ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 7.202        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.947                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 9.095        ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 6.852        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.971                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 9.098        ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 6.873        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.988                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 8.902        ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 7.086        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 16.172                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 9.073        ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 7.099        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.051                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 36.099       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 32.952       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.106                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 35.679       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 33.427       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.118                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 36.079       ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 33.039       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.163                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 36.080       ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 33.083       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.183                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 35.925       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 33.258       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.183                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 35.821       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 33.362       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.330                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 35.761       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 33.569       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.346                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;                        ;              ;                  ; 36.078       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ;                        ;              ;                  ; 33.268       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.374                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 35.866       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 33.508       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.391                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 35.880       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 33.511       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.453                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 36.081       ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 33.372       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.492                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 35.944       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 33.548       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.494                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 35.921       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 33.573       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.547                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 35.680       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 33.867       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.604                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 36.081       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 33.523       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.618                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 35.925       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 33.693       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.662                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 35.949       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 33.713       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.674                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 35.949       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 33.725       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.773                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 36.077       ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 33.696       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.793                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 36.119       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 33.674       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.847                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 36.079       ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 33.768       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.911                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 36.095       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 33.816       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #51: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.911                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 36.080       ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 33.831       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #52: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.952                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;                        ;              ;                  ; 35.949       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ;                        ;              ;                  ; 34.003       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #53: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.963                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 36.080       ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 33.883       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #54: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 69.996                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 35.746       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 34.250       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #55: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 70.028                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 36.081       ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 33.947       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #56: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 70.062                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 35.925       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 34.137       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                  ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -2.207 ; -112.806      ;
; pll_27_inst|altpll_component|pll|clk[0]                    ; 32.617 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                  ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; pll_27_inst|altpll_component|pll|clk[0]                    ; 0.161 ; 0.000         ;
; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.161 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                               ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -3.207 ; -461.367      ;
; pll_27_inst|altpll_component|pll|clk[0]                    ; 34.231 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                               ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; pll_27_inst|altpll_component|pll|clk[0]                    ; 2.193 ; 0.000         ;
; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.804 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                    ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.760  ; 0.000         ;
; CLOCK_50                                                   ; 9.400  ; 0.000         ;
; pll_27_inst|altpll_component|pll|clk[0]                    ; 18.272 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                               ;
+--------+--------------+--------------------------------+-----------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                        ; Launch Clock                            ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------------------------+-----------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -2.207 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[8]      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.912     ; 1.613      ;
; -2.207 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[9]      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.912     ; 1.613      ;
; -2.207 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[10]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.912     ; 1.613      ;
; -2.207 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[11]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.912     ; 1.613      ;
; -2.207 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[12]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.912     ; 1.613      ;
; -2.207 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[13]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.912     ; 1.613      ;
; -2.207 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[14]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.912     ; 1.613      ;
; -2.207 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[16]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.912     ; 1.613      ;
; -2.185 ; wr1_wen_d[3] ; Sdram_Control:u1|WR_MASK       ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.910     ; 1.593      ;
; -2.142 ; wr1_wen      ; Sdram_Control:u1|mADDR[8]      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.912     ; 1.548      ;
; -2.142 ; wr1_wen      ; Sdram_Control:u1|mADDR[9]      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.912     ; 1.548      ;
; -2.142 ; wr1_wen      ; Sdram_Control:u1|mADDR[10]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.912     ; 1.548      ;
; -2.142 ; wr1_wen      ; Sdram_Control:u1|mADDR[11]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.912     ; 1.548      ;
; -2.142 ; wr1_wen      ; Sdram_Control:u1|mADDR[12]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.912     ; 1.548      ;
; -2.142 ; wr1_wen      ; Sdram_Control:u1|mADDR[13]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.912     ; 1.548      ;
; -2.142 ; wr1_wen      ; Sdram_Control:u1|mADDR[14]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.912     ; 1.548      ;
; -2.142 ; wr1_wen      ; Sdram_Control:u1|mADDR[16]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.912     ; 1.548      ;
; -2.123 ; wr1_wen      ; Sdram_Control:u1|WR_MASK       ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.910     ; 1.531      ;
; -2.065 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[6]      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.909     ; 1.474      ;
; -2.065 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[15]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.909     ; 1.474      ;
; -2.065 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[7]      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.909     ; 1.474      ;
; -2.065 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[17]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.909     ; 1.474      ;
; -2.065 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[18]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.909     ; 1.474      ;
; -2.065 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[19]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.909     ; 1.474      ;
; -2.065 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[22]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.909     ; 1.474      ;
; -2.007 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[20]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.912     ; 1.413      ;
; -2.007 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[21]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.912     ; 1.413      ;
; -2.000 ; wr1_wen      ; Sdram_Control:u1|mADDR[6]      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.909     ; 1.409      ;
; -2.000 ; wr1_wen      ; Sdram_Control:u1|mADDR[15]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.909     ; 1.409      ;
; -2.000 ; wr1_wen      ; Sdram_Control:u1|mADDR[7]      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.909     ; 1.409      ;
; -2.000 ; wr1_wen      ; Sdram_Control:u1|mADDR[17]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.909     ; 1.409      ;
; -2.000 ; wr1_wen      ; Sdram_Control:u1|mADDR[18]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.909     ; 1.409      ;
; -2.000 ; wr1_wen      ; Sdram_Control:u1|mADDR[19]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.909     ; 1.409      ;
; -2.000 ; wr1_wen      ; Sdram_Control:u1|mADDR[22]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.909     ; 1.409      ;
; -1.979 ; wr1_wen      ; Sdram_Control:u1|mADDR[20]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.912     ; 1.385      ;
; -1.979 ; wr1_wen      ; Sdram_Control:u1|mADDR[21]     ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.912     ; 1.385      ;
; -1.902 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[8]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.907     ; 1.313      ;
; -1.902 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[7]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.907     ; 1.313      ;
; -1.902 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[12] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.907     ; 1.313      ;
; -1.902 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[13] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.907     ; 1.313      ;
; -1.902 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[11] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.907     ; 1.313      ;
; -1.902 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[10] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.907     ; 1.313      ;
; -1.902 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[9]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.907     ; 1.313      ;
; -1.902 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[6]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.907     ; 1.313      ;
; -1.899 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[14] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.905     ; 1.312      ;
; -1.899 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[19] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.905     ; 1.312      ;
; -1.899 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[21] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.905     ; 1.312      ;
; -1.899 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[20] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.905     ; 1.312      ;
; -1.899 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[16] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.905     ; 1.312      ;
; -1.899 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[22] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.905     ; 1.312      ;
; -1.899 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[15] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.905     ; 1.312      ;
; -1.899 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[18] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.905     ; 1.312      ;
; -1.899 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD1_ADDR[17] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.905     ; 1.312      ;
; -1.893 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[8]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.913     ; 1.298      ;
; -1.893 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[7]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.913     ; 1.298      ;
; -1.893 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[6]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.913     ; 1.298      ;
; -1.893 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[13] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.913     ; 1.298      ;
; -1.893 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[5]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.913     ; 1.298      ;
; -1.893 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[10] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.913     ; 1.298      ;
; -1.893 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[11] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.913     ; 1.298      ;
; -1.893 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[12] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.913     ; 1.298      ;
; -1.893 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[9]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.913     ; 1.298      ;
; -1.887 ; wr1_wen_d[3] ; Sdram_Control:u1|mLENGTH[6]    ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.910     ; 1.295      ;
; -1.885 ; wr1_wen_d[3] ; Sdram_Control:u1|RD_MASK[0]    ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.910     ; 1.293      ;
; -1.885 ; wr1_wen_d[3] ; Sdram_Control:u1|RD_MASK[1]    ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.910     ; 1.293      ;
; -1.885 ; wr1_wen_d[3] ; Sdram_Control:u1|mRD           ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.910     ; 1.293      ;
; -1.874 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[8]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.907     ; 1.285      ;
; -1.874 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[7]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.907     ; 1.285      ;
; -1.874 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[12] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.907     ; 1.285      ;
; -1.874 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[13] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.907     ; 1.285      ;
; -1.874 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[11] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.907     ; 1.285      ;
; -1.874 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[10] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.907     ; 1.285      ;
; -1.874 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[9]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.907     ; 1.285      ;
; -1.874 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[6]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.907     ; 1.285      ;
; -1.871 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[14] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.905     ; 1.284      ;
; -1.871 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[19] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.905     ; 1.284      ;
; -1.871 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[21] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.905     ; 1.284      ;
; -1.871 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[20] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.905     ; 1.284      ;
; -1.871 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[16] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.905     ; 1.284      ;
; -1.871 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[22] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.905     ; 1.284      ;
; -1.871 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[15] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.905     ; 1.284      ;
; -1.871 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[18] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.905     ; 1.284      ;
; -1.871 ; wr1_wen      ; Sdram_Control:u1|rRD1_ADDR[17] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.905     ; 1.284      ;
; -1.865 ; wr1_wen      ; Sdram_Control:u1|rRD2_ADDR[8]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.913     ; 1.270      ;
; -1.865 ; wr1_wen      ; Sdram_Control:u1|rRD2_ADDR[7]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.913     ; 1.270      ;
; -1.865 ; wr1_wen      ; Sdram_Control:u1|rRD2_ADDR[6]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.913     ; 1.270      ;
; -1.865 ; wr1_wen      ; Sdram_Control:u1|rRD2_ADDR[13] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.913     ; 1.270      ;
; -1.865 ; wr1_wen      ; Sdram_Control:u1|rRD2_ADDR[5]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.913     ; 1.270      ;
; -1.865 ; wr1_wen      ; Sdram_Control:u1|rRD2_ADDR[10] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.913     ; 1.270      ;
; -1.865 ; wr1_wen      ; Sdram_Control:u1|rRD2_ADDR[11] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.913     ; 1.270      ;
; -1.865 ; wr1_wen      ; Sdram_Control:u1|rRD2_ADDR[12] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.913     ; 1.270      ;
; -1.865 ; wr1_wen      ; Sdram_Control:u1|rRD2_ADDR[9]  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.913     ; 1.270      ;
; -1.859 ; wr1_wen      ; Sdram_Control:u1|mLENGTH[6]    ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.910     ; 1.267      ;
; -1.857 ; wr1_wen      ; Sdram_Control:u1|RD_MASK[0]    ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.910     ; 1.265      ;
; -1.857 ; wr1_wen      ; Sdram_Control:u1|RD_MASK[1]    ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.910     ; 1.265      ;
; -1.857 ; wr1_wen      ; Sdram_Control:u1|mRD           ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.910     ; 1.265      ;
; -1.851 ; wr1_wen_d[3] ; Sdram_Control:u1|mADDR[5]      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.910     ; 1.259      ;
; -1.786 ; wr1_wen      ; Sdram_Control:u1|mADDR[5]      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.910     ; 1.194      ;
; -1.751 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[14] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.910     ; 1.159      ;
; -1.751 ; wr1_wen_d[3] ; Sdram_Control:u1|rRD2_ADDR[16] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.910     ; 1.159      ;
+--------+--------------+--------------------------------+-----------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_27_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                                                                                                                                                                            ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 32.617 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[2] ; display_latch[10]                                                                                                                                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.187     ; 4.220      ;
; 32.868 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[4] ; display_latch[12]                                                                                                                                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.182     ; 3.974      ;
; 33.507 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[5] ; display_latch[13]                                                                                                                                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.182     ; 3.335      ;
; 33.905 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[3] ; display_latch[3]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.203     ; 2.916      ;
; 34.203 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[0] ; display_latch[0]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.203     ; 2.618      ;
; 34.241 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[6] ; display_latch[6]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.197     ; 2.586      ;
; 34.242 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.042     ; 2.740      ;
; 34.242 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.042     ; 2.740      ;
; 34.242 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.042     ; 2.740      ;
; 34.242 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.042     ; 2.740      ;
; 34.242 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.042     ; 2.740      ;
; 34.242 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.042     ; 2.740      ;
; 34.242 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.042     ; 2.740      ;
; 34.242 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.042     ; 2.740      ;
; 34.295 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[0]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.101      ; 2.798      ;
; 34.295 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[1]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.101      ; 2.798      ;
; 34.295 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[2]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.101      ; 2.798      ;
; 34.295 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[3]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.101      ; 2.798      ;
; 34.317 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.046     ; 2.661      ;
; 34.318 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.046     ; 2.660      ;
; 34.329 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~portb_address_reg0 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.101      ; 2.818      ;
; 34.353 ; wr1_wen                                                                                                                                                  ; wr1_wen                                                                                                                                                                            ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.041     ; 2.630      ;
; 34.380 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[4]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[6]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.042     ; 2.602      ;
; 34.380 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[4]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[7]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.042     ; 2.602      ;
; 34.382 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[4]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[5]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.041     ; 2.601      ;
; 34.391 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.050     ; 2.583      ;
; 34.391 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.050     ; 2.583      ;
; 34.391 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                        ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.050     ; 2.583      ;
; 34.391 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                        ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.050     ; 2.583      ;
; 34.397 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.042     ; 2.585      ;
; 34.397 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.042     ; 2.585      ;
; 34.397 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.042     ; 2.585      ;
; 34.397 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.042     ; 2.585      ;
; 34.397 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.042     ; 2.585      ;
; 34.397 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.042     ; 2.585      ;
; 34.397 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.042     ; 2.585      ;
; 34.397 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.042     ; 2.585      ;
; 34.412 ; latch1                                                                                                                                                   ; display_latch[3]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.044     ; 2.568      ;
; 34.412 ; latch1                                                                                                                                                   ; display_latch[1]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.044     ; 2.568      ;
; 34.412 ; latch1                                                                                                                                                   ; display_latch[0]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.044     ; 2.568      ;
; 34.412 ; latch1                                                                                                                                                   ; display_latch[2]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.044     ; 2.568      ;
; 34.412 ; latch1                                                                                                                                                   ; display_latch[6]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.044     ; 2.568      ;
; 34.412 ; latch1                                                                                                                                                   ; display_latch[7]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.044     ; 2.568      ;
; 34.412 ; latch1                                                                                                                                                   ; display_latch[4]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.044     ; 2.568      ;
; 34.412 ; latch1                                                                                                                                                   ; display_latch[5]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.044     ; 2.568      ;
; 34.417 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[4]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|parity8                       ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.043     ; 2.564      ;
; 34.417 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[4]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[0]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.043     ; 2.564      ;
; 34.417 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[4]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity9a1                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.043     ; 2.564      ;
; 34.417 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[4]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity9a0                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.043     ; 2.564      ;
; 34.450 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[0]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.101      ; 2.643      ;
; 34.450 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[1]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.101      ; 2.643      ;
; 34.450 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[2]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.101      ; 2.643      ;
; 34.450 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[3]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.101      ; 2.643      ;
; 34.457 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.046     ; 2.521      ;
; 34.458 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.046     ; 2.520      ;
; 34.466 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[4]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.096      ; 2.622      ;
; 34.466 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[5]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.096      ; 2.622      ;
; 34.466 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[6]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.096      ; 2.622      ;
; 34.466 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[7]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.096      ; 2.622      ;
; 34.467 ; key3_dly[1]                                                                                                                                              ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.041     ; 2.516      ;
; 34.468 ; key3_dly[1]                                                                                                                                              ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.041     ; 2.515      ;
; 34.472 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.046     ; 2.506      ;
; 34.473 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.046     ; 2.505      ;
; 34.482 ; latch2                                                                                                                                                   ; display_latch[9]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.014     ; 2.528      ;
; 34.482 ; latch2                                                                                                                                                   ; display_latch[10]                                                                                                                                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.014     ; 2.528      ;
; 34.482 ; latch2                                                                                                                                                   ; display_latch[11]                                                                                                                                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.014     ; 2.528      ;
; 34.482 ; latch2                                                                                                                                                   ; display_latch[8]                                                                                                                                                                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.014     ; 2.528      ;
; 34.482 ; latch2                                                                                                                                                   ; display_latch[12]                                                                                                                                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.014     ; 2.528      ;
; 34.482 ; latch2                                                                                                                                                   ; display_latch[14]                                                                                                                                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.014     ; 2.528      ;
; 34.482 ; latch2                                                                                                                                                   ; display_latch[13]                                                                                                                                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.014     ; 2.528      ;
; 34.482 ; latch2                                                                                                                                                   ; display_latch[15]                                                                                                                                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.014     ; 2.528      ;
; 34.484 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~portb_address_reg0 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.101      ; 2.663      ;
; 34.485 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.033     ; 2.506      ;
; 34.485 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.033     ; 2.506      ;
; 34.485 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.033     ; 2.506      ;
; 34.485 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.033     ; 2.506      ;
; 34.485 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.033     ; 2.506      ;
; 34.485 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.033     ; 2.506      ;
; 34.485 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.033     ; 2.506      ;
; 34.485 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.033     ; 2.506      ;
; 34.503 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[4]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[4]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.042     ; 2.479      ;
; 34.536 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[5]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[6]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.042     ; 2.446      ;
; 34.536 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[5]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[7]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.042     ; 2.446      ;
; 34.538 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[0]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.110      ; 2.564      ;
; 34.538 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[1]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.110      ; 2.564      ;
; 34.538 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[2]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.110      ; 2.564      ;
; 34.538 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[3]                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.110      ; 2.564      ;
; 34.538 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[5]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[5]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.041     ; 2.445      ;
; 34.540 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[6]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[6]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.042     ; 2.442      ;
; 34.540 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[6]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[7]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.042     ; 2.442      ;
; 34.542 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[6]                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[5]                 ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.041     ; 2.441      ;
; 34.546 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.050     ; 2.428      ;
; 34.546 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.050     ; 2.428      ;
; 34.546 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                        ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.050     ; 2.428      ;
; 34.546 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                        ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.050     ; 2.428      ;
; 34.555 ; counter[3]                                                                                                                                               ; wr1_wen                                                                                                                                                                            ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.035     ; 2.434      ;
; 34.560 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.046     ; 2.418      ;
; 34.560 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.042     ; 2.422      ;
; 34.560 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.042     ; 2.422      ;
; 34.560 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.042     ; 2.422      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_27_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.161 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[6]                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[7]                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[4]                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[2]                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[3]                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[1]                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[0]                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.162 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[5]                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.163 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; counter[0]                                                                                                                                                                           ; counter[0]                                                                                                                                                                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|ram_block11a0~porta_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.223      ; 0.535      ;
; 0.192 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.182      ; 0.498      ;
; 0.195 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.182      ; 0.501      ;
; 0.195 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.339      ;
; 0.196 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.176      ; 0.496      ;
; 0.203 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.182      ; 0.509      ;
; 0.209 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.176      ; 0.509      ;
; 0.210 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|ram_block11a0~porta_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.223      ; 0.557      ;
; 0.212 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|ram_block11a0~porta_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.224      ; 0.560      ;
; 0.221 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|ram_block11a0~porta_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.224      ; 0.569      ;
; 0.239 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.383      ;
; 0.240 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.384      ;
; 0.242 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[7] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.388      ;
; 0.242 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[6] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.388      ;
; 0.242 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.387      ;
; 0.242 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.387      ;
; 0.242 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.387      ;
; 0.242 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.387      ;
; 0.242 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|parity8                         ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[0]                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.388      ;
; 0.243 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.388      ;
; 0.244 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.388      ;
; 0.245 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.390      ;
; 0.245 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.390      ;
; 0.247 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.391      ;
; 0.247 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.392      ;
; 0.248 ; key1_dly[0]                                                                                                                                                                          ; key1_dly[1]                                                                                                                                                                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.392      ;
; 0.250 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.394      ;
; 0.251 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.395      ;
; 0.252 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|ram_block11a0~porta_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.224      ; 0.600      ;
; 0.255 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[8]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.401      ;
; 0.255 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.400      ;
; 0.257 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[6]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.403      ;
; 0.259 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.404      ;
; 0.264 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.408      ;
; 0.266 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.411      ;
; 0.267 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[5]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.413      ;
; 0.268 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity9a1                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|parity8                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.414      ;
; 0.269 ; wr1_wen_d[1]                                                                                                                                                                         ; wr1_wen_d[2]                                                                                                                                                                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.269 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.269 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|ram_block11a0~porta_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.223      ; 0.616      ;
; 0.269 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity9a0                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|parity8                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.415      ;
; 0.270 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.415      ;
; 0.271 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.416      ;
; 0.271 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.416      ;
; 0.272 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.416      ;
; 0.274 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.418      ;
; 0.275 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[6]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.421      ;
; 0.278 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.279 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.424      ;
; 0.280 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[7]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.281 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.281 ; counter[2]                                                                                                                                                                           ; counter[2]                                                                                                                                                                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.281 ; counter[7]                                                                                                                                                                           ; counter[7]                                                                                                                                                                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.281 ; counter[5]                                                                                                                                                                           ; counter[5]                                                                                                                                                                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.281 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[9]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.281 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.282 ; counter[6]                                                                                                                                                                           ; counter[6]                                                                                                                                                                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.282 ; counter[4]                                                                                                                                                                           ; counter[4]                                                                                                                                                                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.282 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|ram_block11a0~porta_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.224      ; 0.630      ;
; 0.283 ; counter[3]                                                                                                                                                                           ; counter[3]                                                                                                                                                                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.428      ;
; 0.284 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.428      ;
; 0.284 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[7]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.429      ;
; 0.284 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity9a0                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.430      ;
; 0.285 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.430      ;
; 0.286 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.430      ;
; 0.287 ; counter[1]                                                                                                                                                                           ; counter[1]                                                                                                                                                                           ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.432      ;
; 0.287 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[4]                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.433      ;
; 0.288 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.433      ;
; 0.288 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.432      ;
; 0.289 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.182      ; 0.595      ;
; 0.289 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.434      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.161 ; Sdram_Control:u1|OUT_VALID                                                                                                                                                           ; Sdram_Control:u1|OUT_VALID                                                                                                                                                           ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u1|ST[0]                                                                                                                                                               ; Sdram_Control:u1|ST[0]                                                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u1|mWR_DONE                                                                                                                                                            ; Sdram_Control:u1|mWR_DONE                                                                                                                                                            ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u1|Write                                                                                                                                                               ; Sdram_Control:u1|Write                                                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u1|IN_REQ                                                                                                                                                              ; Sdram_Control:u1|IN_REQ                                                                                                                                                              ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u1|control_interface:u_control|init_timer[0]                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|init_timer[0]                                                                                                                           ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u1|command:u_command|rw_flag                                                                                                                                           ; Sdram_Control:u1|command:u_command|rw_flag                                                                                                                                           ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u1|mRD_DONE                                                                                                                                                            ; Sdram_Control:u1|mRD_DONE                                                                                                                                                            ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u1|WR_MASK                                                                                                                                                             ; Sdram_Control:u1|WR_MASK                                                                                                                                                             ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.162 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u1|command:u_command|CM_ACK                                                                                                                                            ; Sdram_Control:u1|command:u_command|CM_ACK                                                                                                                                            ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u1|control_interface:u_control|REF_REQ                                                                                                                                 ; Sdram_Control:u1|control_interface:u_control|REF_REQ                                                                                                                                 ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u1|command:u_command|REF_ACK                                                                                                                                           ; Sdram_Control:u1|command:u_command|REF_ACK                                                                                                                                           ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u1|command:u_command|do_rw                                                                                                                                             ; Sdram_Control:u1|command:u_command|do_rw                                                                                                                                             ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.163 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.168 ; Sdram_Control:u1|command:u_command|do_refresh                                                                                                                                        ; Sdram_Control:u1|command:u_command|do_refresh                                                                                                                                        ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.168 ; Sdram_Control:u1|command:u_command|do_load_mode                                                                                                                                      ; Sdram_Control:u1|command:u_command|do_load_mode                                                                                                                                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.168 ; Sdram_Control:u1|command:u_command|do_precharge                                                                                                                                      ; Sdram_Control:u1|command:u_command|do_precharge                                                                                                                                      ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.168 ; Sdram_Control:u1|command:u_command|do_reada                                                                                                                                          ; Sdram_Control:u1|command:u_command|do_reada                                                                                                                                          ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.168 ; Sdram_Control:u1|command:u_command|do_writea                                                                                                                                         ; Sdram_Control:u1|command:u_command|do_writea                                                                                                                                         ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.169 ; Sdram_Control:u1|control_interface:u_control|CMD_ACK                                                                                                                                 ; Sdram_Control:u1|control_interface:u_control|CMD_ACK                                                                                                                                 ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.231 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[5] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[5] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.377      ;
; 0.231 ; Sdram_Control:u1|mDATAOUT[29]                                                                                                                                                        ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~porta_datain_reg0    ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 0.611      ;
; 0.233 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.379      ;
; 0.233 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[0] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.379      ;
; 0.241 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[7] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.387      ;
; 0.242 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[6]                                                  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.389      ;
; 0.242 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.388      ;
; 0.242 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[3] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.388      ;
; 0.243 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~porta_address_reg0   ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.588      ;
; 0.250 ; Sdram_Control:u1|mDATAOUT[30]                                                                                                                                                        ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~porta_datain_reg0    ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 0.621      ;
; 0.251 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~porta_address_reg0   ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.596      ;
; 0.253 ; Sdram_Control:u1|mADDR[12]                                                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|SADDR[12]                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.408      ;
; 0.253 ; Sdram_Control:u1|mADDR[16]                                                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|SADDR[16]                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.408      ;
; 0.259 ; Sdram_Control:u1|mDATAOUT[25]                                                                                                                                                        ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~porta_datain_reg0    ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.624      ;
; 0.259 ; Sdram_Control:u1|mDATAOUT[20]                                                                                                                                                        ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~porta_datain_reg0    ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.618      ;
; 0.260 ; Sdram_Control:u1|mDATAOUT[9]                                                                                                                                                         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~porta_datain_reg0    ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 0.632      ;
; 0.260 ; Sdram_Control:u1|mADDR[9]                                                                                                                                                            ; Sdram_Control:u1|control_interface:u_control|SADDR[9]                                                                                                                                ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.415      ;
; 0.261 ; Sdram_Control:u1|mADDR[11]                                                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|SADDR[11]                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.416      ;
; 0.263 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[1]                                                  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.407      ;
; 0.266 ; Sdram_Control:u1|mADDR[10]                                                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|SADDR[10]                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.421      ;
; 0.268 ; Sdram_Control:u1|mDATAOUT[20]                                                                                                                                                        ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~porta_datain_reg0    ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.619      ;
; 0.269 ; Sdram_Control:u1|mADDR[6]                                                                                                                                                            ; Sdram_Control:u1|control_interface:u_control|SADDR[6]                                                                                                                                ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.415      ;
; 0.270 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.415      ;
; 0.270 ; Sdram_Control:u1|command:u_command|SA[5]                                                                                                                                             ; Sdram_Control:u1|SA[5]                                                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.415      ;
; 0.270 ; Sdram_Control:u1|mADDR[15]                                                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|SADDR[15]                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.416      ;
; 0.270 ; Sdram_Control:u1|mADDR[20]                                                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|SADDR[20]                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.415      ;
; 0.270 ; Sdram_Control:u1|mADDR[21]                                                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|SADDR[21]                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.415      ;
; 0.271 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.416      ;
; 0.271 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.417      ;
; 0.271 ; Sdram_Control:u1|mADDR[8]                                                                                                                                                            ; Sdram_Control:u1|control_interface:u_control|SADDR[8]                                                                                                                                ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.417      ;
; 0.271 ; Sdram_Control:u1|mADDR[18]                                                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|SADDR[18]                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.417      ;
; 0.271 ; Sdram_Control:u1|command:u_command|BA[1]                                                                                                                                             ; Sdram_Control:u1|BA[1]                                                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.416      ;
; 0.272 ; Sdram_Control:u1|mDATAOUT[16]                                                                                                                                                        ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~porta_datain_reg0    ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.625      ;
; 0.274 ; Sdram_Control:u1|command:u_command|BA[0]                                                                                                                                             ; Sdram_Control:u1|BA[0]                                                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.275 ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~porta_address_reg0   ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.617      ;
; 0.278 ; Sdram_Control:u1|rWR1_ADDR[11]                                                                                                                                                       ; Sdram_Control:u1|rWR1_ADDR[11]                                                                                                                                                       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.279 ; Sdram_Control:u1|mDATAOUT[11]                                                                                                                                                        ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~porta_datain_reg0    ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.631      ;
; 0.279 ; Sdram_Control:u1|control_interface:u_control|init_timer[2]                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|init_timer[2]                                                                                                                           ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.279 ; Sdram_Control:u1|mDATAOUT[30]                                                                                                                                                        ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~porta_datain_reg0    ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 0.658      ;
; 0.279 ; Sdram_Control:u1|rWR1_ADDR[15]                                                                                                                                                       ; Sdram_Control:u1|rWR1_ADDR[15]                                                                                                                                                       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.280 ; Sdram_Control:u1|control_interface:u_control|init_timer[8]                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|init_timer[8]                                                                                                                           ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.280 ; Sdram_Control:u1|rWR1_ADDR[21]                                                                                                                                                       ; Sdram_Control:u1|rWR1_ADDR[21]                                                                                                                                                       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.280 ; Sdram_Control:u1|rRD1_ADDR[12]                                                                                                                                                       ; Sdram_Control:u1|rRD1_ADDR[12]                                                                                                                                                       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.280 ; Sdram_Control:u1|rRD1_ADDR[21]                                                                                                                                                       ; Sdram_Control:u1|rRD1_ADDR[21]                                                                                                                                                       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.280 ; Sdram_Control:u1|rRD1_ADDR[20]                                                                                                                                                       ; Sdram_Control:u1|rRD1_ADDR[20]                                                                                                                                                       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.281 ; Sdram_Control:u1|control_interface:u_control|timer[14]                                                                                                                               ; Sdram_Control:u1|control_interface:u_control|timer[14]                                                                                                                               ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.281 ; Sdram_Control:u1|control_interface:u_control|timer[4]                                                                                                                                ; Sdram_Control:u1|control_interface:u_control|timer[4]                                                                                                                                ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.281 ; Sdram_Control:u1|control_interface:u_control|timer[8]                                                                                                                                ; Sdram_Control:u1|control_interface:u_control|timer[8]                                                                                                                                ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.281 ; Sdram_Control:u1|control_interface:u_control|timer[2]                                                                                                                                ; Sdram_Control:u1|control_interface:u_control|timer[2]                                                                                                                                ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.281 ; Sdram_Control:u1|control_interface:u_control|timer[1]                                                                                                                                ; Sdram_Control:u1|control_interface:u_control|timer[1]                                                                                                                                ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.281 ; Sdram_Control:u1|control_interface:u_control|init_timer[9]                                                                                                                           ; Sdram_Control:u1|control_interface:u_control|init_timer[9]                                                                                                                           ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.281 ; Sdram_Control:u1|rRD1_ADDR[8]                                                                                                                                                        ; Sdram_Control:u1|rRD1_ADDR[8]                                                                                                                                                        ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.281 ; Sdram_Control:u1|rWR1_ADDR[8]                                                                                                                                                        ; Sdram_Control:u1|rWR1_ADDR[8]                                                                                                                                                        ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                  ;
+--------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                                                                                                                                                                              ; Launch Clock                            ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[5]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.934     ; 2.591      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[5]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.933     ; 2.592      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[7]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.934     ; 2.591      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[7]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.600      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[6]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.934     ; 2.591      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[6]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.929     ; 2.596      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[8]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.600      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[8]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.934     ; 2.591      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[4]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.933     ; 2.592      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[4]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.934     ; 2.591      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[5]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.600      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[3]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.934     ; 2.591      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[3]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.600      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[8]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.600      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[7]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.600      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[9]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.600      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[6]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.600      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.926     ; 2.599      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[4]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.600      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[2]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.931     ; 2.594      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[2]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.934     ; 2.591      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.926     ; 2.599      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.926     ; 2.599      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.600      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[3]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.600      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[1]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.934     ; 2.591      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[1]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.931     ; 2.594      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.926     ; 2.599      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.600      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.926     ; 2.599      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[1]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.600      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[0]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.600      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.600      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.926     ; 2.599      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[2]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.600      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.930     ; 2.595      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[0]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.929     ; 2.596      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[0]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.934     ; 2.591      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.600      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.926     ; 2.599      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.600      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.600      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.600      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.926     ; 2.599      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.930     ; 2.595      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.600      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.600      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.600      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.600      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[9]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.929     ; 2.596      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[1]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.931     ; 2.594      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[7]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.929     ; 2.596      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[5]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.933     ; 2.592      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[3]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.929     ; 2.596      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[8]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.600      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[0]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.929     ; 2.596      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[6]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.929     ; 2.596      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[4]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.933     ; 2.592      ;
; -3.207 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[2]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.931     ; 2.594      ;
; -3.206 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.938     ; 2.586      ;
; -3.206 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[8]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.933     ; 2.591      ;
; -3.206 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[7]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.933     ; 2.591      ;
; -3.206 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[6]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.933     ; 2.591      ;
; -3.206 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[5]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.933     ; 2.591      ;
; -3.206 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[4]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.933     ; 2.591      ;
; -3.206 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.599      ;
; -3.206 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.599      ;
; -3.206 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.599      ;
; -3.206 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.599      ;
; -3.206 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.599      ;
; -3.206 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[3]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.933     ; 2.591      ;
; -3.206 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.599      ;
; -3.206 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.599      ;
; -3.206 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[2]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.933     ; 2.591      ;
; -3.206 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.926     ; 2.598      ;
; -3.206 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.599      ;
; -3.206 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.599      ;
; -3.206 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.599      ;
; -3.206 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.925     ; 2.599      ;
; -3.206 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.934     ; 2.590      ;
; -3.205 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.939     ; 2.584      ;
; -3.205 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[0]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.939     ; 2.584      ;
; -3.205 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[1]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.938     ; 2.585      ;
; -3.205 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.939     ; 2.584      ;
; -3.205 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[6]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.939     ; 2.584      ;
; -3.205 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[7]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.939     ; 2.584      ;
; -3.205 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[4]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.938     ; 2.585      ;
; -3.205 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[2]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.942     ; 2.581      ;
; -3.205 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[8]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.957     ; 2.566      ;
; -3.205 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[6]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.938     ; 2.585      ;
; -3.205 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[5]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.938     ; 2.585      ;
; -3.205 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[3]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.939     ; 2.584      ;
; -3.205 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[5]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.938     ; 2.585      ;
; -3.205 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[4]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.938     ; 2.585      ;
; -3.205 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[2]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.942     ; 2.581      ;
; -3.205 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[1]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.938     ; 2.585      ;
; -3.205 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[1]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.938     ; 2.585      ;
; -3.205 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[0]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.938     ; 2.585      ;
; -3.205 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[0]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.938     ; 2.585      ;
; -3.199 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.371        ; -0.937     ; 2.580      ;
+--------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_27_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                  ;
+--------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                                                                                                                                                                              ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 34.231 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[4]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.065      ; 2.826      ;
; 34.231 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[5]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.065      ; 2.826      ;
; 34.231 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[6]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.065      ; 2.826      ;
; 34.231 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[7]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.065      ; 2.826      ;
; 34.232 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[0]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.070      ; 2.830      ;
; 34.232 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[1]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.070      ; 2.830      ;
; 34.232 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[2]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.070      ; 2.830      ;
; 34.232 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[3]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.070      ; 2.830      ;
; 34.233 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[0]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.056      ; 2.815      ;
; 34.233 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[1]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.056      ; 2.815      ;
; 34.233 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[2]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.056      ; 2.815      ;
; 34.233 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[3]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.056      ; 2.815      ;
; 34.234 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[4]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.051      ; 2.809      ;
; 34.234 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[5]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.051      ; 2.809      ;
; 34.234 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[6]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.051      ; 2.809      ;
; 34.234 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[7]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.051      ; 2.809      ;
; 34.259 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[4]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.065      ; 2.798      ;
; 34.259 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[5]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.065      ; 2.798      ;
; 34.259 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[6]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.065      ; 2.798      ;
; 34.259 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[7]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.065      ; 2.798      ;
; 34.260 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[0]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.070      ; 2.802      ;
; 34.260 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[1]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.070      ; 2.802      ;
; 34.260 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[2]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.070      ; 2.802      ;
; 34.260 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[3]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.070      ; 2.802      ;
; 34.261 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[0]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.056      ; 2.787      ;
; 34.261 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[1]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.056      ; 2.787      ;
; 34.261 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[2]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.056      ; 2.787      ;
; 34.261 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[3]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.056      ; 2.787      ;
; 34.262 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[4]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.051      ; 2.781      ;
; 34.262 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[5]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.051      ; 2.781      ;
; 34.262 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[6]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.051      ; 2.781      ;
; 34.262 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[7]                             ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.051      ; 2.781      ;
; 34.294 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.065      ; 2.817      ;
; 34.295 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.070      ; 2.821      ;
; 34.296 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.056      ; 2.806      ;
; 34.297 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.051      ; 2.800      ;
; 34.322 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.065      ; 2.789      ;
; 34.323 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.070      ; 2.793      ;
; 34.324 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.056      ; 2.778      ;
; 34.325 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~portb_address_reg0   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; 0.051      ; 2.772      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.073     ; 2.599      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.077     ; 2.595      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.073     ; 2.599      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.073     ; 2.599      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.073     ; 2.599      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.077     ; 2.595      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.073     ; 2.599      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.076     ; 2.596      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.073     ; 2.599      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.077     ; 2.595      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.073     ; 2.599      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.073     ; 2.599      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.077     ; 2.595      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.077     ; 2.595      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.077     ; 2.595      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.077     ; 2.595      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.077     ; 2.595      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.077     ; 2.595      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.077     ; 2.595      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.077     ; 2.595      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.077     ; 2.595      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.077     ; 2.595      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.077     ; 2.595      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.077     ; 2.595      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.076     ; 2.596      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.077     ; 2.595      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.077     ; 2.595      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.077     ; 2.595      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.077     ; 2.595      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.076     ; 2.596      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.080     ; 2.592      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.076     ; 2.596      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.076     ; 2.596      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.076     ; 2.596      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.076     ; 2.596      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.076     ; 2.596      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.080     ; 2.592      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.077     ; 2.595      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.077     ; 2.595      ;
; 34.352 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.077     ; 2.595      ;
; 34.353 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.081     ; 2.590      ;
; 34.353 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.081     ; 2.590      ;
; 34.353 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.077     ; 2.594      ;
; 34.353 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.077     ; 2.594      ;
; 34.353 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.081     ; 2.590      ;
; 34.353 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.081     ; 2.590      ;
; 34.354 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.092     ; 2.578      ;
; 34.354 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.086     ; 2.584      ;
; 34.354 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.086     ; 2.584      ;
; 34.354 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.086     ; 2.584      ;
; 34.354 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.086     ; 2.584      ;
; 34.354 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.086     ; 2.584      ;
; 34.354 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.086     ; 2.584      ;
; 34.354 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.086     ; 2.584      ;
; 34.354 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.086     ; 2.584      ;
; 34.354 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.092     ; 2.578      ;
; 34.354 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.086     ; 2.584      ;
; 34.354 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.086     ; 2.584      ;
; 34.354 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.092     ; 2.578      ;
; 34.354 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 37.037       ; -0.092     ; 2.578      ;
+--------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_27_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                  ;
+-------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node                                                                                                                                                                              ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 2.193 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 2.337      ;
; 2.193 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 2.337      ;
; 2.193 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 2.337      ;
; 2.193 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 2.337      ;
; 2.193 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 2.337      ;
; 2.193 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 2.337      ;
; 2.193 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 2.337      ;
; 2.193 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 2.337      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 2.318      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 2.318      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 2.324      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.027      ; 2.325      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 2.318      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 2.318      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 2.324      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 2.324      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 2.318      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 2.318      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 2.324      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 2.324      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 2.318      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 2.324      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 2.324      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 2.318      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 2.318      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 2.324      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 2.324      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 2.324      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.023      ; 2.321      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 2.324      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.027      ; 2.325      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 2.324      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 2.324      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 2.333      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 2.333      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 2.334      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 2.333      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 2.329      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 2.333      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 2.333      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 2.333      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 2.333      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 2.333      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 2.333      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 2.333      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 2.333      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 2.333      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 2.329      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 2.333      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 2.333      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 2.333      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 2.334      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 2.332      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 2.333      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 2.333      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 2.333      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 2.333      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 2.333      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.032      ; 2.330      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 2.333      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 2.333      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 2.334      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 2.334      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 2.333      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.032      ; 2.330      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 2.332      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 2.333      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 2.333      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.035      ; 2.333      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 2.329      ;
; 2.194 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 2.329      ;
; 2.195 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 2.318      ;
; 2.195 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 2.324      ;
; 2.195 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 2.324      ;
; 2.195 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 2.324      ;
; 2.195 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 2.324      ;
; 2.195 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 2.324      ;
; 2.195 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 2.324      ;
; 2.195 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 2.324      ;
; 2.195 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 2.324      ;
; 2.195 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 2.318      ;
; 2.195 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 2.324      ;
; 2.195 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 2.324      ;
; 2.195 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 2.324      ;
; 2.195 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 2.318      ;
; 2.195 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 2.306      ;
; 2.195 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 2.325      ;
; 2.195 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 2.306      ;
; 2.195 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 2.324      ;
; 2.195 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 2.324      ;
; 2.195 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 2.324      ;
; 2.195 ; wr1_wen      ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 2.325      ;
; 2.203 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 2.347      ;
; 2.203 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 2.347      ;
; 2.203 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 2.347      ;
; 2.203 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 2.347      ;
; 2.203 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 2.347      ;
; 2.203 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 2.347      ;
; 2.203 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 2.347      ;
; 2.203 ; wr1_wen_d[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 2.347      ;
+-------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                               ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                              ; Launch Clock                            ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 2.804 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.660     ; 2.319      ;
; 2.804 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.660     ; 2.319      ;
; 2.804 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[9]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.660     ; 2.319      ;
; 2.804 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[8]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.660     ; 2.319      ;
; 2.804 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.660     ; 2.319      ;
; 2.804 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.660     ; 2.319      ;
; 2.804 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.661     ; 2.318      ;
; 2.804 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.660     ; 2.319      ;
; 2.804 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[9]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.660     ; 2.319      ;
; 2.804 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.660     ; 2.319      ;
; 2.804 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.660     ; 2.319      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[0]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.661     ; 2.319      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[1]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.661     ; 2.319      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[2]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.661     ; 2.319      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[3]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.661     ; 2.319      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[4]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.661     ; 2.319      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[5]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.661     ; 2.319      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[6]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.661     ; 2.319      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[7]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.661     ; 2.319      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.661     ; 2.319      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.661     ; 2.319      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.661     ; 2.319      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.661     ; 2.319      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.661     ; 2.319      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.661     ; 2.319      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.661     ; 2.319      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.661     ; 2.319      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.661     ; 2.319      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.661     ; 2.319      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.661     ; 2.319      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.661     ; 2.319      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.662     ; 2.318      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.661     ; 2.319      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.661     ; 2.319      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.662     ; 2.318      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.662     ; 2.318      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.662     ; 2.318      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.662     ; 2.318      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[8]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.661     ; 2.319      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.662     ; 2.318      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.662     ; 2.318      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.662     ; 2.318      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[7]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.661     ; 2.319      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.661     ; 2.319      ;
; 2.805 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[3]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.661     ; 2.319      ;
; 2.810 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[8]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.647     ; 2.338      ;
; 2.810 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[9]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.647     ; 2.338      ;
; 2.810 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.648     ; 2.337      ;
; 2.810 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.648     ; 2.337      ;
; 2.810 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.648     ; 2.337      ;
; 2.810 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.648     ; 2.337      ;
; 2.810 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.648     ; 2.337      ;
; 2.810 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.648     ; 2.337      ;
; 2.810 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.647     ; 2.338      ;
; 2.810 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.648     ; 2.337      ;
; 2.810 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.647     ; 2.338      ;
; 2.810 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.647     ; 2.338      ;
; 2.810 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.647     ; 2.338      ;
; 2.810 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.648     ; 2.337      ;
; 2.810 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.647     ; 2.338      ;
; 2.810 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.647     ; 2.338      ;
; 2.810 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.647     ; 2.338      ;
; 2.810 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[8]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.647     ; 2.338      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.661     ; 2.325      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.662     ; 2.324      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[0]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.662     ; 2.324      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[1]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.661     ; 2.325      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.662     ; 2.324      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[6]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.662     ; 2.324      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[7]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.662     ; 2.324      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[2]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.665     ; 2.321      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[6]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.661     ; 2.325      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[5]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.657     ; 2.329      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[5]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.656     ; 2.330      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[7]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.657     ; 2.329      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[7]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.648     ; 2.338      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[6]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.657     ; 2.329      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[6]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.652     ; 2.334      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[8]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.648     ; 2.338      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[8]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.657     ; 2.329      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[3]                                          ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.662     ; 2.324      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[4]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.656     ; 2.330      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[4]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.657     ; 2.329      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.648     ; 2.338      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[5]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.648     ; 2.338      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[3]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.657     ; 2.329      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[3]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.648     ; 2.338      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.648     ; 2.338      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.648     ; 2.338      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.648     ; 2.338      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[7]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.648     ; 2.338      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.648     ; 2.338      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[6]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.648     ; 2.338      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|wrptr_g[4]                                                  ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.648     ; 2.338      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.648     ; 2.338      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[2]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.654     ; 2.332      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[2]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.657     ; 2.329      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.648     ; 2.338      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.648     ; 2.338      ;
; 2.811 ; wr1_wen   ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[2]                               ; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.665     ; 2.321      ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~porta_address_reg0   ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~porta_we_reg         ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~porta_address_reg0   ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~porta_we_reg         ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~porta_we_reg         ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~porta_we_reg         ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[0]                             ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[10]                            ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[11]                            ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[12]                            ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[13]                            ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[14]                            ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[15]                            ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[16]                            ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[17]                            ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[18]                            ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[19]                            ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[1]                             ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[20]                            ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[21]                            ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[22]                            ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[23]                            ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[24]                            ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[25]                            ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[26]                            ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[27]                            ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[28]                            ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[29]                            ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[2]                             ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[30]                            ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[31]                            ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[3]                             ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[4]                             ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[5]                             ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[6]                             ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[7]                             ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[8]                             ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[9]                             ;
; 4.764 ; 4.994        ; 0.230          ; Low Pulse Width  ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[1]                                          ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[4]                                          ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[5]                                          ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[0]                               ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[1]                               ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[0]                               ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[1]                               ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[4]                               ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[5]                               ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[6]                               ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[0]                             ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[10]                            ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[11]                            ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[12]                            ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[13]                            ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[14]                            ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[15]                            ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[16]                            ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[17]                            ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[18]                            ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[19]                            ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[1]                             ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[20]                            ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[21]                            ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[22]                            ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[23]                            ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[24]                            ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[25]                            ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[26]                            ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[27]                            ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[28]                            ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[29]                            ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[2]                             ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[30]                            ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[31]                            ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[3]                             ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[4]                             ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[5]                             ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[6]                             ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[7]                             ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[8]                             ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|q_b[9]                             ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[13]                                                                                                                                                        ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[1]                                                                                                                                                         ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[22]                                                                                                                                                        ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[24]                                                                                                                                                        ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[28]                                                                                                                                                        ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|mDATAOUT[7]                                                                                                                                                         ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|CAS_N                                                                                                                                                               ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|PM_STOP                                                                                                                                                             ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|RAS_N                                                                                                                                                               ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|Read                                                                                                                                                                ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u1|SA[5]                                                                                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------+
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_27_inst|altpll_component|pll|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                  ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_27_inst|altpll_component|pll|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                  ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_27_inst|altpll_component|pll|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                  ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_27_inst|altpll_component|pll|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_27_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 18.272 ; 18.502       ; 0.230          ; Low Pulse Width  ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 18.272 ; 18.502       ; 0.230          ; Low Pulse Width  ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|ram_block11a0~porta_we_reg         ;
; 18.273 ; 18.503       ; 0.230          ; Low Pulse Width  ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[4]                             ;
; 18.273 ; 18.503       ; 0.230          ; Low Pulse Width  ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[5]                             ;
; 18.273 ; 18.503       ; 0.230          ; Low Pulse Width  ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[6]                             ;
; 18.273 ; 18.503       ; 0.230          ; Low Pulse Width  ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[7]                             ;
; 18.273 ; 18.503       ; 0.230          ; Low Pulse Width  ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~portb_address_reg0   ;
; 18.274 ; 18.504       ; 0.230          ; Low Pulse Width  ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 18.275 ; 18.505       ; 0.230          ; Low Pulse Width  ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[0]                             ;
; 18.275 ; 18.505       ; 0.230          ; Low Pulse Width  ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[1]                             ;
; 18.275 ; 18.505       ; 0.230          ; Low Pulse Width  ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[2]                             ;
; 18.275 ; 18.505       ; 0.230          ; Low Pulse Width  ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[3]                             ;
; 18.275 ; 18.505       ; 0.230          ; Low Pulse Width  ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[4]                             ;
; 18.275 ; 18.505       ; 0.230          ; Low Pulse Width  ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[5]                             ;
; 18.275 ; 18.505       ; 0.230          ; Low Pulse Width  ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[6]                             ;
; 18.275 ; 18.505       ; 0.230          ; Low Pulse Width  ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[7]                             ;
; 18.275 ; 18.505       ; 0.230          ; Low Pulse Width  ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 18.275 ; 18.505       ; 0.230          ; Low Pulse Width  ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~portb_address_reg0   ;
; 18.275 ; 18.505       ; 0.230          ; Low Pulse Width  ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[0]                             ;
; 18.275 ; 18.505       ; 0.230          ; Low Pulse Width  ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[1]                             ;
; 18.275 ; 18.505       ; 0.230          ; Low Pulse Width  ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[2]                             ;
; 18.275 ; 18.505       ; 0.230          ; Low Pulse Width  ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[3]                             ;
; 18.275 ; 18.505       ; 0.230          ; Low Pulse Width  ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 18.296 ; 18.526       ; 0.230          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[4]                             ;
; 18.296 ; 18.526       ; 0.230          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[5]                             ;
; 18.296 ; 18.526       ; 0.230          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[6]                             ;
; 18.296 ; 18.526       ; 0.230          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[7]                             ;
; 18.297 ; 18.527       ; 0.230          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[0]                             ;
; 18.297 ; 18.527       ; 0.230          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[1]                             ;
; 18.297 ; 18.527       ; 0.230          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[2]                             ;
; 18.297 ; 18.527       ; 0.230          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[3]                             ;
; 18.297 ; 18.527       ; 0.230          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a4~portb_address_reg0   ;
; 18.297 ; 18.527       ; 0.230          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[0]                             ;
; 18.297 ; 18.527       ; 0.230          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[1]                             ;
; 18.297 ; 18.527       ; 0.230          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[2]                             ;
; 18.297 ; 18.527       ; 0.230          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[3]                             ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ;
; 18.298 ; 18.528       ; 0.230          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[0]                          ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b|counter_reg_bit[1]                          ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                  ;
; 18.298 ; 18.528       ; 0.230          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[4]                             ;
; 18.298 ; 18.528       ; 0.230          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[5]                             ;
; 18.298 ; 18.528       ; 0.230          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[6]                             ;
; 18.298 ; 18.528       ; 0.230          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|q_b[7]                             ;
; 18.298 ; 18.528       ; 0.230          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[5]                   ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0] ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1] ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2] ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3] ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4] ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5] ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[0] ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[1] ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[2] ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[3] ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[4] ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[5] ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[3]                                                  ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[4]                                                  ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|wrptr_g[7]                                                  ;
; 18.298 ; 18.514       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; key2_dly[1]                                                                                                                                                                          ;
; 18.299 ; 18.515       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;
; 18.299 ; 18.515       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ;
; 18.299 ; 18.515       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                  ;
; 18.299 ; 18.515       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                  ;
; 18.299 ; 18.515       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                                                  ;
; 18.299 ; 18.515       ; 0.216          ; High Pulse Width ; pll_27_inst|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; KEY[*]       ; CLOCK_50   ; 5.082 ; 6.155 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[0]      ; CLOCK_50   ; 5.082 ; 6.155 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[1]      ; CLOCK_50   ; 2.797 ; 3.629 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[2]      ; CLOCK_50   ; 3.077 ; 3.946 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[3]      ; CLOCK_50   ; 3.121 ; 4.013 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; DRAM_DQ[*]   ; CLOCK_50   ; 4.131 ; 5.056 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.131 ; 5.056 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.879 ; 4.762 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.312 ; 4.106 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.953 ; 4.825 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.844 ; 4.715 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.907 ; 4.794 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.835 ; 4.692 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.893 ; 4.778 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.919 ; 4.775 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.995 ; 4.875 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.942 ; 4.832 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.036 ; 4.945 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.810 ; 4.672 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.923 ; 4.801 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.782 ; 4.650 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.899 ; 4.777 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.614 ; 4.459 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.600 ; 4.442 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.757 ; 4.603 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.581 ; 4.406 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.649 ; 4.494 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.334 ; 4.115 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.834 ; 4.720 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.675 ; 4.511 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.705 ; 4.497 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.806 ; 4.685 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.956 ; 4.829 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.568 ; 4.386 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.826 ; 4.703 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.867 ; 4.750 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 4.018 ; 4.923 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.900 ; 4.786 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK_50   ; 5.144 ; 6.092 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK_50   ; 5.144 ; 6.092 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+
; KEY[*]       ; CLOCK_50   ; -2.354 ; -3.183 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[0]      ; CLOCK_50   ; -4.357 ; -5.453 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[1]      ; CLOCK_50   ; -2.354 ; -3.183 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[2]      ; CLOCK_50   ; -2.621 ; -3.486 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[3]      ; CLOCK_50   ; -2.665 ; -3.552 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; DRAM_DQ[*]   ; CLOCK_50   ; -2.721 ; -3.500 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -3.512 ; -4.424 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -3.269 ; -4.134 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -2.721 ; -3.500 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -3.347 ; -4.208 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -3.235 ; -4.089 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -3.296 ; -4.165 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -3.230 ; -4.070 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -3.286 ; -4.153 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -3.315 ; -4.161 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -3.386 ; -4.255 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -3.330 ; -4.201 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -3.418 ; -4.308 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -3.205 ; -4.049 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -3.315 ; -4.175 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -3.177 ; -4.027 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -3.290 ; -4.149 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; -3.013 ; -3.841 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; -3.001 ; -3.825 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; -3.156 ; -3.991 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; -2.985 ; -3.794 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; -3.046 ; -3.875 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; -2.745 ; -3.512 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; -3.225 ; -4.093 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; -3.077 ; -3.904 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; -3.104 ; -3.881 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; -3.197 ; -4.058 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; -3.346 ; -4.209 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; -2.968 ; -3.771 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; -3.219 ; -4.078 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; -3.257 ; -4.121 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; -3.404 ; -4.290 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; -3.292 ; -4.159 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK_50   ; -3.411 ; -4.296 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK_50   ; -3.411 ; -4.296 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; HEX0[*]        ; CLOCK_50   ; 4.579  ; 4.396  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[0]       ; CLOCK_50   ; 3.347  ; 3.462  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[1]       ; CLOCK_50   ; 4.579  ; 4.396  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[2]       ; CLOCK_50   ; 4.145  ; 4.297  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[3]       ; CLOCK_50   ; 2.826  ; 2.904  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[4]       ; CLOCK_50   ; 2.743  ; 2.700  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[5]       ; CLOCK_50   ; 4.251  ; 4.028  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[6]       ; CLOCK_50   ; 2.688  ; 2.643  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; HEX1[*]        ; CLOCK_50   ; 5.430  ; 5.359  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[0]       ; CLOCK_50   ; 2.730  ; 2.755  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[1]       ; CLOCK_50   ; 3.580  ; 3.700  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[2]       ; CLOCK_50   ; 3.033  ; 3.125  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[3]       ; CLOCK_50   ; 3.794  ; 3.909  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[4]       ; CLOCK_50   ; 4.011  ; 4.138  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[5]       ; CLOCK_50   ; 5.430  ; 5.359  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[6]       ; CLOCK_50   ; 5.207  ; 5.272  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; HEX2[*]        ; CLOCK_50   ; 3.098  ; 3.195  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[0]       ; CLOCK_50   ; 2.945  ; 2.941  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[1]       ; CLOCK_50   ; 3.098  ; 3.195  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[2]       ; CLOCK_50   ; 3.004  ; 3.031  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[3]       ; CLOCK_50   ; 2.977  ; 3.001  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[4]       ; CLOCK_50   ; 3.002  ; 2.997  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[5]       ; CLOCK_50   ; 2.876  ; 2.874  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[6]       ; CLOCK_50   ; 2.927  ; 2.915  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; HEX3[*]        ; CLOCK_50   ; 5.135  ; 5.001  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[0]       ; CLOCK_50   ; 2.776  ; 2.725  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[1]       ; CLOCK_50   ; 2.641  ; 2.628  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[2]       ; CLOCK_50   ; 5.135  ; 5.001  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[3]       ; CLOCK_50   ; 3.720  ; 3.859  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[4]       ; CLOCK_50   ; 3.638  ; 3.684  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[5]       ; CLOCK_50   ; 3.609  ; 3.642  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[6]       ; CLOCK_50   ; 3.635  ; 3.523  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 4.068  ; 4.405  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.932  ; 3.136  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.517  ; 3.806  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.315  ; 2.503  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.751  ; 2.890  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.549  ; 3.841  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.534  ; 2.714  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.909  ; 4.294  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 4.068  ; 4.405  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.434  ; 3.680  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.539  ; 2.727  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.412  ; 2.600  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.836  ; 4.155  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 3.506  ; 3.793  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 2.420  ; 2.615  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 3.506  ; 3.793  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.167  ; 3.417  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.168  ; 2.243  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.754  ; 4.029  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.110  ; 3.329  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.588  ; 2.719  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.854  ; 3.023  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.754  ; 4.029  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.271  ; 3.504  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.540  ; 3.724  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 3.241  ; 3.461  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.630  ; 2.757  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.082  ; 3.282  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.483  ; 2.597  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.251  ; 3.409  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.609  ; 2.738  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.518  ; 2.629  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.602  ; 3.855  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.098  ; 3.296  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.876  ; 3.030  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 2.598  ; 2.720  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 2.772  ; 2.905  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 2.474  ; 2.588  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 3.303  ; 3.454  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 3.542  ; 3.801  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 2.740  ; 2.874  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 2.698  ; 2.839  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 3.140  ; 3.338  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 3.226  ; 3.404  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 3.200  ; 3.354  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 3.226  ; 3.379  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 3.240  ; 3.406  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 2.365  ; 2.445  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 3.348  ; 3.526  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 2.537  ; 2.663  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 3.598  ; 3.803  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 2.483  ; 2.614  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 1.920  ; 1.998  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 2.052  ; 2.146  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK_50   ; 2.483  ; 2.614  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK_50   ; 1.723  ; 1.793  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.410  ; 2.555  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 4.021  ; 4.385  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.213 ;        ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.249 ; Fall       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; HEX0[*]        ; CLOCK_50   ; 2.099  ; 2.090  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[0]       ; CLOCK_50   ; 2.712  ; 2.810  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[1]       ; CLOCK_50   ; 3.958  ; 3.794  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[2]       ; CLOCK_50   ; 3.457  ; 3.639  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[3]       ; CLOCK_50   ; 2.205  ; 2.248  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[4]       ; CLOCK_50   ; 2.099  ; 2.124  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[5]       ; CLOCK_50   ; 3.593  ; 3.391  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[6]       ; CLOCK_50   ; 2.123  ; 2.090  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; HEX1[*]        ; CLOCK_50   ; 2.174  ; 2.216  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[0]       ; CLOCK_50   ; 2.174  ; 2.216  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[1]       ; CLOCK_50   ; 2.998  ; 3.106  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[2]       ; CLOCK_50   ; 2.501  ; 2.593  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[3]       ; CLOCK_50   ; 3.174  ; 3.302  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[4]       ; CLOCK_50   ; 3.388  ; 3.528  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[5]       ; CLOCK_50   ; 4.801  ; 4.747  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[6]       ; CLOCK_50   ; 4.546  ; 4.616  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; HEX2[*]        ; CLOCK_50   ; 2.327  ; 2.338  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[0]       ; CLOCK_50   ; 2.358  ; 2.388  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[1]       ; CLOCK_50   ; 2.583  ; 2.610  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[2]       ; CLOCK_50   ; 2.444  ; 2.454  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[3]       ; CLOCK_50   ; 2.418  ; 2.425  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[4]       ; CLOCK_50   ; 2.409  ; 2.440  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[5]       ; CLOCK_50   ; 2.327  ; 2.339  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[6]       ; CLOCK_50   ; 2.352  ; 2.338  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; HEX3[*]        ; CLOCK_50   ; 2.064  ; 2.078  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[0]       ; CLOCK_50   ; 2.144  ; 2.121  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[1]       ; CLOCK_50   ; 2.064  ; 2.078  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[2]       ; CLOCK_50   ; 4.516  ; 4.403  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[3]       ; CLOCK_50   ; 2.973  ; 3.074  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[4]       ; CLOCK_50   ; 2.891  ; 2.998  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[5]       ; CLOCK_50   ; 2.860  ; 2.943  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[6]       ; CLOCK_50   ; 2.898  ; 2.816  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.796  ; 1.975  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.392  ; 2.586  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.953  ; 3.228  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.796  ; 1.975  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.220  ; 2.351  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.985  ; 3.262  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.010  ; 2.181  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.328  ; 3.695  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.480  ; 3.802  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.874  ; 3.108  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.015  ; 2.193  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.890  ; 2.069  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.260  ; 3.565  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 1.899  ; 2.084  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 1.899  ; 2.084  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 2.944  ; 3.217  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.618  ; 2.855  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 1.660  ; 1.730  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.857  ; 1.931  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.572  ; 2.780  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.073  ; 2.195  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.327  ; 2.487  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.192  ; 3.454  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.728  ; 2.948  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.987  ; 3.161  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.700  ; 2.908  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.112  ; 2.232  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.546  ; 2.735  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.972  ; 2.079  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.710  ; 2.859  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.092  ; 2.213  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.005  ; 2.109  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.047  ; 3.288  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.559  ; 2.748  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.350  ; 2.495  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 2.081  ; 2.195  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 2.248  ; 2.373  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 1.962  ; 2.069  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 2.758  ; 2.900  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 2.988  ; 3.233  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 2.217  ; 2.343  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 2.177  ; 2.310  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 2.601  ; 2.788  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 2.683  ; 2.852  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 2.658  ; 2.803  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 2.684  ; 2.829  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 2.698  ; 2.855  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 1.857  ; 1.931  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 2.801  ; 2.969  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 2.024  ; 2.141  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 3.042  ; 3.236  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 1.227  ; 1.293  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 1.422  ; 1.494  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 1.547  ; 1.636  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK_50   ; 1.962  ; 2.086  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK_50   ; 1.227  ; 1.293  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 1.891  ; 2.027  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.438  ; 3.785  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.665 ;        ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.702 ; Fall       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                 ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.040 ; 3.947 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.951 ; 4.858 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.249 ; 4.156 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.040 ; 3.947 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.237 ; 4.144 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.040 ; 3.947 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.222 ; 4.129 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.222 ; 4.129 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.411 ; 4.318 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.431 ; 4.338 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.431 ; 4.338 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.228 ; 4.135 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.619 ; 4.526 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.228 ; 4.135 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.438 ; 4.345 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.508 ; 4.443 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.431 ; 4.338 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 4.432 ; 4.339 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.601 ; 4.508 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 4.355 ; 4.262 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 4.596 ; 4.503 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 4.596 ; 4.503 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 4.757 ; 4.664 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 4.432 ; 4.339 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 4.608 ; 4.515 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 4.431 ; 4.338 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 4.340 ; 4.247 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 4.340 ; 4.247 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 4.340 ; 4.247 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 4.411 ; 4.318 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 4.225 ; 4.132 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 4.411 ; 4.318 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 4.218 ; 4.125 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.075 ; 2.982 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.950 ; 3.857 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.276 ; 3.183 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.075 ; 2.982 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.264 ; 3.171 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.075 ; 2.982 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.250 ; 3.157 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.250 ; 3.157 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.432 ; 3.339 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.451 ; 3.358 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.451 ; 3.358 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.256 ; 3.163 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.632 ; 3.539 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.256 ; 3.163 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.458 ; 3.365 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.521 ; 3.456 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.451 ; 3.358 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.451 ; 3.358 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.614 ; 3.521 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.378 ; 3.285 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.609 ; 3.516 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.609 ; 3.516 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.764 ; 3.671 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.451 ; 3.358 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.621 ; 3.528 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.451 ; 3.358 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.363 ; 3.270 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.363 ; 3.270 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.363 ; 3.270 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.432 ; 3.339 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.253 ; 3.160 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.432 ; 3.339 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.246 ; 3.153 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                        ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.370     ; 4.463     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.400     ; 5.493     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.611     ; 4.704     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.370     ; 4.463     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.593     ; 4.686     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.370     ; 4.463     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.575     ; 4.668     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.575     ; 4.668     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.789     ; 4.882     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.822     ; 4.915     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.822     ; 4.915     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.583     ; 4.676     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.033     ; 5.126     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.583     ; 4.676     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.830     ; 4.923     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.941     ; 5.006     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.822     ; 4.915     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 4.814     ; 4.907     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.009     ; 5.102     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 4.731     ; 4.824     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.009     ; 5.102     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.009     ; 5.102     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.182     ; 5.275     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 4.814     ; 4.907     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.023     ; 5.116     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 4.822     ; 4.915     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 4.716     ; 4.809     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 4.716     ; 4.809     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 4.716     ; 4.809     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 4.789     ; 4.882     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 4.579     ; 4.672     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 4.789     ; 4.882     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 4.574     ; 4.667     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.302     ; 3.395     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.291     ; 4.384     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.534     ; 3.627     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.302     ; 3.395     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.517     ; 3.610     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.302     ; 3.395     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.499     ; 3.592     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.499     ; 3.592     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.704     ; 3.797     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.737     ; 3.830     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.737     ; 3.830     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.507     ; 3.600     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.939     ; 4.032     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.507     ; 3.600     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.744     ; 3.837     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.849     ; 3.914     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.737     ; 3.830     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.728     ; 3.821     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.916     ; 4.009     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.649     ; 3.742     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.915     ; 4.008     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.915     ; 4.008     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 4.082     ; 4.175     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.728     ; 3.821     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.929     ; 4.022     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.737     ; 3.830     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.634     ; 3.727     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.634     ; 3.727     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.634     ; 3.727     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.704     ; 3.797     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.503     ; 3.596     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.704     ; 3.797     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.498     ; 3.591     ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 56
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 17.205 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                 ; Synchronization Node                                                                                                                                                                 ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]         ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[3]         ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[2]         ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[9] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[0]         ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[1]         ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[9] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[6]         ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[7]         ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[4]         ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[5]         ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5] ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.205                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 9.406        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 7.799        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.299                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 9.303        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 7.996        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.319                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 9.298        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 8.021        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.368                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 9.263        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 8.105        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.371                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 9.381        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 7.990        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.412                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 9.404        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 8.008        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.418                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 9.313        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 8.105        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.448                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 9.431        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 8.017        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.469                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 9.390        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 8.079        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.484                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 9.413        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 8.071        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.506                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 9.328        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 8.178        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.517                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 9.418        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 8.099        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.564                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 9.306        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 8.258        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.581                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 9.308        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 8.273        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.612                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 9.430        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 8.182        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.640                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 9.485        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 8.155        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.656                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 9.424        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 8.232        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.741                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 9.321        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 8.420        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.742                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 9.497        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 8.245        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.756                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 9.363        ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 8.393        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.760                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 9.430        ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 8.330        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.766                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 9.431        ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 8.335        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.790                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 9.485        ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 8.305        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.804                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 9.496        ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 8.308        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.806                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 9.498        ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 8.308        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.812                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 9.326        ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 8.486        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.832                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 9.418        ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 8.414        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.934                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.375                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 9.485        ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 8.449        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 71.337                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 36.517       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 34.820       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 71.361                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 36.288       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 35.073       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 71.405                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 36.347       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 35.058       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 71.415                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 36.543       ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 34.872       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 71.430                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 36.546       ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 34.884       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 71.439                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 36.447       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 34.992       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 71.477                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 36.358       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 35.119       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 71.502                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 36.395       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 35.107       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 71.543                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 36.406       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 35.137       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 71.545                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;                        ;              ;                  ; 36.542       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ;                        ;              ;                  ; 35.003       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 71.570                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 36.291       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 35.279       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 71.589                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 36.545       ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 35.044       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 71.593                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 36.443       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 35.150       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 71.617                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 36.442       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 35.175       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 71.629                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 36.545       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 35.084       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 71.662                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 36.462       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 35.200       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 71.672                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 36.446       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 35.226       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 71.690                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 36.442       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 35.248       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 71.711                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 36.526       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 35.185       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 71.756                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 36.542       ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 35.214       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 71.774                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 36.512       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 35.262       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 71.816                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;                        ;              ;                  ; 36.462       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ;                        ;              ;                  ; 35.354       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #51: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 71.838                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 36.543       ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 35.295       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #52: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 71.852                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 36.543       ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 35.309       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #53: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 71.893                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 36.346       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 35.547       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #54: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 71.906                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 36.545       ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 35.361       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #55: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 71.916                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 36.447       ;
;  Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 35.469       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #56: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 71.921                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  pll_27_inst|altpll_component|pll|clk[0]                                                                                                                                              ;                        ; 37.037       ; 27.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 36.546       ;
;  Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 35.375       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                       ;
+-------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                       ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                            ; -4.839   ; 0.161 ; -6.344   ; 2.193   ; 4.699               ;
;  CLOCK_50                                                   ; N/A      ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  pll_27_inst|altpll_component|pll|clk[0]                    ; 28.607   ; 0.161 ; 31.738   ; 2.193   ; 18.225              ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -4.839   ; 0.161 ; -6.344   ; 2.804   ; 4.699               ;
; Design-wide TNS                                             ; -244.955 ; 0.0   ; -912.909 ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                   ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_27_inst|altpll_component|pll|clk[0]                    ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -244.955 ; 0.000 ; -912.909 ; 0.000   ; 0.000               ;
+-------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                           ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+
; KEY[*]       ; CLOCK_50   ; 10.106 ; 10.468 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[0]      ; CLOCK_50   ; 10.106 ; 10.468 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[1]      ; CLOCK_50   ; 5.317  ; 5.822  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[2]      ; CLOCK_50   ; 5.902  ; 6.430  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[3]      ; CLOCK_50   ; 5.977  ; 6.537  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; DRAM_DQ[*]   ; CLOCK_50   ; 8.005  ; 8.596  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 8.005  ; 8.596  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 7.418  ; 7.950  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.417  ; 6.850  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 7.600  ; 8.128  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 7.362  ; 7.881  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 7.463  ; 8.001  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 7.309  ; 7.785  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 7.427  ; 7.955  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 7.500  ; 8.020  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 7.647  ; 8.200  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 7.512  ; 8.049  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 7.737  ; 8.298  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 7.280  ; 7.801  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 7.443  ; 7.974  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 7.260  ; 7.770  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 7.418  ; 7.958  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 6.970  ; 7.454  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 6.927  ; 7.416  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 7.214  ; 7.735  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 6.870  ; 7.339  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 6.989  ; 7.494  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 6.436  ; 6.831  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 7.389  ; 7.928  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 7.093  ; 7.602  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 7.089  ; 7.476  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 7.334  ; 7.861  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 7.591  ; 8.136  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 6.873  ; 7.304  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 7.346  ; 7.868  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 7.433  ; 7.964  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 7.710  ; 8.259  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 7.446  ; 7.972  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK_50   ; 10.234 ; 10.857 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK_50   ; 10.234 ; 10.857 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+
; KEY[*]       ; CLOCK_50   ; -2.354 ; -3.183 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[0]      ; CLOCK_50   ; -4.357 ; -5.453 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[1]      ; CLOCK_50   ; -2.354 ; -3.183 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[2]      ; CLOCK_50   ; -2.621 ; -3.486 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  KEY[3]      ; CLOCK_50   ; -2.665 ; -3.552 ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; DRAM_DQ[*]   ; CLOCK_50   ; -2.721 ; -3.500 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -3.512 ; -4.424 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -3.269 ; -4.134 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -2.721 ; -3.500 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -3.347 ; -4.208 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -3.235 ; -4.089 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -3.296 ; -4.165 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -3.230 ; -4.070 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -3.286 ; -4.153 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -3.315 ; -4.161 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -3.386 ; -4.255 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -3.330 ; -4.201 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -3.418 ; -4.308 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -3.205 ; -4.049 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -3.315 ; -4.175 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -3.177 ; -4.027 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -3.290 ; -4.149 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; -3.013 ; -3.841 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; -3.001 ; -3.825 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; -3.156 ; -3.991 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; -2.985 ; -3.794 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; -3.046 ; -3.875 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; -2.745 ; -3.512 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; -3.225 ; -4.093 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; -3.077 ; -3.904 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; -3.104 ; -3.881 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; -3.197 ; -4.058 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; -3.346 ; -4.209 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; -2.968 ; -3.771 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; -3.219 ; -4.078 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; -3.257 ; -4.121 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; -3.404 ; -4.290 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; -3.292 ; -4.159 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK_50   ; -3.411 ; -4.296 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK_50   ; -3.411 ; -4.296 ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; HEX0[*]        ; CLOCK_50   ; 8.232  ; 8.015  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[0]       ; CLOCK_50   ; 6.534  ; 6.495  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[1]       ; CLOCK_50   ; 8.094  ; 7.630  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[2]       ; CLOCK_50   ; 8.232  ; 8.015  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[3]       ; CLOCK_50   ; 5.586  ; 5.540  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[4]       ; CLOCK_50   ; 5.398  ; 5.188  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[5]       ; CLOCK_50   ; 7.472  ; 7.001  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[6]       ; CLOCK_50   ; 5.137  ; 5.215  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; HEX1[*]        ; CLOCK_50   ; 9.848  ; 9.463  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[0]       ; CLOCK_50   ; 5.361  ; 5.244  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[1]       ; CLOCK_50   ; 7.070  ; 6.932  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[2]       ; CLOCK_50   ; 5.982  ; 5.957  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[3]       ; CLOCK_50   ; 7.458  ; 7.264  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[4]       ; CLOCK_50   ; 7.909  ; 7.674  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[5]       ; CLOCK_50   ; 9.848  ; 9.314  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[6]       ; CLOCK_50   ; 9.014  ; 9.463  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; HEX2[*]        ; CLOCK_50   ; 6.166  ; 6.025  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[0]       ; CLOCK_50   ; 5.763  ; 5.588  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[1]       ; CLOCK_50   ; 6.166  ; 6.025  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[2]       ; CLOCK_50   ; 5.878  ; 5.740  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[3]       ; CLOCK_50   ; 5.832  ; 5.697  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[4]       ; CLOCK_50   ; 5.920  ; 5.719  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[5]       ; CLOCK_50   ; 5.645  ; 5.439  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[6]       ; CLOCK_50   ; 5.551  ; 5.704  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; HEX3[*]        ; CLOCK_50   ; 9.145  ; 8.679  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[0]       ; CLOCK_50   ; 5.429  ; 5.218  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[1]       ; CLOCK_50   ; 5.196  ; 4.994  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[2]       ; CLOCK_50   ; 9.145  ; 8.679  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[3]       ; CLOCK_50   ; 7.337  ; 7.190  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[4]       ; CLOCK_50   ; 7.092  ; 6.916  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[5]       ; CLOCK_50   ; 7.003  ; 6.794  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[6]       ; CLOCK_50   ; 6.751  ; 6.889  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 8.133  ; 7.894  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.755  ; 5.741  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 7.013  ; 6.954  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 4.465  ; 4.551  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.488  ; 5.292  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 6.964  ; 6.964  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 4.864  ; 4.936  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 7.701  ; 7.729  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 8.133  ; 7.894  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 6.727  ; 6.628  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 4.932  ; 4.984  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 4.687  ; 4.758  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 7.508  ; 7.475  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 6.953  ; 6.926  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 4.665  ; 4.738  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 6.953  ; 6.926  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 6.168  ; 6.219  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 4.251  ; 4.126  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 7.376  ; 7.258  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 6.052  ; 6.064  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 4.928  ; 4.917  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.482  ; 5.476  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 7.376  ; 7.258  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 6.406  ; 6.369  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 6.992  ; 6.734  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 6.213  ; 6.231  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.055  ; 4.978  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 6.009  ; 5.977  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 4.767  ; 4.731  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 6.374  ; 6.164  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.047  ; 5.020  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 4.824  ; 4.787  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 7.012  ; 6.929  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 6.049  ; 5.910  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.503  ; 5.431  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 5.045  ; 4.959  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 5.441  ; 5.306  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 4.758  ; 4.722  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 6.564  ; 6.298  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 6.864  ; 6.870  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 5.303  ; 5.204  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 5.276  ; 5.210  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 6.171  ; 6.118  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 6.320  ; 6.150  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 6.372  ; 6.124  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 6.402  ; 6.146  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 6.432  ; 6.189  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 4.526  ; 4.458  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 6.673  ; 6.417  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 4.884  ; 4.816  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 7.146  ; 6.870  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 4.862  ; 4.784  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 3.732  ; 3.701  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 3.978  ; 3.973  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK_50   ; 4.862  ; 4.784  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK_50   ; 3.386  ; 3.324  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.660  ; 4.671  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 7.879  ; 7.903  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.580 ;        ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.736 ; Fall       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+
; HEX0[*]        ; CLOCK_50   ; 2.099  ; 2.090  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[0]       ; CLOCK_50   ; 2.712  ; 2.810  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[1]       ; CLOCK_50   ; 3.958  ; 3.794  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[2]       ; CLOCK_50   ; 3.457  ; 3.639  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[3]       ; CLOCK_50   ; 2.205  ; 2.248  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[4]       ; CLOCK_50   ; 2.099  ; 2.124  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[5]       ; CLOCK_50   ; 3.593  ; 3.391  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX0[6]       ; CLOCK_50   ; 2.123  ; 2.090  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; HEX1[*]        ; CLOCK_50   ; 2.174  ; 2.216  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[0]       ; CLOCK_50   ; 2.174  ; 2.216  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[1]       ; CLOCK_50   ; 2.998  ; 3.106  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[2]       ; CLOCK_50   ; 2.501  ; 2.593  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[3]       ; CLOCK_50   ; 3.174  ; 3.302  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[4]       ; CLOCK_50   ; 3.388  ; 3.528  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[5]       ; CLOCK_50   ; 4.801  ; 4.747  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX1[6]       ; CLOCK_50   ; 4.546  ; 4.616  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; HEX2[*]        ; CLOCK_50   ; 2.327  ; 2.338  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[0]       ; CLOCK_50   ; 2.358  ; 2.388  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[1]       ; CLOCK_50   ; 2.583  ; 2.610  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[2]       ; CLOCK_50   ; 2.444  ; 2.454  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[3]       ; CLOCK_50   ; 2.418  ; 2.425  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[4]       ; CLOCK_50   ; 2.409  ; 2.440  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[5]       ; CLOCK_50   ; 2.327  ; 2.339  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX2[6]       ; CLOCK_50   ; 2.352  ; 2.338  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; HEX3[*]        ; CLOCK_50   ; 2.064  ; 2.078  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[0]       ; CLOCK_50   ; 2.144  ; 2.121  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[1]       ; CLOCK_50   ; 2.064  ; 2.078  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[2]       ; CLOCK_50   ; 4.516  ; 4.403  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[3]       ; CLOCK_50   ; 2.973  ; 3.074  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[4]       ; CLOCK_50   ; 2.891  ; 2.998  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[5]       ; CLOCK_50   ; 2.860  ; 2.943  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
;  HEX3[6]       ; CLOCK_50   ; 2.898  ; 2.816  ; Rise       ; pll_27_inst|altpll_component|pll|clk[0]                    ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.796  ; 1.975  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.392  ; 2.586  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.953  ; 3.228  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.796  ; 1.975  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.220  ; 2.351  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.985  ; 3.262  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.010  ; 2.181  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.328  ; 3.695  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.480  ; 3.802  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.874  ; 3.108  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.015  ; 2.193  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.890  ; 2.069  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.260  ; 3.565  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 1.899  ; 2.084  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 1.899  ; 2.084  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 2.944  ; 3.217  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.618  ; 2.855  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 1.660  ; 1.730  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.857  ; 1.931  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.572  ; 2.780  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.073  ; 2.195  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.327  ; 2.487  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.192  ; 3.454  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.728  ; 2.948  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.987  ; 3.161  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.700  ; 2.908  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.112  ; 2.232  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.546  ; 2.735  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.972  ; 2.079  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.710  ; 2.859  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.092  ; 2.213  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.005  ; 2.109  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.047  ; 3.288  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.559  ; 2.748  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.350  ; 2.495  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 2.081  ; 2.195  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 2.248  ; 2.373  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 1.962  ; 2.069  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 2.758  ; 2.900  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 2.988  ; 3.233  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 2.217  ; 2.343  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 2.177  ; 2.310  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 2.601  ; 2.788  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 2.683  ; 2.852  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 2.658  ; 2.803  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 2.684  ; 2.829  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 2.698  ; 2.855  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 1.857  ; 1.931  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 2.801  ; 2.969  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 2.024  ; 2.141  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 3.042  ; 3.236  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 1.227  ; 1.293  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 1.422  ; 1.494  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 1.547  ; 1.636  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK_50   ; 1.962  ; 2.086  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK_50   ; 1.227  ; 1.293  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 1.891  ; 2.027  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.438  ; 3.785  ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.665 ;        ; Rise       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.702 ; Fall       ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; HEX0[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX0[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX0[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX0[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX2[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.152 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.152 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX0[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX0[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.95e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.95e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX0[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX0[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX2[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                     ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; pll_27_inst|altpll_component|pll|clk[0]                    ; pll_27_inst|altpll_component|pll|clk[0]                    ; 2583     ; 0        ; 0        ; 0        ;
; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; pll_27_inst|altpll_component|pll|clk[0]                    ; 28       ; 0        ; 0        ; 0        ;
; pll_27_inst|altpll_component|pll|clk[0]                    ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 302      ; 0        ; 0        ; 0        ;
; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 12073    ; 0        ; 0        ; 0        ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                      ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; pll_27_inst|altpll_component|pll|clk[0]                    ; pll_27_inst|altpll_component|pll|clk[0]                    ; 2583     ; 0        ; 0        ; 0        ;
; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; pll_27_inst|altpll_component|pll|clk[0]                    ; 28       ; 0        ; 0        ; 0        ;
; pll_27_inst|altpll_component|pll|clk[0]                    ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 302      ; 0        ; 0        ; 0        ;
; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 12073    ; 0        ; 0        ; 0        ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                               ;
+-----------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0]                    ; 224      ; 0        ; 0        ; 0        ;
; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 288      ; 0        ; 0        ; 0        ;
+-----------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                ;
+-----------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; pll_27_inst|altpll_component|pll|clk[0] ; pll_27_inst|altpll_component|pll|clk[0]                    ; 224      ; 0        ; 0        ; 0        ;
; pll_27_inst|altpll_component|pll|clk[0] ; u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 288      ; 0        ; 0        ; 0        ;
+-----------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Registers Without Clock Pin     ; 0     ; 0    ;
; Unconstrained Input Ports       ; 36    ; 36   ;
; Unconstrained Input Port Paths  ; 532   ; 532  ;
; Unconstrained Output Ports      ; 83    ; 83   ;
; Unconstrained Output Port Paths ; 231   ; 231  ;
; Unconstrained Reg-to-Reg Paths  ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Full Version
    Info: Processing started: Tue Oct 11 16:12:11 2011
Info: Command: quartus_sta SDRAM_CONTROL -c SDRAM_CONTROL
Info: qsta_default_script.tcl version: #1
Warning: Ignored assignments for entity "DE2_115_TV" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_TV -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_TV -section_id "Root Region" was ignored
    Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_TV -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_TV -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_TV -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_TV -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_TV -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_TV -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_TV -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_TV -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_TV -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_TV -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_TV -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_TV -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_TV -section_id Top was ignored
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Evaluating HDL-embedded SDC commands
    Info: Entity dcfifo_5kp1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a* 
    Info: Entity dcfifo_7ip1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a* 
Critical Warning: Synopsys Design Constraints File file not found: 'SDRAM_CONTROL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info: create_generated_clock -source {pll_27_inst|altpll_component|pll|inclk[0]} -divide_by 50 -multiply_by 27 -duty_cycle 50.00 -name {pll_27_inst|altpll_component|pll|clk[0]} {pll_27_inst|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {u1|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 27 -multiply_by 100 -duty_cycle 50.00 -name {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]} {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {u1|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 27 -multiply_by 100 -phase -110.00 -duty_cycle 50.00 -name {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]} {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -4.839
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.839      -244.955 u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    28.607         0.000 pll_27_inst|altpll_component|pll|clk[0] 
Info: Worst-case hold slack is 0.382
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.382         0.000 pll_27_inst|altpll_component|pll|clk[0] 
    Info:     0.382         0.000 u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case recovery slack is -6.344
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -6.344      -912.909 u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    31.738         0.000 pll_27_inst|altpll_component|pll|clk[0] 
Info: Worst-case removal slack is 4.305
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.305         0.000 pll_27_inst|altpll_component|pll|clk[0] 
    Info:     5.572         0.000 u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is 4.699
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.699         0.000 u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     9.819         0.000 CLOCK_50 
    Info:    18.225         0.000 pll_27_inst|altpll_component|pll|clk[0] 
Info: Report Metastability: Found 56 synchronizer chains.
    Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info: Number of Synchronizer Chains Found: 56
    Info: Shortest Synchronizer Chain: 2 Registers
    Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info: Worst Case Available Settling Time: 14.346 ns
    Info: 
    Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -4.347
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.347      -221.318 u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    29.189         0.000 pll_27_inst|altpll_component|pll|clk[0] 
Info: Worst-case hold slack is 0.333
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.333         0.000 u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.334         0.000 pll_27_inst|altpll_component|pll|clk[0] 
Info: Worst-case recovery slack is -5.644
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -5.644      -812.074 u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    32.299         0.000 pll_27_inst|altpll_component|pll|clk[0] 
Info: Worst-case removal slack is 3.846
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.846         0.000 pll_27_inst|altpll_component|pll|clk[0] 
    Info:     4.967         0.000 u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is 4.701
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.701         0.000 u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     9.799         0.000 CLOCK_50 
    Info:    18.228         0.000 pll_27_inst|altpll_component|pll|clk[0] 
Info: Report Metastability: Found 56 synchronizer chains.
    Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info: Number of Synchronizer Chains Found: 56
    Info: Shortest Synchronizer Chain: 2 Registers
    Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info: Worst Case Available Settling Time: 14.864 ns
    Info: 
    Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -rise_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -fall_to [get_clocks {u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll_27_inst|altpll_component|pll|clk[0]}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -2.207
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.207      -112.806 u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    32.617         0.000 pll_27_inst|altpll_component|pll|clk[0] 
Info: Worst-case hold slack is 0.161
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.161         0.000 pll_27_inst|altpll_component|pll|clk[0] 
    Info:     0.161         0.000 u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case recovery slack is -3.207
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.207      -461.367 u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    34.231         0.000 pll_27_inst|altpll_component|pll|clk[0] 
Info: Worst-case removal slack is 2.193
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.193         0.000 pll_27_inst|altpll_component|pll|clk[0] 
    Info:     2.804         0.000 u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is 4.760
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.760         0.000 u1|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     9.400         0.000 CLOCK_50 
    Info:    18.272         0.000 pll_27_inst|altpll_component|pll|clk[0] 
Info: Report Metastability: Found 56 synchronizer chains.
    Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info: Number of Synchronizer Chains Found: 56
    Info: Shortest Synchronizer Chain: 2 Registers
    Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info: Worst Case Available Settling Time: 17.205 ns
    Info: 
    Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 284 megabytes
    Info: Processing ended: Tue Oct 11 16:12:19 2011
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


