
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001293                       # Number of seconds simulated
sim_ticks                                  1292860000                       # Number of ticks simulated
final_tick                                 1292860000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  88398                       # Simulator instruction rate (inst/s)
host_op_rate                                   167750                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              110409863                       # Simulator tick rate (ticks/s)
host_mem_usage                                 708116                       # Number of bytes of host memory used
host_seconds                                    11.71                       # Real time elapsed on the host
sim_insts                                     1035109                       # Number of instructions simulated
sim_ops                                       1964291                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1292860000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          114688                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           35456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              150144                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       114688                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         114688                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1792                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              554                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2346                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           88708754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           27424470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              116133224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      88708754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          88708754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          88708754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          27424470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             116133224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1792.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       554.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4809                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2346                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2346                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  150144                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   150144                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 66                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                233                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                259                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                272                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                187                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                165                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                120                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                160                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                149                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                111                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               136                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                93                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               160                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               149                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                21                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                65                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     1292767000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2346                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1688                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      547                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       92                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       15                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          559                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     263.785331                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    163.160475                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    280.592634                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           227     40.61%     40.61% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          138     24.69%     65.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           57     10.20%     75.49% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           34      6.08%     81.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           27      4.83%     86.40% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           22      3.94%     90.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           11      1.97%     92.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           11      1.97%     94.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           32      5.72%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           559                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       114688                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        35456                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 88708754.234797269106                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 27424469.780177280307                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1792                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          554                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     65562250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     36149000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     36586.08                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     65250.90                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      57723750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                101711250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    11730000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      24605.18                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 43355.18                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        116.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     116.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.91                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.91                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.07                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1776                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.70                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      551051.58                       # Average gap between requests
system.mem_ctrl.pageHitRate                     75.70                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2384760                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1244760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 10438680                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          32575920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              23292480                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1688640                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        120376020                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         39692640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         214330500                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               446024400                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             344.990486                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            1237129000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       3018500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       13780000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     870033000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    103364500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       38651750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    264012250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1685040                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    876645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6311760                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          70683600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              24096180                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               5026080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        223733550                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        136109280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         110416260                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               578938395                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             447.796664                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            1226904000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      10289000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       29900000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     381838000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    354448750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       25717250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    490667000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1292860000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  381790                       # Number of BP lookups
system.cpu.branchPred.condPredicted            381790                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             56907                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               200764                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  148911                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              25285                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          200764                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              73852                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           126912                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        27372                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1292860000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      394250                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      301931                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2058                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           376                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1292860000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1292860000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      345755                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           301                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1292860000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2585721                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             194338                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1924106                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      381790                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             222763                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2248371                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  114986                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  148                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1694                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           59                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    345574                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2152                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2502127                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.532542                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.798124                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   485489     19.40%     19.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   198662      7.94%     27.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1817976     72.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2502127                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.147653                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.744127                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   349452                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                243879                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1733484                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                117819                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  57493                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3404320                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                199988                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  57493                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   567715                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   54367                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1563                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1629351                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                191638                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3198986                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                100625                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    44                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  74228                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  66689                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              615                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             2902669                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               7590391                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5599233                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4446                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1750547                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1152122                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 31                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             28                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    169562                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               557583                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              359053                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             45777                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            15917                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2996067                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 774                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2324487                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            120272                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1032549                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1802861                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            758                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2502127                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.929004                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.765648                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              828520     33.11%     33.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1022727     40.87%     73.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              650880     26.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2502127                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  711340     79.18%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    228      0.03%     79.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.00%     79.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    21      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 134171     14.93%     94.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 52651      5.86%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             10631      0.46%      0.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1575297     67.77%     68.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1555      0.07%     68.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    57      0.00%     68.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     68.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     68.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  840      0.04%     68.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  292      0.01%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 286      0.01%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               425933     18.32%     86.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              307822     13.24%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1160      0.05%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            596      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2324487                       # Type of FU issued
system.cpu.iq.rate                           0.898971                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      898430                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.386507                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            8162954                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4024525                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2182240                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                6849                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               5400                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2822                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                3208818                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    3468                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           144443                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       218320                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          617                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          550                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        68813                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          101                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  57493                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   31817                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3342                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2996841                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             57236                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                557583                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               359053                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                282                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     87                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3194                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            550                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          26290                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        34013                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                60303                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2203317                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                393974                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            121170                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       695841                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   194597                       # Number of branches executed
system.cpu.iew.exec_stores                     301867                       # Number of stores executed
system.cpu.iew.exec_rate                     0.852109                       # Inst execution rate
system.cpu.iew.wb_sent                        2189900                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2185062                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1503504                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2683077                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.845049                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.560366                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          930783                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             57042                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2416023                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.813027                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.883746                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1211561     50.15%     50.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       444633     18.40%     68.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       759829     31.45%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2416023                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1035109                       # Number of instructions committed
system.cpu.commit.committedOps                1964291                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         629503                       # Number of memory references committed
system.cpu.commit.loads                        339263                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     187086                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2460                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1947020                       # Number of committed integer instructions.
system.cpu.commit.function_calls                70179                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         5141      0.26%      0.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1326762     67.54%     67.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1481      0.08%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             764      0.04%     67.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     67.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             284      0.01%     67.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            282      0.01%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          338635     17.24%     85.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         289764     14.75%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          628      0.03%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          476      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1964291                       # Class of committed instruction
system.cpu.commit.bw_lim_events                759829                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4551268                       # The number of ROB reads
system.cpu.rob.rob_writes                     5876359                       # The number of ROB writes
system.cpu.timesIdled                             939                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           83594                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1035109                       # Number of Instructions Simulated
system.cpu.committedOps                       1964291                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.498018                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.498018                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.400317                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.400317                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3866482                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1658393                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3433                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1984                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    326491                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   306135                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1033041                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1292860000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           126.987713                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              537728                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               768                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            700.166667                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   126.987713                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992092                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992092                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4304336                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4304336                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1292860000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       247036                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          247036                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       289924                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         289924                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       536960                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           536960                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       536960                       # number of overall hits
system.cpu.dcache.overall_hits::total          536960                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          629                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           629                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          357                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          357                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          986                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            986                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          986                       # number of overall misses
system.cpu.dcache.overall_misses::total           986                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     35749000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     35749000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     45137000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     45137000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     80886000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     80886000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     80886000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     80886000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       247665                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       247665                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       290281                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       290281                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       537946                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       537946                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       537946                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       537946                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002540                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002540                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001230                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001230                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001833                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001833                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001833                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001833                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56834.658188                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56834.658188                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 126434.173669                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 126434.173669                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82034.482759                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82034.482759                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82034.482759                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82034.482759                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          418                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    69.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          449                       # number of writebacks
system.cpu.dcache.writebacks::total               449                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          218                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          218                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          218                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          218                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          218                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          218                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          411                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          411                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          357                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          357                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          768                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          768                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          768                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          768                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21422500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21422500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     44780000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     44780000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     66202500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     66202500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     66202500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     66202500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001659                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001659                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001230                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001230                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001428                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001428                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001428                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001428                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52122.871046                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52122.871046                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 125434.173669                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 125434.173669                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 86201.171875                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86201.171875                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 86201.171875                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86201.171875                       # average overall mshr miss latency
system.cpu.dcache.replacements                    640                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1292860000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           501.190415                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              344976                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4042                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             85.347848                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   501.190415                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.978888                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.978888                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          198                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2768634                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2768634                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1292860000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       340934                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          340934                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       340934                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           340934                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       340934                       # number of overall hits
system.cpu.icache.overall_hits::total          340934                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4640                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4640                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         4640                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4640                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4640                       # number of overall misses
system.cpu.icache.overall_misses::total          4640                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    218857000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    218857000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    218857000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    218857000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    218857000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    218857000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       345574                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       345574                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       345574                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       345574                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       345574                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       345574                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013427                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013427                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013427                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013427                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013427                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013427                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47167.456897                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47167.456897                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47167.456897                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47167.456897                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47167.456897                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47167.456897                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          800                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    88.888889                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          597                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          597                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          597                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          597                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          597                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          597                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4043                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4043                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         4043                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4043                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4043                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4043                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    180588000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    180588000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    180588000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    180588000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    180588000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    180588000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011699                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011699                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011699                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011699                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011699                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011699                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 44666.831561                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44666.831561                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 44666.831561                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44666.831561                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 44666.831561                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44666.831561                       # average overall mshr miss latency
system.cpu.icache.replacements                   3530                       # number of replacements
system.l2bus.snoop_filter.tot_requests           8981                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         4172                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1292860000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                4453                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           449                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              3725                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                357                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               357                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           4454                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        11615                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2176                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   13791                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       258688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        77888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   336576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 4                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               4815                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.004777                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.068956                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     4792     99.52%     99.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                       23      0.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 4815                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              5388500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            10106497                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.8                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             1920998                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1292860000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1972.437067                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   5259                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2346                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.241688                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1489.103088                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   483.333979                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.363551                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.118001                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.481552                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2342                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2061                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.571777                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                44426                       # Number of tag accesses
system.l2cache.tags.data_accesses               44426                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1292860000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks          449                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          449                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           17                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               17                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst         2250                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          197                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         2447                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst            2250                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             214                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                2464                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           2250                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            214                       # number of overall hits
system.l2cache.overall_hits::total               2464                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          340                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            340                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1793                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          214                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2007                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1793                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           554                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2347                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1793                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          554                       # number of overall misses
system.l2cache.overall_misses::total             2347                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     44055000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     44055000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    151963000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     18798500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    170761500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    151963000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     62853500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    214816500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    151963000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     62853500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    214816500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks          449                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          449                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          357                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          357                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         4043                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          411                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         4454                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         4043                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          768                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            4811                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         4043                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          768                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           4811                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.952381                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.952381                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.443483                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.520681                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.450606                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.443483                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.721354                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.487840                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.443483                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.721354                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.487840                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 129573.529412                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 129573.529412                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 84753.485778                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 87843.457944                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 85082.959641                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 84753.485778                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 113453.971119                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 91528.121006                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 84753.485778                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 113453.971119                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 91528.121006                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          340                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          340                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1793                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          214                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2007                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1793                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          554                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2347                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1793                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          554                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2347                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     43375000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     43375000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    148379000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     18370500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    166749500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    148379000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     61745500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    210124500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    148379000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     61745500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    210124500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.952381                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.952381                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.443483                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.520681                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.450606                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.443483                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.721354                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.487840                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.443483                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.721354                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.487840                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 127573.529412                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 127573.529412                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 82754.601227                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85843.457944                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 83083.956153                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 82754.601227                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 111453.971119                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 89528.973157                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 82754.601227                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 111453.971119                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 89528.973157                       # average overall mshr miss latency
system.l2cache.replacements                         4                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2350                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            4                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   1292860000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                2006                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                 4                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                340                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               340                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           2006                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         4696                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       150144                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2346                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2346    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2346                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1175000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             5865000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   1292860000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1972.632093                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2346                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2346                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1489.292824                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   483.339269                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.045450                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.014750                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.060200                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2346                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         2065                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.071594                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                39882                       # Number of tag accesses
system.l3cache.tags.data_accesses               39882                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   1292860000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          340                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            340                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1792                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          214                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         2006                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1792                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           554                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2346                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1792                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          554                       # number of overall misses
system.l3cache.overall_misses::total             2346                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     40315000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     40315000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    132251000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     16444500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    148695500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    132251000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     56759500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    189010500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    132251000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     56759500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    189010500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          340                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          340                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1792                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          214                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         2006                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1792                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          554                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2346                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1792                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          554                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2346                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 118573.529412                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 118573.529412                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 73800.781250                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 76843.457944                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 74125.373878                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 73800.781250                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 102453.971119                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 80567.135550                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 73800.781250                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 102453.971119                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 80567.135550                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          340                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          340                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1792                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          214                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         2006                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1792                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          554                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2346                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1792                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          554                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2346                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     39635000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     39635000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    128667000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16016500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    144683500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    128667000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     55651500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    184318500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    128667000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     55651500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    184318500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 116573.529412                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 116573.529412                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 71800.781250                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74843.457944                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 72125.373878                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 71800.781250                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 100453.971119                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 78567.135550                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 71800.781250                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 100453.971119                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 78567.135550                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2346                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1292860000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2006                       # Transaction distribution
system.membus.trans_dist::ReadExReq               340                       # Transaction distribution
system.membus.trans_dist::ReadExResp              340                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2006                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       150144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       150144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  150144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2346                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2346    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2346                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1173000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6362250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
