// Seed: 1731768676
module module_0 (
    input tri0 id_0,
    input wand id_1
    , id_11, id_12 = 1,
    input supply1 id_2,
    input wor id_3,
    input supply1 id_4,
    input tri id_5,
    input tri0 id_6,
    output wand id_7,
    output wire id_8,
    input wor id_9
);
  tri0 id_13;
  wire id_14;
  assign id_11 = 1 ^ id_6;
  wire id_15;
  assign id_12 = id_13;
  wire  id_16;
  uwire id_17 = 1;
  tri id_18, id_19, id_20 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    output supply1 id_3,
    inout tri id_4
    , id_7,
    output wor id_5
);
  wire id_8;
  module_0(
      id_2, id_2, id_4, id_1, id_4, id_4, id_1, id_5, id_3, id_1
  );
endmodule
