Model {
  Name			  "gmsk"
  Version		  7.9
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.303"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  UserBdParams		  "synDspstartup"
  synDspstartup		  "OK"
  Created		  "Wed Oct 17 14:53:36 2012"
  Creator		  "sszilvasi"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "sszilvasi"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Dec 11 16:42:56 2012"
  RTWModifiedTimeStamp	  277141882
  ModelVersionFormat	  "1.%<AutoIncrement:303>"
  ConfigurationManager	  "None"
  SampleTimeColors	  on
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "disabled"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  Object {
    $PropName		    "DataLoggingOverride"
    $ObjectID		    1
    $ClassName		    "Simulink.SimulationData.ModelLoggingInfo"
    model_		    "gmsk"
    overrideMode_	    [0.0]
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      "gmsk"
      PropName		      "logAsSpecifiedByModels_"
    }
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      []
      PropName		      "logAsSpecifiedByModelsSSIDs_"
    }
  }
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      2
      Version		      "1.12.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  3
	  Version		  "1.12.0"
	  StartTime		  "0.0"
	  StopTime		  "1e3"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "SingleTasking"
	  EnableConcurrentExecution off
	  ConcurrentTasks	  off
	  Solver		  "FixedStepDiscrete"
	  SolverName		  "FixedStepDiscrete"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  4
	  Version		  "1.12.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "ModelDataLogs"
	  SaveOutput		  off
	  SaveState		  off
	  SignalLogging		  off
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  off
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  5
	  Version		  "1.12.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  on
	  UseIntDivNetSlope	  off
	  UseFloatMulNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  ParallelExecutionInRapidAccelerator on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  6
	  Version		  "1.12.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "error"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "none"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Enable All"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "warning"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnconditionalTransitionShadowingDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  7
	  Version		  "1.12.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  8
	  Version		  "1.12.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  9
	  Version		  "1.12.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  10
	  Version		  "1.12.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    9
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "GenerateWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    Cell		    "GenerateCodeReplacementReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      11
	      Version		      "1.12.0"
	      Array {
		Type			"Cell"
		Dimension		21
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      12
	      Version		      "1.12.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      CodeReplacementLibrary  "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      CodeExecutionProfiling  off
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns on
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      GRTInterface	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Optimization"
      ConfigPrmDlgPosition     [ 512, 195, 1408, 863 ] 
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    2
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      ComplexToMagnitudeAngle
      Output		      "Magnitude and angle"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      ComplexToRealImag
      Output		      "Real and imag"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Display
      Format		      "short"
      Decimation	      "10"
      Floating		      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Math
      Operator		      "exp"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      IntermediateResultsDataTypeStr "Inherit: Inherit via internal rule"
      AlgorithmType	      "Newton-Raphson"
      Iterations	      "3"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      RateTransition
      Integrity		      on
      Deterministic	      on
      X0		      "0"
      OutPortSampleTimeOpt    "Specify"
      OutPortSampleTimeMultiple	"1"
      OutPortSampleTime	      "-1"
    }
    Block {
      BlockType		      RealImagToComplex
      Input		      "Real and imag"
      ConstantPart	      "0"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      DataFormat	      "Array"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SignalViewerScope
      Floating		      off
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      DataFormat	      "Array"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "0"
      Disabled		      off
      ScrollMode	      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      SFBlockType	      "NONE"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      UnitDelay
      X0		      "0"
      InputProcessing	      "Inherited"
      SampleTime	      "1"
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
      HasFrameUpgradeWarning  on
    }
  }
  System {
    Name		    "gmsk"
    Location		    [15, 99, 1863, 1053]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "292"
    Block {
      BlockType		      Reference
      Name		      "AWGN\nChannel\n(Detailed)"
      SID		      "48"
      Ports		      [1, 1]
      Position		      [515, 270, 555, 310]
      LibraryVersion	      "1.465"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "commchan3/AWGN\nChannel"
      SourceType	      "AWGN Channel"
      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
      seed		      "67"
      noiseMode		      "Signal to noise ratio  (Eb/No)"
      EbNodB		      "EbN0"
      EsNodB		      "10"
      SNRdB		      "10"
      bitsPerSym	      "1"
      Ps		      "1"
      Tsym		      "1"
      variance		      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "AWGN\nChannel\n(Reference)"
      SID		      "97"
      Ports		      [1, 1]
      Position		      [515, 55, 555, 95]
      LibraryVersion	      "1.465"
      UserDataPersistent      on
      UserData		      "DataTag1"
      SourceBlock	      "commchan3/AWGN\nChannel"
      SourceType	      "AWGN Channel"
      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
      seed		      "67"
      noiseMode		      "Signal to noise ratio  (Eb/No)"
      EbNodB		      "EbN0"
      EsNodB		      "10"
      SNRdB		      "10"
      bitsPerSym	      "1"
      Ps		      "1"
      Tsym		      "1"
      variance		      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "AWGN\nChannel 2"
      SID		      "69"
      Ports		      [1, 1]
      Position		      [515, 475, 555, 515]
      LibraryVersion	      "1.465"
      UserDataPersistent      on
      UserData		      "DataTag2"
      SourceBlock	      "commchan3/AWGN\nChannel"
      SourceType	      "AWGN Channel"
      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
      seed		      "67"
      noiseMode		      "Signal to noise ratio  (Eb/No)"
      EbNodB		      "EbN0"
      EsNodB		      "10"
      SNRdB		      "10"
      bitsPerSym	      "1"
      Ps		      "1"
      Tsym		      "1"
      variance		      "1"
    }
    Block {
      BlockType		      SubSystem
      Name		      "BER Calculation\n(Det2)"
      SID		      "217"
      Ports		      [0, 1]
      Position		      [1210, 217, 1260, 243]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"BER Calculation\n(Det2)"
	Location		[1203, 343, 1609, 578]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Display
	  Name			  "Delay"
	  SID			  "218"
	  Ports			  [1]
	  Position		  [270, 30, 360, 70]
	  ZOrder		  -1
	  Decimation		  "1"
	  Lockdown		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Error Rate\nCalculation"
	  SID			  "219"
	  Ports			  [2, 1]
	  Position		  [135, 107, 210, 158]
	  LibraryVersion	  "1.316"
	  SourceBlock		  "commsink2/Error Rate\nCalculation"
	  SourceType		  "Error Rate Calculation"
	  N			  "21"
	  st_delay		  "0"
	  cp_mode		  "Entire frame"
	  subframe		  "[]"
	  PMode			  "Port"
	  WsName		  "ErrorVec"
	  RsMode2		  off
	  stop			  off
	  numErr		  "100"
	  maxBits		  "1e6"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Find Delay"
	  SID			  "220"
	  Ports			  [2, 1]
	  Position		  [135, 28, 215, 72]
	  LibraryVersion	  "1.270"
	  SourceBlock		  "commutil2/Find Delay"
	  SourceType		  "Find Delay"
	  corrLength		  "200"
	  chgSigOP		  off
	  stopUpdate		  off
	  numConstDelay		  "3"
	}
	Block {
	  BlockType		  From
	  Name			  "From"
	  SID			  "221"
	  Position		  [25, 30, 80, 50]
	  ZOrder		  -9
	  GotoTag		  "TxBit"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  SID			  "222"
	  Position		  [15, 134, 80, 156]
	  ZOrder		  -9
	  GotoTag		  "RxBitDet2"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Outport
	  Name			  "BER"
	  SID			  "223"
	  Position		  [235, 128, 265, 142]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "From"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "Error Rate\nCalculation"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Find Delay"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Error Rate\nCalculation"
	  SrcPort		  1
	  DstBlock		  "BER"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, -85]
	    DstBlock		    "Find Delay"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Error Rate\nCalculation"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Find Delay"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "BER Calculation\n(Detailed)"
      SID		      "121"
      Ports		      [0, 1]
      Position		      [1475, 92, 1525, 118]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"BER Calculation\n(Detailed)"
	Location		[1203, 343, 1609, 578]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Display
	  Name			  "Delay (Reference)"
	  SID			  "122"
	  Ports			  [1]
	  Position		  [270, 30, 360, 70]
	  ZOrder		  -1
	  Decimation		  "1"
	  Lockdown		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Error Rate\nCalculation"
	  SID			  "123"
	  Ports			  [2, 1]
	  Position		  [135, 107, 210, 158]
	  LibraryVersion	  "1.316"
	  SourceBlock		  "commsink2/Error Rate\nCalculation"
	  SourceType		  "Error Rate Calculation"
	  N			  "16"
	  st_delay		  "0"
	  cp_mode		  "Entire frame"
	  subframe		  "[]"
	  PMode			  "Port"
	  WsName		  "ErrorVec"
	  RsMode2		  off
	  stop			  off
	  numErr		  "100"
	  maxBits		  "1e6"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Find Delay"
	  SID			  "124"
	  Ports			  [2, 1]
	  Position		  [135, 28, 215, 72]
	  LibraryVersion	  "1.270"
	  SourceBlock		  "commutil2/Find Delay"
	  SourceType		  "Find Delay"
	  corrLength		  "200"
	  chgSigOP		  off
	  stopUpdate		  off
	  numConstDelay		  "3"
	}
	Block {
	  BlockType		  From
	  Name			  "From"
	  SID			  "125"
	  Position		  [25, 30, 80, 50]
	  ZOrder		  -9
	  GotoTag		  "TxBit"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  SID			  "126"
	  Position		  [25, 135, 80, 155]
	  ZOrder		  -9
	  GotoTag		  "RxBitDet1"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Outport
	  Name			  "BER"
	  SID			  "127"
	  Position		  [235, 128, 265, 142]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "From"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "Error Rate\nCalculation"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Find Delay"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Error Rate\nCalculation"
	  SrcPort		  1
	  DstBlock		  "BER"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, -85]
	    DstBlock		    "Find Delay"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Error Rate\nCalculation"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Find Delay"
	  SrcPort		  1
	  DstBlock		  "Delay (Reference)"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "BER Calculation\n(HDL Ref)"
      SID		      "205"
      Ports		      [0, 1]
      Position		      [1475, 207, 1525, 233]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"BER Calculation\n(HDL Ref)"
	Location		[1203, 343, 1609, 578]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Display
	  Name			  "Delay"
	  SID			  "206"
	  Ports			  [1]
	  Position		  [270, 30, 360, 70]
	  ZOrder		  -1
	  Decimation		  "1"
	  Lockdown		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Error Rate\nCalculation"
	  SID			  "207"
	  Ports			  [2, 1]
	  Position		  [135, 107, 210, 158]
	  LibraryVersion	  "1.316"
	  SourceBlock		  "commsink2/Error Rate\nCalculation"
	  SourceType		  "Error Rate Calculation"
	  N			  "19"
	  st_delay		  "0"
	  cp_mode		  "Entire frame"
	  subframe		  "[]"
	  PMode			  "Port"
	  WsName		  "ErrorVec"
	  RsMode2		  off
	  stop			  off
	  numErr		  "100"
	  maxBits		  "1e6"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Find Delay"
	  SID			  "208"
	  Ports			  [2, 1]
	  Position		  [135, 28, 215, 72]
	  LibraryVersion	  "1.270"
	  SourceBlock		  "commutil2/Find Delay"
	  SourceType		  "Find Delay"
	  corrLength		  "200"
	  chgSigOP		  off
	  stopUpdate		  off
	  numConstDelay		  "3"
	}
	Block {
	  BlockType		  From
	  Name			  "From"
	  SID			  "209"
	  Position		  [25, 30, 80, 50]
	  ZOrder		  -9
	  GotoTag		  "TxBit"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  SID			  "210"
	  Position		  [15, 134, 80, 156]
	  ZOrder		  -9
	  GotoTag		  "RxBitHdlRef"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Outport
	  Name			  "BER"
	  SID			  "211"
	  Position		  [235, 128, 265, 142]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Find Delay"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    DstBlock		    "Error Rate\nCalculation"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -85]
	    DstBlock		    "Find Delay"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Error Rate\nCalculation"
	  SrcPort		  1
	  DstBlock		  "BER"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Find Delay"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "Error Rate\nCalculation"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "BER Calculation\n(HDL)"
      SID		      "285"
      Ports		      [0, 1]
      Position		      [930, 807, 980, 833]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"BER Calculation\n(HDL)"
	Location		[1203, 343, 1609, 578]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Display
	  Name			  "Delay"
	  SID			  "286"
	  Ports			  [1]
	  Position		  [270, 30, 360, 70]
	  ZOrder		  -1
	  Decimation		  "1"
	  Lockdown		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Error Rate\nCalculation"
	  SID			  "287"
	  Ports			  [2, 1]
	  Position		  [135, 107, 210, 158]
	  LibraryVersion	  "1.316"
	  SourceBlock		  "commsink2/Error Rate\nCalculation"
	  SourceType		  "Error Rate Calculation"
	  N			  "28"
	  st_delay		  "0"
	  cp_mode		  "Entire frame"
	  subframe		  "[]"
	  PMode			  "Port"
	  WsName		  "ErrorVec"
	  RsMode2		  off
	  stop			  off
	  numErr		  "100"
	  maxBits		  "1e6"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Find Delay"
	  SID			  "288"
	  Ports			  [2, 1]
	  Position		  [135, 28, 215, 72]
	  LibraryVersion	  "1.270"
	  SourceBlock		  "commutil2/Find Delay"
	  SourceType		  "Find Delay"
	  corrLength		  "200"
	  chgSigOP		  off
	  stopUpdate		  off
	  numConstDelay		  "3"
	}
	Block {
	  BlockType		  From
	  Name			  "From"
	  SID			  "289"
	  Position		  [25, 30, 80, 50]
	  ZOrder		  -9
	  GotoTag		  "TxBit"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  SID			  "290"
	  Position		  [15, 134, 80, 156]
	  ZOrder		  -9
	  GotoTag		  "RxBitHdl"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Outport
	  Name			  "BER"
	  SID			  "291"
	  Position		  [235, 128, 265, 142]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "From"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "Error Rate\nCalculation"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Find Delay"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Error Rate\nCalculation"
	  SrcPort		  1
	  DstBlock		  "BER"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, -85]
	    DstBlock		    "Find Delay"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Error Rate\nCalculation"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Find Delay"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "BER Calculation\n(Reference)"
      SID		      "113"
      Ports		      [0, 1]
      Position		      [1210, 92, 1260, 118]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"BER Calculation\n(Reference)"
	Location		[1172, 87, 1557, 269]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Display
	  Name			  "Delay (Reference)"
	  SID			  "102"
	  Ports			  [1]
	  Position		  [270, 30, 360, 70]
	  ZOrder		  -1
	  Decimation		  "1"
	  Lockdown		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Error Rate\nCalculation"
	  SID			  "99"
	  Ports			  [2, 1]
	  Position		  [135, 107, 210, 158]
	  LibraryVersion	  "1.316"
	  SourceBlock		  "commsink2/Error Rate\nCalculation"
	  SourceType		  "Error Rate Calculation"
	  N			  "16"
	  st_delay		  "0"
	  cp_mode		  "Entire frame"
	  subframe		  "[]"
	  PMode			  "Port"
	  WsName		  "ErrorVec"
	  RsMode2		  off
	  stop			  off
	  numErr		  "100"
	  maxBits		  "1e6"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Find Delay"
	  SID			  "101"
	  Ports			  [2, 1]
	  Position		  [135, 28, 215, 72]
	  LibraryVersion	  "1.270"
	  SourceBlock		  "commutil2/Find Delay"
	  SourceType		  "Find Delay"
	  corrLength		  "200"
	  chgSigOP		  off
	  stopUpdate		  off
	  numConstDelay		  "3"
	}
	Block {
	  BlockType		  From
	  Name			  "From"
	  SID			  "110"
	  Position		  [25, 30, 80, 50]
	  ZOrder		  -9
	  GotoTag		  "TxBit"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  SID			  "112"
	  Position		  [25, 135, 80, 155]
	  ZOrder		  -9
	  GotoTag		  "RxBitRef"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Outport
	  Name			  "BER"
	  SID			  "114"
	  Position		  [235, 128, 265, 142]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Find Delay"
	  SrcPort		  1
	  DstBlock		  "Delay (Reference)"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    DstBlock		    "Error Rate\nCalculation"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -85]
	    DstBlock		    "Find Delay"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Error Rate\nCalculation"
	  SrcPort		  1
	  DstBlock		  "BER"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Find Delay"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "Error Rate\nCalculation"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      Display
      Name		      "BER Display\n(Detailed)"
      SID		      "128"
      Ports		      [1]
      Position		      [1580, 68, 1670, 142]
      ZOrder		      -1
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Display
      Name		      "BER Display\n(HDL Ref)"
      SID		      "212"
      Ports		      [1]
      Position		      [1580, 183, 1670, 257]
      ZOrder		      -1
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Display
      Name		      "BER Display\n(HDL)"
      SID		      "292"
      Ports		      [1]
      Position		      [1035, 783, 1125, 857]
      ZOrder		      -1
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Display
      Name		      "BER Display\n(Reference)"
      SID		      "100"
      Ports		      [1]
      Position		      [1315, 68, 1405, 142]
      ZOrder		      -1
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Display
      Name		      "BER Display\n(Timing recovery)"
      SID		      "224"
      Ports		      [1]
      Position		      [1315, 193, 1405, 267]
      ZOrder		      -1
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Bernoulli Binary\nGenerator"
      SID		      "139"
      Ports		      [0, 1]
      Position		      [45, 268, 125, 312]
      LibraryVersion	      "1.111"
      FontName		      "Arial"
      SourceBlock	      "commrandsrc2/Bernoulli Binary\nGenerator"
      SourceType	      "Bernoulli Binary Generator"
      P			      "0.5"
      seed		      "61"
      Ts		      "1"
      frameBased	      off
      sampPerFrame	      "1"
      orient		      off
      outDataType	      "double"
    }
    Block {
      BlockType		      Scope
      Name		      "Bit Output of the various channels\ndemodulated with reference GMSK blocks"
      SID		      "160"
      Ports		      [3]
      Position		      [1055, 109, 1100, 161]
      ZOrder		      -16
      Floating		      off
      Location		      [1921, 48, 3521, 1199]
      Open		      off
      NumInputPorts	      "3"
      ZoomMode		      "yonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
      }
      List {
	ListType		ScopeGraphics
	FigureColor		"[0.501960784313725 0.501960784313725 0.501960784313725]"
	AxesColor		"[0 0 0]"
	AxesTickColor		"[1 1 1]"
	LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	LineStyles		"-|-|-|-|-|-"
	LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
	MarkerStyles		"none|none|none|none|none|none"
      }
      ShowLegends	      off
      YMin		      "-5~-5~-5"
      YMax		      "5~5~5"
      SaveName		      "ScopeData5"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Compare\nTo Zero"
      SID		      "166"
      Ports		      [1, 1]
      Position		      [1340, 345, 1370, 375]
      ZOrder		      -6
      LibraryVersion	      "1.260"
      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
      SourceType	      "Compare To Zero"
      relop		      ">="
      OutDataTypeStr	      "boolean"
      ZeroCross		      on
    }
    Block {
      BlockType		      ComplexToMagnitudeAngle
      Name		      "Complex to\nMagnitude-Angle"
      SID		      "144"
      Ports		      [1, 1]
      Position		      [1510, 430, 1540, 460]
      ZOrder		      -6
      Output		      "Angle"
    }
    Block {
      BlockType		      ComplexToMagnitudeAngle
      Name		      "Complex to\nMagnitude-Angle1"
      SID		      "146"
      Ports		      [1, 1]
      Position		      [1510, 490, 1540, 520]
      ZOrder		      -6
      Output		      "Angle"
    }
    Block {
      BlockType		      ComplexToMagnitudeAngle
      Name		      "Complex to\nMagnitude-Angle2"
      SID		      "170"
      Ports		      [1, 1]
      Position		      [1510, 555, 1540, 585]
      ZOrder		      -6
      Output		      "Angle"
    }
    Block {
      BlockType		      ComplexToMagnitudeAngle
      Name		      "Complex to\nMagnitude-Angle3"
      SID		      "183"
      Ports		      [1, 1]
      Position		      [1510, 630, 1540, 660]
      ZOrder		      -6
      Output		      "Angle"
    }
    Block {
      BlockType		      ComplexToMagnitudeAngle
      Name		      "Complex to\nMagnitude-Angle4"
      SID		      "184"
      Ports		      [1, 1]
      Position		      [1510, 690, 1540, 720]
      ZOrder		      -6
      Output		      "Angle"
    }
    Block {
      BlockType		      ComplexToMagnitudeAngle
      Name		      "Complex to\nMagnitude-Angle5"
      SID		      "185"
      Ports		      [1, 1]
      Position		      [1510, 755, 1540, 785]
      ZOrder		      -6
      Output		      "Angle"
    }
    Block {
      BlockType		      ComplexToRealImag
      Name		      "Complex to\nReal-Imag1"
      SID		      "51"
      Ports		      [1, 1]
      Position		      [1270, 345, 1300, 375]
      ZOrder		      -7
      Output		      "Imag"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant1"
      SID		      "149"
      Position		      [55, 345, 85, 375]
      ZOrder		      -4
      Value		      "0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Diffentially Coherent Detector\nw/o Receive Filter and Timing Recovery"
      SID		      "248"
      Ports		      [1, 1]
      Position		      [635, 656, 720, 704]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Diffentially Coherent Detector\nw/o Receive Filter and Timing Recovery"
	Location		[342, 197, 1399, 880]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "RXS"
	  SID			  "249"
	  Position		  [25, 128, 55, 142]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Add"
	  SID			  "250"
	  Ports			  [2, 1]
	  Position		  [440, 110, 480, 150]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Math Functions/Add"
	  SourceType		  "Synphony Model Compiler Add"
	  syn_add_opr		  "+-"
	  syn_out_f		  "Full Precision"
	  syn_out_wl		  "2"
	  syn_out_fl		  "0"
	  syn_out_dt		  "signed"
	  syn_out_sat		  off
	  syn_out_rnd		  "Floor (Truncate)"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "96"
	  syn_sum_of_rows	  off
	  Port {
	    PortNumber		    1
	    Name		    "Im{q[k]i[k-D]-i[k]q[k-D]}"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "Complex to\nReal-Imag"
	  SID			  "253"
	  Ports			  [1, 2]
	  Position		  [90, 118, 120, 147]
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  SID			  "254"
	  Ports			  [1, 1]
	  Position		  [280, 30, 320, 70]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Memories/Delay"
	  SourceType		  "Synphony Model Compiler Delay"
	  syn_delay_val		  "N"
	  synBlockType		  "primitive"
	  synLatency		  "8"
	  synBlockId		  "104"
	  Port {
	    PortNumber		    1
	    Name		    "i[k-D]"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  SID			  "255"
	  Ports			  [1, 1]
	  Position		  [280, 200, 320, 240]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Memories/Delay"
	  SourceType		  "Synphony Model Compiler Delay"
	  syn_delay_val		  "N"
	  synBlockType		  "primitive"
	  synLatency		  "8"
	  synBlockId		  "104"
	  Port {
	    PortNumber		    1
	    Name		    "q[k-D]"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  From
	  Name			  "From6"
	  SID			  "257"
	  Position		  [645, 99, 730, 121]
	  ZOrder		  -9
	  GotoTag		  "TxBitBipolar"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult"
	  SID			  "260"
	  Ports			  [2, 1]
	  Position		  [370, 70, 410, 110]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Math Functions/Mult"
	  SourceType		  "Synphony Model Compiler Mult"
	  syn_out_f		  "Full Precision"
	  syn_out_wl		  "16"
	  syn_out_fl		  "8"
	  syn_out_dt		  "signed"
	  syn_out_sat		  off
	  syn_out_rnd		  "Floor (Truncate)"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "3"
	  syn_opr_mode		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult1"
	  SID			  "261"
	  Ports			  [2, 1]
	  Position		  [370, 150, 410, 190]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Math Functions/Mult"
	  SourceType		  "Synphony Model Compiler Mult"
	  syn_out_f		  "Full Precision"
	  syn_out_wl		  "16"
	  syn_out_fl		  "8"
	  syn_out_dt		  "signed"
	  syn_out_sat		  off
	  syn_out_rnd		  "Floor (Truncate)"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "3"
	  syn_opr_mode		  "1"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Phase differentiator"
	  SID			  "262"
	  Ports			  [3]
	  Position		  [770, 102, 805, 158]
	  ZOrder		  -16
	  Floating		  off
	  Location		  [1921, 48, 3521, 1199]
	  Open			  off
	  NumInputPorts		  "3"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	  }
	  List {
	    ListType		    ScopeGraphics
	    FigureColor		    "[0.501960784313725 0.501960784313725 0.501960784313725]"
	    AxesColor		    "[0 0 0]"
	    AxesTickColor	    "[1 1 1]"
	    LineColors		    "[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	    LineStyles		    "-|-|-|-|-|-"
	    LineWidths		    "[0.5 0.5 0.5 0.5 0.5 0.5]"
	    MarkerStyles	    "none|none|none|none|none|none"
	  }
	  ShowLegends		  off
	  YMin			  "-5~-5~-5"
	  YMax			  "5~5~5"
	  SaveName		  "ScopeData2"
	  DataFormat		  "StructureWithTime"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Phase differentiator1"
	  SID			  "263"
	  Ports			  [4]
	  Position		  [460, 304, 495, 361]
	  ZOrder		  -16
	  Floating		  off
	  Location		  [1921, 48, 3521, 1199]
	  Open			  off
	  NumInputPorts		  "4"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	    axes4		    "%<SignalLabel>"
	  }
	  List {
	    ListType		    ScopeGraphics
	    FigureColor		    "[0.501960784313725 0.501960784313725 0.501960784313725]"
	    AxesColor		    "[0 0 0]"
	    AxesTickColor	    "[1 1 1]"
	    LineColors		    "[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	    LineStyles		    "-|-|-|-|-|-"
	    LineWidths		    "[0.5 0.5 0.5 0.5 0.5 0.5]"
	    MarkerStyles	    "none|none|none|none|none|none"
	  }
	  ShowLegends		  off
	  YMin			  "-5~-5~-5~-5"
	  YMax			  "5~5~5~5"
	  SaveName		  "ScopeData7"
	  DataFormat		  "StructureWithTime"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "RX_D"
	  SID			  "277"
	  Ports			  [1, 1]
	  Position		  [845, 170, 865, 190]
	  BackgroundColor	  "[0.870590, 0.752940, 0.752940]"
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Ports & Subsystems/Port Out"
	  SourceType		  "Synphony Model Compiler Port Out"
	  syn_capture		  off
	  syn_register		  off
	  synBlockType		  "port"
	  synLatency		  "0"
	  synBlockId		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "RX_I"
	  SID			  "264"
	  Ports			  [1, 1]
	  Position		  [165, 40, 185, 60]
	  BackgroundColor	  "[0.870590, 0.752940, 0.752940]"
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Ports & Subsystems/Port In"
	  SourceType		  "Synphony Model Compiler Port In"
	  syn_out_wl		  "16"
	  syn_out_fl		  "14"
	  syn_out_dt		  "signed"
	  syn_out_st		  "-1"
	  syn_capture		  off
	  syn_register		  off
	  syn_out_sat		  off
	  syn_out_rnd		  off
	  synBlockType		  "port"
	  synLatency		  "0"
	  synBlockId		  "0"
	  Port {
	    PortNumber		    1
	    Name		    "i[k]"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "RX_Q"
	  SID			  "265"
	  Ports			  [1, 1]
	  Position		  [165, 210, 185, 230]
	  BackgroundColor	  "[0.870590, 0.752940, 0.752940]"
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Ports & Subsystems/Port In"
	  SourceType		  "Synphony Model Compiler Port In"
	  syn_out_wl		  "16"
	  syn_out_fl		  "14"
	  syn_out_dt		  "signed"
	  syn_out_st		  "-1"
	  syn_capture		  off
	  syn_register		  off
	  syn_out_sat		  off
	  syn_out_rnd		  off
	  synBlockType		  "port"
	  synLatency		  "0"
	  synBlockId		  "0"
	  Port {
	    PortNumber		    1
	    Name		    "q[k]"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sign"
	  SID			  "271"
	  Ports			  [1, 1]
	  Position		  [610, 160, 650, 200]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Math Functions/Sign"
	  SourceType		  "Synphony Model Compiler Sign"
	  syn_zero_detect	  on
	  synBlockType		  "custom"
	  synLatency		  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "RXD"
	  SID			  "278"
	  Position		  [910, 173, 940, 187]
	  ZOrder		  -23
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "RXS"
	  SrcPort		  1
	  DstBlock		  "Complex to\nReal-Imag"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From6"
	  SrcPort		  1
	  DstBlock		  "Phase differentiator"
	  DstPort		  1
	}
	Line {
	  Name			  "Im{q[k]i[k-D]-i[k]q[k-D]}"
	  Labels		  [0, 0]
	  SrcBlock		  "Add"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    DstBlock		    "Phase differentiator"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "Sign"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Mult1"
	  SrcPort		  1
	  Points		  [5, 0; 0, -30]
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mult"
	  SrcPort		  1
	  Points		  [5, 0; 0, 30]
	  DstBlock		  "Add"
	  DstPort		  1
	}
	Line {
	  Name			  "q[k-D]"
	  Labels		  [0, 0]
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [30, 0]
	  DstBlock		  "Mult1"
	  DstPort		  2
	}
	Line {
	  Name			  "i[k-D]"
	  Labels		  [0, 0]
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [30, 0]
	  DstBlock		  "Mult"
	  DstPort		  1
	}
	Line {
	  Name			  "i[k]"
	  SrcBlock		  "RX_I"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 260]
	    DstBlock		    "Phase differentiator1"
	    DstPort		    1
	  }
	  Branch {
	    Labels		    [1, 0]
	    Points		    [65, 0]
	    Branch {
	      Points		      [0, 110]
	      Branch {
		Points			[0, 180]
		DstBlock		"Phase differentiator1"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Mult1"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  Name			  "q[k]"
	  SrcBlock		  "RX_Q"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [-5, 0; 0, 105]
	    DstBlock		    "Phase differentiator1"
	    DstPort		    2
	  }
	  Branch {
	    Labels		    [1, 0]
	    Points		    [35, 0]
	    Branch {
	      Points		      [0, 135]
	      DstBlock		      "Phase differentiator1"
	      DstPort		      4
	    }
	    Branch {
	      Points		      [0, -120]
	      DstBlock		      "Mult"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  2
	  Points		  [0, 80]
	  DstBlock		  "RX_Q"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  1
	  Points		  [0, -75]
	  DstBlock		  "RX_I"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sign"
	  SrcPort		  1
	  Points		  [85, 0]
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "Phase differentiator"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "RX_D"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "RX_D"
	  SrcPort		  1
	  DstBlock		  "RXD"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Constant
      Name		      "EbN0\nConstant"
      SID		      "157"
      Position		      [140, 720, 170, 750]
      ZOrder		      -4
      Value		      "EbN0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Display
      Name		      "EbN0\nDisplay"
      SID		      "156"
      Ports		      [1]
      Position		      [205, 718, 300, 752]
      ZOrder		      -1
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      From
      Name		      "From"
      SID		      "177"
      Position		      [1380, 432, 1465, 458]
      ZOrder		      -9
      GotoTag		      "TxWaveRef"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From1"
      SID		      "178"
      Position		      [1380, 494, 1465, 516]
      ZOrder		      -9
      GotoTag		      "TxWaveDet"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From2"
      SID		      "179"
      Position		      [1380, 559, 1465, 581]
      ZOrder		      -9
      GotoTag		      "TxWaveHdl"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From3"
      SID		      "186"
      Position		      [1380, 632, 1465, 658]
      ZOrder		      -9
      GotoTag		      "RxWaveRef"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From4"
      SID		      "187"
      Position		      [1380, 694, 1465, 716]
      ZOrder		      -9
      GotoTag		      "RxWaveDet"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From5"
      SID		      "188"
      Position		      [1380, 759, 1465, 781]
      ZOrder		      -9
      GotoTag		      "RxWaveHdl"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Reference
      Name		      "GMSK\nDemodulator\n(Detailed)"
      SID		      "119"
      Ports		      [1, 1]
      Position		      [795, 154, 870, 206]
      LibraryVersion	      "1.335"
      UserDataPersistent      on
      UserData		      "DataTag3"
      SourceBlock	      "commdigbbndcpm2/GMSK\nDemodulator\nBaseband"
      SourceType	      "GMSK Demodulator Baseband"
      OutputType	      "Bit"
      BT		      ".5"
      pulseLength	      "4"
      preHistory	      "1"
      phaseOffset	      "0"
      samplesPerSymbol	      "N"
      RateOptions	      "Allow multirate processing"
      traceBack		      "16"
      outDType		      "double"
    }
    Block {
      BlockType		      Reference
      Name		      "GMSK\nDemodulator\n(Detailed)1"
      SID		      "216"
      Ports		      [1, 1]
      Position		      [1050, 219, 1125, 271]
      LibraryVersion	      "1.335"
      UserDataPersistent      on
      UserData		      "DataTag4"
      SourceBlock	      "commdigbbndcpm2/GMSK\nDemodulator\nBaseband"
      SourceType	      "GMSK Demodulator Baseband"
      OutputType	      "Bit"
      BT		      ".5"
      pulseLength	      "2"
      preHistory	      "1"
      phaseOffset	      "0"
      samplesPerSymbol	      "1"
      RateOptions	      "Allow multirate processing"
      traceBack		      "16"
      outDType		      "double"
    }
    Block {
      BlockType		      Reference
      Name		      "GMSK\nDemodulator\n(HDL-Reference)"
      SID		      "200"
      Ports		      [1, 1]
      Position		      [795, 469, 870, 521]
      LibraryVersion	      "1.335"
      UserDataPersistent      on
      UserData		      "DataTag5"
      SourceBlock	      "commdigbbndcpm2/GMSK\nDemodulator\nBaseband"
      SourceType	      "GMSK Demodulator Baseband"
      OutputType	      "Bit"
      BT		      ".3"
      pulseLength	      "4"
      preHistory	      "1"
      phaseOffset	      "0"
      samplesPerSymbol	      "N"
      RateOptions	      "Allow multirate processing"
      traceBack		      "16"
      outDType		      "double"
    }
    Block {
      BlockType		      Reference
      Name		      "GMSK\nDemodulator\n(Reference)"
      SID		      "98"
      Ports		      [1, 1]
      Position		      [795, 49, 870, 101]
      LibraryVersion	      "1.335"
      UserDataPersistent      on
      UserData		      "DataTag6"
      SourceBlock	      "commdigbbndcpm2/GMSK\nDemodulator\nBaseband"
      SourceType	      "GMSK Demodulator Baseband"
      OutputType	      "Bit"
      BT		      ".5"
      pulseLength	      "4"
      preHistory	      "1"
      phaseOffset	      "0"
      samplesPerSymbol	      "N"
      RateOptions	      "Allow multirate processing"
      traceBack		      "16"
      outDType		      "double"
    }
    Block {
      BlockType		      Reference
      Name		      "GMSK\nModulator\n(Reference)"
      SID		      "18"
      Ports		      [1, 1]
      Position		      [245, 49, 320, 101]
      LibraryVersion	      "1.335"
      UserDataPersistent      on
      UserData		      "DataTag7"
      SourceBlock	      "commdigbbndcpm2/GMSK\nModulator\nBaseband"
      SourceType	      "GMSK Modulator Baseband"
      inputType		      "Bit"
      BT		      ".5"
      pulseLength	      "2"
      preHistory	      "1"
      phaseOffset	      "0"
      samplesPerSymbol	      "N"
      RateOptions	      "Allow multirate processing"
      outDataType	      "double"
    }
    Block {
      BlockType		      SubSystem
      Name		      "GMSK Demodulator\nHDL"
      SID		      "246"
      Ports		      [1]
      Position		      [635, 561, 720, 609]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"GMSK Demodulator\nHDL"
	Location		[540, 638, 1387, 1039]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In"
	  SID			  "247"
	  Position		  [25, 128, 55, 142]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Add"
	  SID			  "236"
	  Ports			  [2, 1]
	  Position		  [590, 110, 630, 150]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Math Functions/Add"
	  SourceType		  "Synphony Model Compiler Add"
	  syn_add_opr		  "+-"
	  syn_out_f		  "Full Precision"
	  syn_out_wl		  "2"
	  syn_out_fl		  "0"
	  syn_out_dt		  "signed"
	  syn_out_sat		  off
	  syn_out_rnd		  "Floor (Truncate)"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "96"
	  syn_sum_of_rows	  off
	  Port {
	    PortNumber		    1
	    Name		    "Im{q[k]i[k-1]-i[k]q[k-1]}"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Comb FIR I"
	  SID			  "239"
	  Ports			  [1, 1]
	  Position		  [220, 29, 270, 71]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Filtering/FIR"
	  SourceType		  "Synphony Model Compiler FIR"
	  syn_coef_vec		  "[1 zeros(1,N-2) 1]"
	  syn_coef_fl		  "8"
	  syn_coef_rnd		  "Nearest"
	  syn_show_q		  off
	  syn_dp_f		  "Automatic"
	  syn_dp_wl		  "16"
	  syn_dp_fl		  "8"
	  syn_dp_sat		  off
	  syn_dp_rnd		  "Floor (Truncate)"
	  syn_out_f		  "Full Precision"
	  syn_out_wl		  "16"
	  syn_out_fl		  "8"
	  syn_out_dt		  "signed"
	  syn_out_sat		  off
	  syn_out_rnd		  "Floor (Truncate)"
	  syn_rst_port		  off
	  syn_en_port		  off
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "80"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Comb FIR Q"
	  SID			  "240"
	  Ports			  [1, 1]
	  Position		  [220, 201, 275, 239]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Filtering/FIR"
	  SourceType		  "Synphony Model Compiler FIR"
	  syn_coef_vec		  "[1 zeros(1,N-2) 1]"
	  syn_coef_fl		  "8"
	  syn_coef_rnd		  "Nearest"
	  syn_show_q		  off
	  syn_dp_f		  "Automatic"
	  syn_dp_wl		  "16"
	  syn_dp_fl		  "8"
	  syn_dp_sat		  off
	  syn_dp_rnd		  "Floor (Truncate)"
	  syn_out_f		  "Full Precision"
	  syn_out_wl		  "16"
	  syn_out_fl		  "8"
	  syn_out_dt		  "signed"
	  syn_out_sat		  off
	  syn_out_rnd		  "Floor (Truncate)"
	  syn_rst_port		  off
	  syn_en_port		  off
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "80"
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "Complex to\nReal-Imag"
	  SID			  "70"
	  Ports			  [1, 2]
	  Position		  [90, 118, 120, 147]
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  SID			  "230"
	  Ports			  [1, 1]
	  Position		  [430, 30, 470, 70]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Memories/Delay"
	  SourceType		  "Synphony Model Compiler Delay"
	  syn_delay_val		  "1"
	  synBlockType		  "primitive"
	  synLatency		  "1"
	  synBlockId		  "104"
	  Port {
	    PortNumber		    1
	    Name		    "i[k-1]"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  SID			  "233"
	  Ports			  [1, 1]
	  Position		  [430, 200, 470, 240]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Memories/Delay"
	  SourceType		  "Synphony Model Compiler Delay"
	  syn_delay_val		  "1"
	  synBlockType		  "primitive"
	  synLatency		  "1"
	  synBlockId		  "104"
	  Port {
	    PortNumber		    1
	    Name		    "q[k-1]"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "FIR"
	  SID			  "244"
	  Ports			  [1, 1]
	  Position		  [660, 160, 720, 220]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Filtering/FIR"
	  SourceType		  "Synphony Model Compiler FIR"
	  syn_coef_vec		  "1/4*ones(1,4)"
	  syn_coef_fl		  "8"
	  syn_coef_rnd		  "Nearest"
	  syn_show_q		  off
	  syn_dp_f		  "Automatic"
	  syn_dp_wl		  "16"
	  syn_dp_fl		  "8"
	  syn_dp_sat		  off
	  syn_dp_rnd		  "Floor (Truncate)"
	  syn_out_f		  "Full Precision"
	  syn_out_wl		  "16"
	  syn_out_fl		  "8"
	  syn_out_dt		  "signed"
	  syn_out_sat		  off
	  syn_out_rnd		  "Floor (Truncate)"
	  syn_rst_port		  off
	  syn_en_port		  off
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "80"
	}
	Block {
	  BlockType		  From
	  Name			  "From6"
	  SID			  "243"
	  Position		  [645, 99, 730, 121]
	  ZOrder		  -9
	  GotoTag		  "TxBitBipolar"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integrator"
	  SID			  "241"
	  Ports			  [1, 1]
	  Position		  [305, 30, 355, 70]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Filtering/Integrator"
	  SourceType		  "Synphony Model Compiler Integrator"
	  syn_pole_val		  "1"
	  syn_feedback_fl	  "8"
	  syn_out_f		  "Automatic"
	  syn_out_wl		  "16"
	  syn_out_fl		  "8"
	  syn_out_dt		  "signed"
	  syn_out_sat		  off
	  syn_out_rnd		  off
	  syn_rst_port		  off
	  syn_en_port		  off
	  synBlockType		  "custom"
	  synLatency		  "0"
	  Port {
	    PortNumber		    1
	    Name		    "i[k]"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integrator1"
	  SID			  "242"
	  Ports			  [1, 1]
	  Position		  [305, 200, 355, 240]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Filtering/Integrator"
	  SourceType		  "Synphony Model Compiler Integrator"
	  syn_pole_val		  "1"
	  syn_feedback_fl	  "8"
	  syn_out_f		  "Automatic"
	  syn_out_wl		  "16"
	  syn_out_fl		  "8"
	  syn_out_dt		  "signed"
	  syn_out_sat		  off
	  syn_out_rnd		  off
	  syn_rst_port		  off
	  syn_en_port		  off
	  synBlockType		  "custom"
	  synLatency		  "0"
	  Port {
	    PortNumber		    1
	    Name		    "q[k]"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult"
	  SID			  "234"
	  Ports			  [2, 1]
	  Position		  [520, 70, 560, 110]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Math Functions/Mult"
	  SourceType		  "Synphony Model Compiler Mult"
	  syn_out_f		  "Full Precision"
	  syn_out_wl		  "16"
	  syn_out_fl		  "8"
	  syn_out_dt		  "signed"
	  syn_out_sat		  off
	  syn_out_rnd		  "Floor (Truncate)"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "3"
	  syn_opr_mode		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult1"
	  SID			  "235"
	  Ports			  [2, 1]
	  Position		  [520, 150, 560, 190]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Math Functions/Mult"
	  SourceType		  "Synphony Model Compiler Mult"
	  syn_out_f		  "Full Precision"
	  syn_out_wl		  "16"
	  syn_out_fl		  "8"
	  syn_out_dt		  "signed"
	  syn_out_sat		  off
	  syn_out_rnd		  "Floor (Truncate)"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "3"
	  syn_opr_mode		  "1"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Phase differentiator"
	  SID			  "237"
	  Ports			  [3]
	  Position		  [770, 102, 805, 158]
	  ZOrder		  -16
	  Floating		  off
	  Location		  [1921, 48, 3521, 1199]
	  Open			  off
	  NumInputPorts		  "3"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	  }
	  List {
	    ListType		    ScopeGraphics
	    FigureColor		    "[0.501960784313725 0.501960784313725 0.501960784313725]"
	    AxesColor		    "[0 0 0]"
	    AxesTickColor	    "[1 1 1]"
	    LineColors		    "[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	    LineStyles		    "-|-|-|-|-|-"
	    LineWidths		    "[0.5 0.5 0.5 0.5 0.5 0.5]"
	    MarkerStyles	    "none|none|none|none|none|none"
	  }
	  ShowLegends		  off
	  YMin			  "-5~-5~-5"
	  YMax			  "5~5~5"
	  SaveName		  "ScopeData2"
	  DataFormat		  "StructureWithTime"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Phase differentiator1"
	  SID			  "238"
	  Ports			  [4]
	  Position		  [460, 304, 495, 361]
	  ZOrder		  -16
	  Floating		  off
	  Location		  [1921, 48, 3521, 1199]
	  Open			  off
	  NumInputPorts		  "4"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	    axes4		    "%<SignalLabel>"
	  }
	  List {
	    ListType		    ScopeGraphics
	    FigureColor		    "[0.501960784313725 0.501960784313725 0.501960784313725]"
	    AxesColor		    "[0 0 0]"
	    AxesTickColor	    "[1 1 1]"
	    LineColors		    "[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	    LineStyles		    "-|-|-|-|-|-"
	    LineWidths		    "[0.5 0.5 0.5 0.5 0.5 0.5]"
	    MarkerStyles	    "none|none|none|none|none|none"
	  }
	  ShowLegends		  off
	  YMin			  "-5~-5~-5~-5"
	  YMax			  "5~5~5~5"
	  SaveName		  "ScopeData7"
	  DataFormat		  "StructureWithTime"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "RX_I"
	  SID			  "71"
	  Ports			  [1, 1]
	  Position		  [165, 40, 185, 60]
	  BackgroundColor	  "[0.870590, 0.752940, 0.752940]"
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Ports & Subsystems/Port In"
	  SourceType		  "Synphony Model Compiler Port In"
	  syn_out_wl		  "16"
	  syn_out_fl		  "14"
	  syn_out_dt		  "signed"
	  syn_out_st		  "-1"
	  syn_capture		  off
	  syn_register		  off
	  syn_out_sat		  off
	  syn_out_rnd		  off
	  synBlockType		  "port"
	  synLatency		  "0"
	  synBlockId		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "RX_Q"
	  SID			  "72"
	  Ports			  [1, 1]
	  Position		  [165, 210, 185, 230]
	  BackgroundColor	  "[0.870590, 0.752940, 0.752940]"
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Ports & Subsystems/Port In"
	  SourceType		  "Synphony Model Compiler Port In"
	  syn_out_wl		  "16"
	  syn_out_fl		  "14"
	  syn_out_dt		  "signed"
	  syn_out_st		  "-1"
	  syn_capture		  off
	  syn_register		  off
	  syn_out_sat		  off
	  syn_out_rnd		  off
	  synBlockType		  "port"
	  synLatency		  "0"
	  synBlockId		  "0"
	}
	Line {
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  1
	  Points		  [0, -75]
	  DstBlock		  "RX_I"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  2
	  Points		  [0, 80]
	  DstBlock		  "RX_Q"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RX_Q"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [-5, 0; 0, 105]
	    DstBlock		    "Phase differentiator1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Comb FIR Q"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "RX_I"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 260]
	    DstBlock		    "Phase differentiator1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Comb FIR I"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "i[k]"
	  Labels		  [0, 0]
	  SrcBlock		  "Integrator"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    DstBlock		    "Delay"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 110]
	    Branch {
	      DstBlock		      "Mult1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 180]
	      DstBlock		      "Phase differentiator1"
	      DstPort		      3
	    }
	  }
	}
	Line {
	  Name			  "q[k]"
	  Labels		  [0, 0]
	  SrcBlock		  "Integrator1"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    DstBlock		    "Delay1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -120]
	    DstBlock		    "Mult"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 135]
	    DstBlock		    "Phase differentiator1"
	    DstPort		    4
	  }
	}
	Line {
	  Name			  "i[k-1]"
	  Labels		  [0, 0]
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [30, 0]
	  DstBlock		  "Mult"
	  DstPort		  1
	}
	Line {
	  Name			  "q[k-1]"
	  Labels		  [0, 0]
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [30, 0]
	  DstBlock		  "Mult1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mult"
	  SrcPort		  1
	  Points		  [5, 0; 0, 30]
	  DstBlock		  "Add"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mult1"
	  SrcPort		  1
	  Points		  [5, 0; 0, -30]
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Line {
	  Name			  "Im{q[k]i[k-1]-i[k]q[k-1]}"
	  Labels		  [0, 0]
	  SrcBlock		  "Add"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Phase differentiator"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "FIR"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Comb FIR I"
	  SrcPort		  1
	  DstBlock		  "Integrator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Comb FIR Q"
	  SrcPort		  1
	  DstBlock		  "Integrator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From6"
	  SrcPort		  1
	  DstBlock		  "Phase differentiator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR"
	  SrcPort		  1
	  Points		  [15, 0; 0, -40]
	  DstBlock		  "Phase differentiator"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "In"
	  SrcPort		  1
	  DstBlock		  "Complex to\nReal-Imag"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "GMSK Modulator\n(Detailed)"
      SID		      "115"
      Ports		      [1, 1]
      Position		      [245, 264, 320, 316]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"GMSK Modulator\n(Detailed)"
	Location		[469, 396, 1570, 1078]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In"
	  SID			  "117"
	  Position		  [25, 43, 55, 57]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Complex\nExponential"
	  SID			  "50"
	  Ports			  [1, 1]
	  Position		  [760, 32, 805, 68]
	  LibraryVersion	  "1.665"
	  SourceBlock		  "dspmathops/Complex\nExponential"
	  SourceType		  "Complex Exponential"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  "276"
	  Position		  [45, 150, 75, 180]
	  ZOrder		  -5
	}
	Block {
	  BlockType		  Scope
	  Name			  "GMSK modulator\n(Detailed)"
	  SID			  "23"
	  Ports			  [3]
	  Position		  [790, 168, 820, 212]
	  ZOrder		  -16
	  Floating		  off
	  Location		  [1881, 131, 3481, 1282]
	  Open			  off
	  NumInputPorts		  "3"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	  }
	  List {
	    ListType		    ScopeGraphics
	    FigureColor		    "[0.501960784313725 0.501960784313725 0.501960784313725]"
	    AxesColor		    "[0 0 0]"
	    AxesTickColor	    "[1 1 1]"
	    LineColors		    "[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	    LineStyles		    "-|-|-|-|-|-"
	    LineWidths		    "[0.5 0.5 0.5 0.5 0.5 0.5]"
	    MarkerStyles	    "none|none|none|none|none|none"
	  }
	  ShowLegends		  off
	  YMin			  "-1.5~-5~-5"
	  YMax			  "1.5~5~5"
	  DataFormat		  "StructureWithTime"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gaussian Filter"
	  SID			  "20"
	  Ports			  [1, 1]
	  Position		  [320, 28, 400, 72]
	  LibraryVersion	  "1.600"
	  UserDataPersistent	  on
	  UserData		  "DataTag8"
	  SourceBlock		  "commfilt2/Gaussian Filter"
	  SourceType		  "Gaussian Filter"
	  N			  "N"
	  BT			  ".5"
	  D			  "1"
	  sampMode		  "Frame-based"
	  normMode		  "Sum of coefficients"
	  filterGain		  "1"
	  checkCoeff		  off
	  variableName		  "gaussFilt"
	  launchFVT		  off
	  roundingMode		  "Floor"
	  overflowMode		  off
	  coeffMode		  "Same word length as input"
	  coeffWordLength	  "16"
	  coeffFracLength	  "15"
	  prodOutputMode	  "Same as input"
	  prodOutputWordLength	  "32"
	  prodOutputFracLength	  "30"
	  accumMode		  "Same as product output"
	  accumWordLength	  "32"
	  accumFracLength	  "30"
	  outputMode		  "Same as accumulator"
	  outputWordLength	  "16"
	  outputFracLength	  "15"
	  LockScale		  off
	  InputProcessing	  "Elements as channels (sample based)"
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Integrator"
	  SID			  "35"
	  Position		  [550, 33, 585, 67]
	  ZOrder		  -18
	  InputProcessing	  "Elements as channels (sample based)"
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Pi"
	  SID			  "42"
	  Position		  [670, 35, 700, 65]
	  ZOrder		  -8
	  Gain			  "pi"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  RateTransition
	  Name			  "Rate Transition"
	  SID			  "274"
	  Position		  [210, 29, 250, 71]
	  ZOrder		  -10
	  OutPortSampleTime	  "1/N"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  SID			  "34"
	  Ports			  [2, 1]
	  Position		  [495, 40, 515, 60]
	  ZOrder		  -18
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  "275"
	  Position		  [175, 155, 195, 175]
	  ZOrder		  -5
	}
	Block {
	  BlockType		  Reference
	  Name			  "Unipolar to\nBipolar\nConverter"
	  SID			  "21"
	  Ports			  [1, 1]
	  Position		  [90, 28, 170, 72]
	  LibraryVersion	  "1.270"
	  SourceBlock		  "commutil2/Unipolar to\nBipolar\nConverter"
	  SourceType		  "Unipolar to Bipolar Converter"
	  M			  "2"
	  polarity		  "Positive"
	  dataType		  "double"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Upsample"
	  SID			  "132"
	  Ports			  [1, 1]
	  Position		  [115, 148, 150, 182]
	  ZOrder		  -14
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag9"
	  SourceBlock		  "dspsigops/Upsample"
	  SourceType		  "Upsample"
	  N			  "N"
	  phase			  "0"
	  InputProcessing	  "Elements as channels (sample based)"
	  RateOptions		  "Allow multirate processing"
	  ic			  "1"
	  mode			  "Unused parameter value"
	}
	Block {
	  BlockType		  Gain
	  Name			  "h"
	  SID			  "136"
	  Position		  [420, 35, 450, 65]
	  ZOrder		  -8
	  Gain			  "1/2*1/N"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out"
	  SID			  "116"
	  Position		  [830, 43, 860, 57]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Rate Transition"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    DstBlock		    "Gaussian Filter"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 125]
	    DstBlock		    "GMSK modulator\n(Detailed)"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "In"
	  SrcPort		  1
	  DstBlock		  "Unipolar to\nBipolar\nConverter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gaussian Filter"
	  SrcPort		  1
	  DstBlock		  "h"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Complex\nExponential"
	  SrcPort		  1
	  DstBlock		  "Out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Integrator"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    Points		    [0, 45; -115, 0]
	    DstBlock		    "Sum"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Pi"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  DstBlock		  "Integrator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "h"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Sum"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 140]
	    DstBlock		    "GMSK modulator\n(Detailed)"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Unipolar to\nBipolar\nConverter"
	  SrcPort		  1
	  DstBlock		  "Rate Transition"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Pi"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, 155]
	    DstBlock		    "GMSK modulator\n(Detailed)"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "Complex\nExponential"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Upsample"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Upsample"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "GMSK Modulator\nHDL"
      SID		      "167"
      Ports		      [1, 1]
      Position		      [245, 471, 325, 519]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"GMSK Modulator\nHDL"
	Location		[466, 493, 1713, 877]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "TXD"
	  SID			  "169"
	  Position		  [25, 48, 55, 62]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CORDIC SinCos"
	  SID			  "59"
	  Ports			  [1, 2]
	  Position		  [720, 35, 780, 75]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/CORDIC/CORDIC SinCos"
	  SourceType		  "Synphony Model Compiler CORDIC SinCos"
	  syn_sincos_opr	  "sin&cos"
	  syn_iter_nb		  "10"
	  syn_out_wl		  "10"
	  synBlockType		  "primitive"
	  synLatency		  "12"
	  synBlockId		  "53"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gaussian Filter\nFIR"
	  SID			  "60"
	  Ports			  [1, 1]
	  Position		  [350, 25, 410, 85]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Filtering/FIR"
	  SourceType		  "Synphony Model Compiler FIR"
	  syn_coef_vec		  "gaussfir(0.5,1,N)"
	  syn_coef_fl		  "15"
	  syn_coef_rnd		  "Nearest"
	  syn_show_q		  off
	  syn_dp_f		  "Automatic"
	  syn_dp_wl		  "16"
	  syn_dp_fl		  "8"
	  syn_dp_sat		  off
	  syn_dp_rnd		  "Floor (Truncate)"
	  syn_out_f		  "Full Precision"
	  syn_out_wl		  "16"
	  syn_out_fl		  "8"
	  syn_out_dt		  "signed"
	  syn_out_sat		  off
	  syn_out_rnd		  "Floor (Truncate)"
	  syn_rst_port		  off
	  syn_en_port		  off
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "80"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto"
	  SID			  "245"
	  Position		  [335, 154, 420, 176]
	  ZOrder		  -10
	  GotoTag		  "TxBitBipolar"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Scope
	  Name			  "HDL"
	  SID			  "63"
	  Ports			  [5]
	  Position		  [875, 117, 910, 173]
	  ZOrder		  -16
	  Floating		  off
	  Location		  [1921, 48, 3521, 1199]
	  Open			  off
	  NumInputPorts		  "5"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	    axes4		    "%<SignalLabel>"
	    axes5		    "%<SignalLabel>"
	  }
	  List {
	    ListType		    ScopeGraphics
	    FigureColor		    "[0.501960784313725 0.501960784313725 0.501960784313725]"
	    AxesColor		    "[0 0 0]"
	    AxesTickColor	    "[1 1 1]"
	    LineColors		    "[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	    LineStyles		    "-|-|-|-|-|-"
	    LineWidths		    "[0.5 0.5 0.5 0.5 0.5 0.5]"
	    MarkerStyles	    "none|none|none|none|none|none"
	  }
	  ShowLegends		  off
	  YMin			  "-5~-5~-5~-5~-5"
	  YMax			  "5~5~5~5~5"
	  SaveName		  "ScopeData1"
	  DataFormat		  "StructureWithTime"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Integrator"
	  SID			  "76"
	  Ports			  [1, 1]
	  Position		  [535, 25, 595, 85]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Filtering/Integrator"
	  SourceType		  "Synphony Model Compiler Integrator"
	  syn_pole_val		  "1"
	  syn_feedback_fl	  "8"
	  syn_out_f		  "Automatic"
	  syn_out_wl		  "16"
	  syn_out_fl		  "8"
	  syn_out_dt		  "signed"
	  syn_out_sat		  off
	  syn_out_rnd		  off
	  syn_rst_port		  off
	  syn_en_port		  off
	  synBlockType		  "custom"
	  synLatency		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ROM"
	  SID			  "284"
	  Ports			  [1, 1]
	  Position		  [410, 260, 470, 300]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Memories/ROM"
	  SourceType		  "Synphony Model Compiler ROM"
	  syn_rom_vec		  "15:-1:0"
	  syn_out_wl		  "16"
	  syn_out_fl		  "8"
	  syn_out_dt		  "signed"
	  syn_out_sat		  off
	  syn_out_rnd		  on
	  synBlockType		  "primitive"
	  synLatency		  "1"
	  synBlockId		  "62"
	}
	Block {
	  BlockType		  RealImagToComplex
	  Name			  "Real-Imag to\nComplex"
	  SID			  "68"
	  Ports			  [2, 1]
	  Position		  [920, 38, 950, 67]
	}
	Block {
	  BlockType		  Reference
	  Name			  "TX_D"
	  SID			  "61"
	  Ports			  [1, 1]
	  Position		  [90, 45, 110, 65]
	  BackgroundColor	  "[0.870590, 0.752940, 0.752940]"
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Ports & Subsystems/Port In"
	  SourceType		  "Synphony Model Compiler Port In"
	  syn_out_wl		  "1"
	  syn_out_fl		  "0"
	  syn_out_dt		  "unsigned"
	  syn_out_st		  "-1"
	  syn_capture		  off
	  syn_register		  off
	  syn_out_sat		  off
	  syn_out_rnd		  on
	  synBlockType		  "port"
	  synLatency		  "0"
	  synBlockId		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "TX_I"
	  SID			  "62"
	  Ports			  [1, 1]
	  Position		  [855, 25, 875, 45]
	  BackgroundColor	  "[0.870590, 0.752940, 0.752940]"
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Ports & Subsystems/Port Out"
	  SourceType		  "Synphony Model Compiler Port Out"
	  syn_capture		  off
	  syn_register		  off
	  synBlockType		  "port"
	  synLatency		  "0"
	  synBlockId		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "TX_Q"
	  SID			  "67"
	  Ports			  [1, 1]
	  Position		  [855, 65, 875, 85]
	  BackgroundColor	  "[0.870590, 0.752940, 0.752940]"
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Ports & Subsystems/Port Out"
	  SourceType		  "Synphony Model Compiler Port Out"
	  syn_capture		  off
	  syn_register		  off
	  synBlockType		  "port"
	  synLatency		  "0"
	  synBlockId		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Unipolar to\nBipolar\nConverter\nROM"
	  SID			  "64"
	  Ports			  [1, 1]
	  Position		  [150, 35, 210, 75]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Memories/ROM"
	  SourceType		  "Synphony Model Compiler ROM"
	  syn_rom_vec		  "[-1 1]"
	  syn_out_wl		  "16"
	  syn_out_fl		  "14"
	  syn_out_dt		  "signed"
	  syn_out_sat		  off
	  syn_out_rnd		  on
	  synBlockType		  "primitive"
	  synLatency		  "1"
	  synBlockId		  "62"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Upsample1"
	  SID			  "65"
	  Ports			  [1, 1]
	  Position		  [245, 35, 285, 75]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Signal Operations/Upsample"
	  SourceType		  "Synphony Model Compiler Upsample"
	  syn_r_val		  "N"
	  syn_in_hold		  on
	  syn_sample_offset	  "0"
	  syn_sync_mode		  "No Sync"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "6"
	}
	Block {
	  BlockType		  Reference
	  Name			  "h"
	  SID			  "73"
	  Ports			  [1, 1]
	  Position		  [440, 35, 480, 75]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Math Functions/Gain"
	  SourceType		  "Synphony Model Compiler Gain"
	  syn_gain_val		  "1/2*1/N"
	  syn_gain_fl		  "15"
	  syn_gain_dt		  "signed"
	  syn_gain_rnd		  on
	  syn_out_f		  "Full Precision"
	  syn_out_wl		  "16"
	  syn_out_fl		  "8"
	  syn_out_dt		  "signed"
	  syn_out_sat		  off
	  syn_out_rnd		  "Floor (Truncate)"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "3"
	  syn_opr_mode		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "pi"
	  SID			  "77"
	  Ports			  [1, 1]
	  Position		  [625, 35, 665, 75]
	  LibraryVersion	  "1.3722"
	  SourceBlock		  "shlslibv1/Math Functions/Gain"
	  SourceType		  "Synphony Model Compiler Gain"
	  syn_gain_val		  "1/2"
	  syn_gain_fl		  "15"
	  syn_gain_dt		  "signed"
	  syn_gain_rnd		  on
	  syn_out_f		  "Full Precision"
	  syn_out_wl		  "16"
	  syn_out_fl		  "8"
	  syn_out_dt		  "signed"
	  syn_out_sat		  off
	  syn_out_rnd		  "Floor (Truncate)"
	  synBlockType		  "primitive"
	  synLatency		  "0"
	  synBlockId		  "3"
	  syn_opr_mode		  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "TXS"
	  SID			  "168"
	  Position		  [975, 48, 1005, 62]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Upsample1"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [15, 0]
	    Branch {
	      DstBlock		      "Gaussian Filter\nFIR"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 70]
	      DstBlock		      "HDL"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 110]
	    DstBlock		    "Goto"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "TX_D"
	  SrcPort		  1
	  DstBlock		  "Unipolar to\nBipolar\nConverter\nROM"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Unipolar to\nBipolar\nConverter\nROM"
	  SrcPort		  1
	  DstBlock		  "Upsample1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gaussian Filter\nFIR"
	  SrcPort		  1
	  DstBlock		  "h"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "TX_I"
	  SrcPort		  1
	  Points		  [5, 0; 0, 10]
	  DstBlock		  "Real-Imag to\nComplex"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "TX_Q"
	  SrcPort		  1
	  Points		  [5, 0; 0, -15]
	  DstBlock		  "Real-Imag to\nComplex"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "h"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "HDL"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Integrator"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Integrator"
	  SrcPort		  1
	  DstBlock		  "pi"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pi"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "CORDIC SinCos"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 90]
	    DstBlock		    "HDL"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "CORDIC SinCos"
	  SrcPort		  2
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "TX_I"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 90]
	    DstBlock		    "HDL"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "CORDIC SinCos"
	  SrcPort		  1
	  Points		  [45, 0; 0, 30; 10, 0]
	  Branch {
	    Points		    [-10, 0; 0, 90]
	    DstBlock		    "HDL"
	    DstPort		    5
	  }
	  Branch {
	    DstBlock		    "TX_Q"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "TXD"
	  SrcPort		  1
	  DstBlock		  "TX_D"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Real-Imag to\nComplex"
	  SrcPort		  1
	  DstBlock		  "TXS"
	  DstPort		  1
	}
	Annotation {
	  SID			  "280"
	  Name			  "Note: Consider replacing the CORDIC sin/cos with a LUT sin/cos."
	  Position		  [764, 235]
	}
      }
    }
    Block {
      BlockType		      Goto
      Name		      "Goto"
      SID		      "107"
      Position		      [70, 65, 120, 85]
      ZOrder		      -10
      BlockMirror	      on
      GotoTag		      "TxBit"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto1"
      SID		      "108"
      Position		      [930, 64, 995, 86]
      ZOrder		      -10
      GotoTag		      "RxBitRef"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto2"
      SID		      "118"
      Position		      [1400, 349, 1465, 371]
      ZOrder		      -10
      GotoTag		      "RxBitDet"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto3"
      SID		      "120"
      Position		      [930, 169, 995, 191]
      ZOrder		      -10
      GotoTag		      "RxBitDet1"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto4"
      SID		      "201"
      Position		      [930, 484, 995, 506]
      ZOrder		      -10
      GotoTag		      "RxBitHdlRef"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto5"
      SID		      "225"
      Position		      [1155, 269, 1220, 291]
      ZOrder		      -10
      GotoTag		      "RxBitDet2"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto6"
      SID		      "279"
      Position		      [930, 669, 995, 691]
      ZOrder		      -10
      GotoTag		      "RxBitHdl"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Scope
      Name		      "HDL1"
      SID		      "272"
      Ports		      [1]
      Position		      [1480, 297, 1515, 353]
      ZOrder		      -16
      Floating		      off
      Location		      [1919, 771, 3525, 924]
      Open		      off
      NumInputPorts	      "1"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      List {
	ListType		ScopeGraphics
	FigureColor		"[0.501960784313725 0.501960784313725 0.501960784313725]"
	AxesColor		"[0 0 0]"
	AxesTickColor		"[1 1 1]"
	LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	LineStyles		"-|-|-|-|-|-"
	LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
	MarkerStyles		"none|none|none|none|none|none"
      }
      ShowLegends	      off
      YMin		      "-0.1"
      YMax		      "1.1"
      SaveName		      "ScopeData8"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "HDL2"
      SID		      "214"
      Ports		      [1]
      Position		      [945, 382, 980, 438]
      ZOrder		      -16
      Floating		      off
      Location		      [969, 56, 1913, 1031]
      Open		      off
      NumInputPorts	      "1"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      List {
	ListType		ScopeGraphics
	FigureColor		"[0.501960784313725 0.501960784313725 0.501960784313725]"
	AxesColor		"[0 0 0]"
	AxesTickColor		"[1 1 1]"
	LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	LineStyles		"-|-|-|-|-|-"
	LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
	MarkerStyles		"none|none|none|none|none|none"
      }
      ShowLegends	      off
      SaveName		      "ScopeData3"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "MSK-Type Signal\nTiming Recovery"
      SID		      "52"
      Ports		      [1, 2]
      Position		      [770, 260, 890, 315]
      LibraryVersion	      "1.90"
      SourceBlock	      "commtimrec2/MSK-Type Signal\nTiming Recovery"
      SourceType	      "MSK-Type Signal Timing Recovery"
      modType		      "GMSK"
      sampPerSymbol	      "N"
      propGain		      "0.01"
      resetMode		      "None"
    }
    Block {
      BlockType		      Math
      Name		      "Math\nFunction"
      SID		      "53"
      Ports		      [1, 1]
      Position		      [1115, 370, 1145, 400]
      ZOrder		      -13
      Operator		      "conj"
    }
    Block {
      BlockType		      Constant
      Name		      "Oversampling rate"
      SID		      "158"
      Position		      [140, 790, 170, 820]
      ZOrder		      -4
      Value		      "N"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Display
      Name		      "Oversampling rate\nDisplay"
      SID		      "159"
      Ports		      [1]
      Position		      [205, 788, 300, 822]
      ZOrder		      -1
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Product
      Name		      "Product"
      SID		      "54"
      Ports		      [2, 1]
      Position		      [1190, 342, 1220, 373]
      ZOrder		      -19
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DiscretePulseGenerator
      Name		      "Pulse\nGenerator"
      SID		      "143"
      Ports		      [0, 1]
      Position		      [70, 199, 100, 231]
      ZOrder		      -13
      PulseType		      "Time based"
      Period		      "10"
      PulseWidth	      "10"
    }
    Block {
      BlockType		      Goto
      Name		      "Rx Wave\n(Detailed)"
      SID		      "181"
      Position		      [605, 254, 680, 276]
      ZOrder		      -10
      GotoTag		      "RxWaveDet"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Rx Wave\n(HDL)"
      SID		      "182"
      Position		      [605, 414, 680, 436]
      ZOrder		      -10
      GotoTag		      "RxWaveHdl"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Rx Wave\n(Reference)"
      SID		      "180"
      Position		      [610, 39, 685, 61]
      ZOrder		      -10
      GotoTag		      "RxWaveRef"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Scope
      Name		      "Rx Wave Phases"
      SID		      "189"
      Ports		      [3]
      Position		      [1675, 677, 1730, 733]
      ZOrder		      -16
      Floating		      off
      Location		      [1921, 48, 3521, 1199]
      Open		      on
      NumInputPorts	      "3"
      ZoomMode		      "yonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
      }
      List {
	ListType		ScopeGraphics
	FigureColor		"[0.501960784313725 0.501960784313725 0.501960784313725]"
	AxesColor		"[0 0 0]"
	AxesTickColor		"[1 1 1]"
	LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	LineStyles		"-|-|-|-|-|-"
	LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
	MarkerStyles		"none|none|none|none|none|none"
      }
      ShowLegends	      off
      YMin		      "-90~-5~-5"
      YMax		      "110~5~5"
      SaveName		      "ScopeData6"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Spectrum\nDetailed"
      SID		      "228"
      Ports		      [1]
      Position		      [400, 350, 435, 400]
      ZOrder		      -4
      LibraryVersion	      "1.484"
      SourceBlock	      "dspsnks4/Spectrum\nScope"
      SourceType	      "Spectrum Scope"
      ScopeProperties	      on
      Domain		      "Frequency"
      HorizSpan		      "1"
      UseBuffer		      on
      BufferSize	      "128"
      Overlap		      "0"
      TreatMby1Signals	      "One channel"
      inpFftLenInherit	      off
      FFTlength		      "128"
      numAvg		      "5"
      DisplayProperties	      off
      AxisGrid		      on
      Memory		      off
      FrameNumber	      on
      AxisLegend	      off
      AxisZoom		      off
      OpenScopeAtSimStart     off
      OpenScopeImmediately    off
      FigPos		      "get(0,'defaultfigureposition')"
      AxisProperties	      off
      XUnits		      "Hertz"
      XRange		      "Two-sided ((-Fs/2...Fs/2])"
      XDisplay		      "0"
      InheritXIncr	      on
      XIncr		      "1.0"
      XLabel		      "Samples"
      XLimit		      "Auto"
      YUnits		      "dBW/Hertz"
      XMax		      "1"
      XMin		      "0"
      YMin		      "-10"
      YMax		      "10"
      YLabel		      "Magnitude-squared, dB"
      LineProperties	      off
      wintypeSpecScope	      "Hann"
      RsSpecScope	      "50"
      betaSpecScope	      "5"
      winsampSpecScope	      "Periodic"
      XAxisParamsVer	      "6.9"
      isFrameUpgraded	      on
    }
    Block {
      BlockType		      Reference
      Name		      "Spectrum\nHDL"
      SID		      "229"
      Ports		      [1]
      Position		      [410, 545, 445, 595]
      ZOrder		      -4
      LibraryVersion	      "1.484"
      SourceBlock	      "dspsnks4/Spectrum\nScope"
      SourceType	      "Spectrum Scope"
      ScopeProperties	      on
      Domain		      "Frequency"
      HorizSpan		      "1"
      UseBuffer		      on
      BufferSize	      "128"
      Overlap		      "0"
      TreatMby1Signals	      "One channel"
      inpFftLenInherit	      off
      FFTlength		      "128"
      numAvg		      "5"
      DisplayProperties	      off
      AxisGrid		      on
      Memory		      off
      FrameNumber	      on
      AxisLegend	      off
      AxisZoom		      off
      OpenScopeAtSimStart     off
      OpenScopeImmediately    off
      FigPos		      "get(0,'defaultfigureposition')"
      AxisProperties	      off
      XUnits		      "Hertz"
      XRange		      "Two-sided ((-Fs/2...Fs/2])"
      XDisplay		      "0"
      InheritXIncr	      on
      XIncr		      "1.0"
      XLabel		      "Samples"
      XLimit		      "Auto"
      YUnits		      "dBW/Hertz"
      XMax		      "1"
      XMin		      "0"
      YMin		      "-10"
      YMax		      "10"
      YLabel		      "Magnitude-squared, dB"
      LineProperties	      off
      wintypeSpecScope	      "Hann"
      RsSpecScope	      "50"
      betaSpecScope	      "5"
      winsampSpecScope	      "Periodic"
      XAxisParamsVer	      "6.9"
      isFrameUpgraded	      on
    }
    Block {
      BlockType		      Reference
      Name		      "Spectrum\nReference"
      SID		      "227"
      Ports		      [1]
      Position		      [390, 120, 425, 170]
      ZOrder		      -4
      LibraryVersion	      "1.484"
      SourceBlock	      "dspsnks4/Spectrum\nScope"
      SourceType	      "Spectrum Scope"
      ScopeProperties	      on
      Domain		      "Frequency"
      HorizSpan		      "1"
      UseBuffer		      on
      BufferSize	      "128"
      Overlap		      "0"
      TreatMby1Signals	      "One channel"
      inpFftLenInherit	      off
      FFTlength		      "128"
      numAvg		      "5"
      DisplayProperties	      off
      AxisGrid		      on
      Memory		      off
      FrameNumber	      on
      AxisLegend	      off
      AxisZoom		      off
      OpenScopeAtSimStart     off
      OpenScopeImmediately    off
      FigPos		      "get(0,'defaultfigureposition')"
      AxisProperties	      off
      XUnits		      "Hertz"
      XRange		      "Two-sided ((-Fs/2...Fs/2])"
      XDisplay		      "0"
      InheritXIncr	      on
      XIncr		      "1.0"
      XLabel		      "Samples"
      XLimit		      "User-defined"
      YUnits		      "dBW/Hertz"
      XMax		      "8"
      XMin		      "-8"
      YMin		      "-90.8889"
      YMax		      "5.0708"
      YLabel		      "Magnitude-squared, dB"
      LineProperties	      off
      wintypeSpecScope	      "Hann"
      RsSpecScope	      "50"
      betaSpecScope	      "5"
      winsampSpecScope	      "Periodic"
      XAxisParamsVer	      "6.9"
      isFrameUpgraded	      on
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator"
      SID		      "141"
      Position		      [235, 205, 255, 225]
      ZOrder		      -20
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator1"
      SID		      "150"
      Position		      [115, 350, 135, 370]
      ZOrder		      -20
    }
    Block {
      BlockType		      Goto
      Name		      "Tx Wave\n(Detailed)"
      SID		      "173"
      Position		      [390, 254, 465, 276]
      ZOrder		      -10
      GotoTag		      "TxWaveDet"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Tx Wave\n(HDL)"
      SID		      "176"
      Position		      [390, 459, 465, 481]
      ZOrder		      -10
      GotoTag		      "TxWaveHdl"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Tx Wave\n(Reference)"
      SID		      "172"
      Position		      [390, 39, 465, 61]
      ZOrder		      -10
      GotoTag		      "TxWaveRef"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Scope
      Name		      "Tx Wave Phases"
      SID		      "148"
      Ports		      [3]
      Position		      [1675, 477, 1730, 533]
      ZOrder		      -16
      Floating		      off
      Location		      [315, 43, 1915, 1194]
      Open		      off
      NumInputPorts	      "3"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
      }
      List {
	ListType		ScopeGraphics
	FigureColor		"[0.501960784313725 0.501960784313725 0.501960784313725]"
	AxesColor		"[0 0 0]"
	AxesTickColor		"[1 1 1]"
	LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	LineStyles		"-|-|-|-|-|-"
	LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
	MarkerStyles		"none|none|none|none|none|none"
      }
      ShowLegends	      off
      YMin		      "-5~-5~-5"
      YMax		      "5~5~5"
      SaveName		      "ScopeData4"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      UnitDelay
      Name		      "Unit Delay1"
      SID		      "56"
      Position		      [1050, 368, 1085, 402]
      ZOrder		      -18
      InputProcessing	      "Elements as channels (sample based)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Reference
      Name		      "Unwrap"
      SID		      "145"
      Ports		      [1, 1]
      Position		      [1585, 427, 1630, 463]
      ZOrder		      -13
      LibraryVersion	      "1.726"
      UserDataPersistent      on
      UserData		      "DataTag10"
      SourceBlock	      "dspsigops/Unwrap"
      SourceType	      "Unwrap"
      tol		      "pi"
      InputProcessing	      "Columns as channels (frame based)"
      running		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Unwrap1"
      SID		      "147"
      Ports		      [1, 1]
      Position		      [1585, 487, 1630, 523]
      ZOrder		      -13
      LibraryVersion	      "1.726"
      UserDataPersistent      on
      UserData		      "DataTag11"
      SourceBlock	      "dspsigops/Unwrap"
      SourceType	      "Unwrap"
      tol		      "pi"
      InputProcessing	      "Columns as channels (frame based)"
      running		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Unwrap2"
      SID		      "171"
      Ports		      [1, 1]
      Position		      [1585, 552, 1630, 588]
      ZOrder		      -13
      LibraryVersion	      "1.726"
      UserDataPersistent      on
      UserData		      "DataTag12"
      SourceBlock	      "dspsigops/Unwrap"
      SourceType	      "Unwrap"
      tol		      "pi"
      InputProcessing	      "Columns as channels (frame based)"
      running		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Unwrap3"
      SID		      "190"
      Ports		      [1, 1]
      Position		      [1585, 627, 1630, 663]
      ZOrder		      -13
      LibraryVersion	      "1.726"
      UserDataPersistent      on
      UserData		      "DataTag13"
      SourceBlock	      "dspsigops/Unwrap"
      SourceType	      "Unwrap"
      tol		      "pi"
      InputProcessing	      "Columns as channels (frame based)"
      running		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Unwrap4"
      SID		      "191"
      Ports		      [1, 1]
      Position		      [1585, 687, 1630, 723]
      ZOrder		      -13
      LibraryVersion	      "1.726"
      UserDataPersistent      on
      UserData		      "DataTag14"
      SourceBlock	      "dspsigops/Unwrap"
      SourceType	      "Unwrap"
      tol		      "pi"
      InputProcessing	      "Columns as channels (frame based)"
      running		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Unwrap5"
      SID		      "192"
      Ports		      [1, 1]
      Position		      [1585, 752, 1630, 788]
      ZOrder		      -13
      LibraryVersion	      "1.726"
      UserDataPersistent      on
      UserData		      "DataTag15"
      SourceBlock	      "dspsigops/Unwrap"
      SourceType	      "Unwrap"
      tol		      "pi"
      InputProcessing	      "Columns as channels (frame based)"
      running		      off
    }
    Block {
      BlockType		      SignalViewerScope
      Name		      "Scope"
      SID		      "162"
      Ports		      []
      Position		      [20, 15, 60, 55]
      IOType		      "viewer"
      Location		      [432, 483, 1444, 1001]
      Open		      off
      NumInputPorts	      "1"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      ShowDataMarkers	      off
      ShowLegends	      off
      MaxDataPoints	      "7500"
      RefreshTime	      0.035000
    }
    Line {
      SrcBlock		      "MSK-Type Signal\nTiming Recovery"
      SrcPort		      1
      Points		      [130, 0]
      Branch {
	Points			[0, 110]
	DstBlock		"Unit Delay1"
	DstPort			1
      }
      Branch {
	Points			[0, 55; 140, 0; 0, 20]
	DstBlock		"Product"
	DstPort			1
      }
      Branch {
	Points			[0, -30]
	DstBlock		"GMSK\nDemodulator\n(Detailed)1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Unit Delay1"
      SrcPort		      1
      DstBlock		      "Math\nFunction"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Math\nFunction"
      SrcPort		      1
      Points		      [15, 0; 0, -20]
      DstBlock		      "Product"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Product"
      SrcPort		      1
      DstBlock		      "Complex to\nReal-Imag1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Complex to\nReal-Imag1"
      SrcPort		      1
      DstBlock		      "Compare\nTo Zero"
      DstPort		      1
    }
    Line {
      SrcBlock		      "GMSK Modulator\n(Detailed)"
      SrcPort		      1
      Points		      [40, 0]
      Branch {
	Labels			[1, 0]
	DstBlock		"AWGN\nChannel\n(Detailed)"
	DstPort			1
      }
      Branch {
	Points			[0, -25]
	DstBlock		"Tx Wave\n(Detailed)"
	DstPort			1
      }
      Branch {
	Points			[0, 85]
	DstBlock		"Spectrum\nDetailed"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "AWGN\nChannel\n(Detailed)"
      SrcPort		      1
      Points		      [25, 0]
      Branch {
	Points			[0, -25]
	DstBlock		"Rx Wave\n(Detailed)"
	DstPort			1
      }
      Branch {
	Points			[105, 0]
	Branch {
	  DstBlock		  "MSK-Type Signal\nTiming Recovery"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, -110]
	  DstBlock		  "GMSK\nDemodulator\n(Detailed)"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "GMSK Modulator\nHDL"
      SrcPort		      1
      Points		      [35, 0]
      Branch {
	Points			[0, -25]
	DstBlock		"Tx Wave\n(HDL)"
	DstPort			1
      }
      Branch {
	Points			[5, 0]
	Branch {
	  DstBlock		  "AWGN\nChannel 2"
	  DstPort		  1
	}
	Branch {
	  Points		  [-5, 0; 0, 75]
	  DstBlock		  "Spectrum\nHDL"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "AWGN\nChannel 2"
      SrcPort		      1
      Points		      [20, 0]
      Branch {
	Points			[0, -70]
	DstBlock		"Rx Wave\n(HDL)"
	DstPort			1
      }
      Branch {
	Points			[0, 0]
	Branch {
	  DstBlock		  "GMSK\nDemodulator\n(HDL-Reference)"
	  DstPort		  1
	}
	Branch {
	  Labels		  [0, 0]
	  Points		  [0, 90]
	  Branch {
	    DstBlock		    "GMSK Demodulator\nHDL"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 95]
	    DstBlock		    "Diffentially Coherent Detector\nw/o Receive Filter and Timing Recovery"
	    DstPort		    1
	  }
	}
      }
    }
    Line {
      SrcBlock		      "GMSK\nModulator\n(Reference)"
      SrcPort		      1
      Points		      [40, 0]
      Branch {
	DstBlock		"AWGN\nChannel\n(Reference)"
	DstPort			1
      }
      Branch {
	Points			[0, -25]
	DstBlock		"Tx Wave\n(Reference)"
	DstPort			1
      }
      Branch {
	Points			[0, 70]
	DstBlock		"Spectrum\nReference"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "AWGN\nChannel\n(Reference)"
      SrcPort		      1
      Points		      [25, 0]
      Branch {
	Points			[0, -25]
	DstBlock		"Rx Wave\n(Reference)"
	DstPort			1
      }
      Branch {
	DstBlock		"GMSK\nDemodulator\n(Reference)"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "BER Calculation\n(Reference)"
      SrcPort		      1
      DstBlock		      "BER Display\n(Reference)"
      DstPort		      1
    }
    Line {
      SrcBlock		      "GMSK\nDemodulator\n(Reference)"
      SrcPort		      1
      Points		      [25, 0]
      Branch {
	DstBlock		"Goto1"
	DstPort			1
      }
      Branch {
	Points			[0, 45]
	DstBlock		"Bit Output of the various channels\ndemodulated with reference GMSK blocks"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Compare\nTo Zero"
      SrcPort		      1
      Points		      [5, 0]
      Branch {
	DstBlock		"Goto2"
	DstPort			1
      }
      Branch {
	Points			[0, -35]
	DstBlock		"HDL1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "GMSK\nDemodulator\n(Detailed)"
      SrcPort		      1
      Points		      [25, 0]
      Branch {
	DstBlock		"Goto3"
	DstPort			1
      }
      Branch {
	Points			[0, -45]
	DstBlock		"Bit Output of the various channels\ndemodulated with reference GMSK blocks"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "BER Calculation\n(Detailed)"
      SrcPort		      1
      DstBlock		      "BER Display\n(Detailed)"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Bernoulli Binary\nGenerator"
      SrcPort		      1
      Points		      [35, 0]
      Branch {
	Points			[0, -215]
	Branch {
	  DstBlock		  "Goto"
	  DstPort		  1
	}
	Branch {
	  DstBlock		  "GMSK\nModulator\n(Reference)"
	  DstPort		  1
	}
      }
      Branch {
	Labels			[0, 0]
	DstBlock		"GMSK Modulator\n(Detailed)"
	DstPort			1
      }
      Branch {
	Labels			[0, 0]
	Points			[0, 205]
	DstBlock		"GMSK Modulator\nHDL"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Constant1"
      SrcPort		      1
      DstBlock		      "Terminator1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "EbN0\nConstant"
      SrcPort		      1
      DstBlock		      "EbN0\nDisplay"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Oversampling rate"
      SrcPort		      1
      DstBlock		      "Oversampling rate\nDisplay"
      DstPort		      1
    }
    Line {
      SrcBlock		      "MSK-Type Signal\nTiming Recovery"
      SrcPort		      2
      Points		      [25, 0; 0, 110]
      DstBlock		      "HDL2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Complex to\nMagnitude-Angle"
      SrcPort		      1
      DstBlock		      "Unwrap"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Complex to\nMagnitude-Angle1"
      SrcPort		      1
      DstBlock		      "Unwrap1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Unwrap"
      SrcPort		      1
      Points		      [25, 0]
      DstBlock		      "Tx Wave Phases"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Unwrap1"
      SrcPort		      1
      DstBlock		      "Tx Wave Phases"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From"
      SrcPort		      1
      DstBlock		      "Complex to\nMagnitude-Angle"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From1"
      SrcPort		      1
      DstBlock		      "Complex to\nMagnitude-Angle1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Complex to\nMagnitude-Angle2"
      SrcPort		      1
      DstBlock		      "Unwrap2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Unwrap2"
      SrcPort		      1
      Points		      [25, 0]
      DstBlock		      "Tx Wave Phases"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From2"
      SrcPort		      1
      DstBlock		      "Complex to\nMagnitude-Angle2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Complex to\nMagnitude-Angle3"
      SrcPort		      1
      DstBlock		      "Unwrap3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Complex to\nMagnitude-Angle4"
      SrcPort		      1
      DstBlock		      "Unwrap4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Unwrap3"
      SrcPort		      1
      Points		      [25, 0]
      DstBlock		      "Rx Wave Phases"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Unwrap4"
      SrcPort		      1
      DstBlock		      "Rx Wave Phases"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From3"
      SrcPort		      1
      DstBlock		      "Complex to\nMagnitude-Angle3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From4"
      SrcPort		      1
      DstBlock		      "Complex to\nMagnitude-Angle4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Complex to\nMagnitude-Angle5"
      SrcPort		      1
      DstBlock		      "Unwrap5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Unwrap5"
      SrcPort		      1
      Points		      [25, 0]
      DstBlock		      "Rx Wave Phases"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From5"
      SrcPort		      1
      DstBlock		      "Complex to\nMagnitude-Angle5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "GMSK\nDemodulator\n(HDL-Reference)"
      SrcPort		      1
      DstBlock		      "Goto4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "BER Calculation\n(HDL Ref)"
      SrcPort		      1
      DstBlock		      "BER Display\n(HDL Ref)"
      DstPort		      1
    }
    Line {
      SrcBlock		      "GMSK\nDemodulator\n(Detailed)1"
      SrcPort		      1
      Points		      [10, 0]
      Branch {
	Points			[0, -50; -110, 0; 0, -45]
	DstBlock		"Bit Output of the various channels\ndemodulated with reference GMSK blocks"
	DstPort			3
      }
      Branch {
	DstBlock		"Goto5"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "BER Calculation\n(Det2)"
      SrcPort		      1
      DstBlock		      "BER Display\n(Timing recovery)"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Pulse\nGenerator"
      SrcPort		      1
      DstBlock		      "Terminator"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Diffentially Coherent Detector\nw/o Receive Filter and Timing Recovery"
      SrcPort		      1
      DstBlock		      "Goto6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "BER Calculation\n(HDL)"
      SrcPort		      1
      DstBlock		      "BER Display\n(HDL)"
      DstPort		      1
    }
    Annotation {
      SID		      "142"
      Position		      [155, 494]
    }
    Annotation {
      SID		      "163"
      Position		      [294, 289]
    }
    Annotation {
      SID		      "198"
      Position		      [534, 299]
    }
    Annotation {
      SID		      "199"
      Name		      "Parameters from the Matlab workspace"
      Position		      [219, 688]
      DropShadow	      on
    }
  }
}
MatData {
  NumRecords		  16
  DataRecord {
    Tag			    DataTag15
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag14
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag13
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag12
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag11
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag10
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag9
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag8
    Data		    "  %)30     .    0 (   8    (     @         %    \"     $    !     0         %  0 %@    $   !8    :&%S26"
    "YH97)I=&5D3W!T:6]N     &9I;'1E<D-O;G-T<G5C=&]R      !F:6QT97)#;VYS=')U8W1O<D%R9W, 9G9T;V]L                      X "
    "   P    !@    @    ) @        4    (     0    $    !          (  0 !    #@   $     &    \"     0         !0    @  "
    "  !    \"P    $         $     L   !D9FEL=\"YD9F9I<@      #@   .@    &    \"     $         !0    @    !     0    $ "
    "        #@   +@    &    \"     8         !0    @    !    $0    $         \"0   (@   #1-V#6UO4C/P6JF7RL>$H_BC5JDXL:"
    ";#^O/=*\\E^*'/\\$A-\\@F0* _T6G//JNSL3^/%YQU:=^^/Q0X/6XRC<4_R8!D<E\\6R#\\4.#UN,HW%/X\\7G'5IW[X_T6G//JNSL3_!(3?()D\""
    "@/Z\\]TKR7XH<_BC5JDXL:;#\\%JIE\\K'A*/]$W8-;6]2,_#@   #@    &    \"     8         !0    @    !     0    $         \""
    "0    @           #P/P"
  }
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
}
