
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2014.12default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.2default:default
¿
Running: %s
333*	simulator2î
ˇC:/Xilinx/Vivado/2014.1/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot TB_myip_behav --prj C:/Projetos_git/repo/vivado_projects/debug_AES-IP/debug_AES-IP.sim/sim_1/behav/TB_myip.prj xil_defaultlib.TB_myip 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
≤
+Analyzing Verilog file "%s" into library %s165*xsimverific2C
/C:/Xilinx/Vivado/2014.1/data/verilog/src/glbl.v2default:default2"
xil_defaultlib2default:defaultZ10-165
K
analyzing module %s311*xsimverific2
glbl2default:defaultZ10-311
ü
(Analyzing VHDL file "%s" into library %s163*xsimverific2≤
ùC:/Projetos_git/repo/vivado_projects/debug_AES-IP/debug_AES-IP.srcs/sources_1/imports/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/Mux_2x1.vhd2default:default2"
xil_defaultlib2default:defaultZ10-163
†
(Analyzing VHDL file "%s" into library %s163*xsimverific2≥
ûC:/Projetos_git/repo/vivado_projects/debug_AES-IP/debug_AES-IP.srcs/sources_1/imports/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/Mux_10x1.vhd2default:default2"
xil_defaultlib2default:defaultZ10-163
˙
(Analyzing VHDL file "%s" into library %s163*xsimverific2ç
yC:/Projetos_git/repo/vivado_projects/debug_AES-IP/debug_AES-IP.srcs/sources_1/imports/imports/sources_1/new/DeMux_1x2.vhd2default:default2"
xil_defaultlib2default:defaultZ10-163
Ñ
(Analyzing VHDL file "%s" into library %s163*xsimverific2ó
ÇC:/Projetos_git/repo/vivado_projects/debug_AES-IP/debug_AES-IP.srcs/sources_1/imports/imports/sources_1/new/Control_Decryption.vhd2default:default2"
xil_defaultlib2default:defaultZ10-163
¯
(Analyzing VHDL file "%s" into library %s163*xsimverific2ã
wC:/Projetos_git/repo/vivado_projects/debug_AES-IP/debug_AES-IP.srcs/sources_1/imports/imports/sources_1/new/Control.vhd2default:default2"
xil_defaultlib2default:defaultZ10-163
¸
(Analyzing VHDL file "%s" into library %s163*xsimverific2è
{C:/Projetos_git/repo/vivado_projects/debug_AES-IP/debug_AES-IP.srcs/sources_1/imports/imports/sources_1/new/Clock_div32.vhd2default:default2"
xil_defaultlib2default:defaultZ10-163
†
(Analyzing VHDL file "%s" into library %s163*xsimverific2≥
ûC:/Projetos_git/repo/vivado_projects/debug_AES-IP/debug_AES-IP.srcs/sources_1/imports/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd2default:default2"
xil_defaultlib2default:defaultZ10-163
°
(Analyzing VHDL file "%s" into library %s163*xsimverific2¥
üC:/Projetos_git/repo/vivado_projects/debug_AES-IP/debug_AES-IP.srcs/sources_1/imports/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/ShiftRows.vhd2default:default2"
xil_defaultlib2default:defaultZ10-163
¢
(Analyzing VHDL file "%s" into library %s163*xsimverific2µ
†C:/Projetos_git/repo/vivado_projects/debug_AES-IP/debug_AES-IP.srcs/sources_1/imports/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/MixColumns.vhd2default:default2"
xil_defaultlib2default:defaultZ10-163
§
(Analyzing VHDL file "%s" into library %s163*xsimverific2∑
¢C:/Projetos_git/repo/vivado_projects/debug_AES-IP/debug_AES-IP.srcs/sources_1/imports/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/KeyExpansion.vhd2default:default2"
xil_defaultlib2default:defaultZ10-163
£
(Analyzing VHDL file "%s" into library %s163*xsimverific2∂
°C:/Projetos_git/repo/vivado_projects/debug_AES-IP/debug_AES-IP.srcs/sources_1/imports/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd2default:default2"
xil_defaultlib2default:defaultZ10-163
§
(Analyzing VHDL file "%s" into library %s163*xsimverific2∑
¢C:/Projetos_git/repo/vivado_projects/debug_AES-IP/debug_AES-IP.srcs/sources_1/imports/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvShiftRows.vhd2default:default2"
xil_defaultlib2default:defaultZ10-163
•
(Analyzing VHDL file "%s" into library %s163*xsimverific2∏
£C:/Projetos_git/repo/vivado_projects/debug_AES-IP/debug_AES-IP.srcs/sources_1/imports/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvMixColumns.vhd2default:default2"
xil_defaultlib2default:defaultZ10-163
û
(Analyzing VHDL file "%s" into library %s163*xsimverific2±
úC:/Projetos_git/repo/vivado_projects/debug_AES-IP/debug_AES-IP.srcs/sources_1/imports/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/AddKey.vhd2default:default2"
xil_defaultlib2default:defaultZ10-163
ê
(Analyzing VHDL file "%s" into library %s163*xsimverific2£
éC:/Projetos_git/repo/vivado_projects/debug_AES-IP/debug_AES-IP.srcs/sources_1/imports/imports/sources_1/imports/hdl/myip_lite_v1_0_S00_AXI.vhd2default:default2"
xil_defaultlib2default:defaultZ10-163
Ò
(Analyzing VHDL file "%s" into library %s163*xsimverific2Ñ
pC:/Projetos_git/repo/vivado_projects/debug_AES-IP/debug_AES-IP.srcs/sources_1/imports/imports/new/AES_Crypto.vhd2default:default2"
xil_defaultlib2default:defaultZ10-163
à
(Analyzing VHDL file "%s" into library %s163*xsimverific2õ
ÜC:/Projetos_git/repo/vivado_projects/debug_AES-IP/debug_AES-IP.srcs/sources_1/imports/imports/sources_1/imports/hdl/myip_lite_v1_0.vhd2default:default2"
xil_defaultlib2default:defaultZ10-163
·
(Analyzing VHDL file "%s" into library %s163*xsimverific2u
aC:/Projetos_git/repo/vivado_projects/debug_AES-IP/debug_AES-IP.srcs/sim_1/imports/new/TB_myip.vhd2default:default2"
xil_defaultlib2default:defaultZ10-163
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
T
Compiling %s
389*	simulator2(
package std.standard2default:defaultZ43-3505
[
Compiling %s
389*	simulator2/
package ieee.std_logic_11642default:defaultZ43-3505
\
Compiling %s
389*	simulator20
package ieee.std_logic_arith2default:defaultZ43-3505
_
Compiling %s
389*	simulator23
package ieee.std_logic_unsigned2default:defaultZ43-3505
]
Compiling %s
389*	simulator21
package ieee.std_logic_signed2default:defaultZ43-3505
á
Compiling %s
389*	simulator2[
Garchitecture rtl of entity xil_defaultlib.DeMux_1x2 [demux_1x2_default]2default:defaultZ43-3505
¶
Compiling %s
389*	simulator2z
farchitecture arch_imp of entity xil_defaultlib.myip_lite_v1_0_S00_AXI [\myip_lite_v1_0_S00_AXI(32,7)\]2default:defaultZ43-3505
ã
Compiling %s
389*	simulator2_
Karchitecture rtl of entity xil_defaultlib.Clock_div32 [clock_div32_default]2default:defaultZ43-3505
î
Compiling %s
389*	simulator2h
Tarchitecture behavioral of entity xil_defaultlib.KeyExpansion [keyexpansion_default]2default:defaultZ43-3505
Å
Compiling %s
389*	simulator2U
Aarchitecture rtl of entity xil_defaultlib.AddKey [addkey_default]2default:defaultZ43-3505
Ö
Compiling %s
389*	simulator2Y
Earchitecture rtl of entity xil_defaultlib.SubBytes [subbytes_default]2default:defaultZ43-3505
á
Compiling %s
389*	simulator2[
Garchitecture rtl of entity xil_defaultlib.ShiftRows [shiftrows_default]2default:defaultZ43-3505
â
Compiling %s
389*	simulator2]
Iarchitecture rtl of entity xil_defaultlib.MixColumns [mixcolumns_default]2default:defaultZ43-3505
É
Compiling %s
389*	simulator2W
Carchitecture rtl of entity xil_defaultlib.Mux_2x1 [mux_2x1_default]2default:defaultZ43-3505
é
Compiling %s
389*	simulator2b
Narchitecture rtl_structural of entity xil_defaultlib.Control [control_default]2default:defaultZ43-3505
í
Compiling %s
389*	simulator2f
Rarchitecture behavioral of entity xil_defaultlib.InvSubBytes [invsubbytes_default]2default:defaultZ43-3505
î
Compiling %s
389*	simulator2h
Tarchitecture behavioral of entity xil_defaultlib.InvShiftRows [invshiftrows_default]2default:defaultZ43-3505
ñ
Compiling %s
389*	simulator2j
Varchitecture behavioral of entity xil_defaultlib.InvMixColumns [invmixcolumns_default]2default:defaultZ43-3505
Ö
Compiling %s
389*	simulator2Y
Earchitecture rtl of entity xil_defaultlib.Mux_10x1 [mux_10x1_default]2default:defaultZ43-3505
§
Compiling %s
389*	simulator2x
darchitecture rtl_structural of entity xil_defaultlib.Control_Decryption [control_decryption_default]2default:defaultZ43-3505
ê
Compiling %s
389*	simulator2d
Parchitecture structural of entity xil_defaultlib.AES_Crypto [aes_crypto_default]2default:defaultZ43-3505
ñ
Compiling %s
389*	simulator2j
Varchitecture arch_imp of entity xil_defaultlib.myip_lite_v1_0 [\myip_lite_v1_0(32,7)\]2default:defaultZ43-3505
x
Compiling %s
389*	simulator2L
8architecture simulation of entity xil_defaultlib.tb_myip2default:defaultZ43-3505
c
/Waiting for %s sub-compilation(s) to finish...
381*	simulator2
32default:defaultZ43-3497
]
Built simulation snapshot %s
278*	simulator2!
TB_myip_behav2default:defaultZ43-3394


End Record